
NCR_HW_TestCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0ac  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  0800e1f0  0800e1f0  0001e1f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ec9c  0800ec9c  0001ec9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eca4  0800eca4  0001eca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800eca8  0800eca8  0001eca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000218  20000008  0800ecac  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e4  20000220  0800eec4  00020220  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000804  0800eec4  00020804  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d86d  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000348c  00000000  00000000  0003dabd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001c38  00000000  00000000  00040f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001af0  00000000  00000000  00042b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00024487  00000000  00000000  00044678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000193ac  00000000  00000000  00068aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000df78d  00000000  00000000  00081eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00161638  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e9c  00000000  00000000  00161688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000220 	.word	0x20000220
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e1d4 	.word	0x0800e1d4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000224 	.word	0x20000224
 800017c:	0800e1d4 	.word	0x0800e1d4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9aa 	b.w	8000fa4 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	4604      	mov	r4, r0
 8000cdc:	468e      	mov	lr, r1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d14d      	bne.n	8000d7e <__udivmoddi4+0xaa>
 8000ce2:	428a      	cmp	r2, r1
 8000ce4:	4694      	mov	ip, r2
 8000ce6:	d969      	bls.n	8000dbc <__udivmoddi4+0xe8>
 8000ce8:	fab2 f282 	clz	r2, r2
 8000cec:	b152      	cbz	r2, 8000d04 <__udivmoddi4+0x30>
 8000cee:	fa01 f302 	lsl.w	r3, r1, r2
 8000cf2:	f1c2 0120 	rsb	r1, r2, #32
 8000cf6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cfa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfe:	ea41 0e03 	orr.w	lr, r1, r3
 8000d02:	4094      	lsls	r4, r2
 8000d04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d08:	0c21      	lsrs	r1, r4, #16
 8000d0a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d0e:	fa1f f78c 	uxth.w	r7, ip
 8000d12:	fb08 e316 	mls	r3, r8, r6, lr
 8000d16:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d1a:	fb06 f107 	mul.w	r1, r6, r7
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x64>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 811f 	bcs.w	8000f6c <__udivmoddi4+0x298>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 811c 	bls.w	8000f6c <__udivmoddi4+0x298>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 f707 	mul.w	r7, r0, r7
 8000d4c:	42a7      	cmp	r7, r4
 8000d4e:	d90a      	bls.n	8000d66 <__udivmoddi4+0x92>
 8000d50:	eb1c 0404 	adds.w	r4, ip, r4
 8000d54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d58:	f080 810a 	bcs.w	8000f70 <__udivmoddi4+0x29c>
 8000d5c:	42a7      	cmp	r7, r4
 8000d5e:	f240 8107 	bls.w	8000f70 <__udivmoddi4+0x29c>
 8000d62:	4464      	add	r4, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d6a:	1be4      	subs	r4, r4, r7
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa4>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xc2>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80ef 	beq.w	8000f66 <__udivmoddi4+0x292>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x160>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd4>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80f9 	bhi.w	8000f9a <__udivmoddi4+0x2c6>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	469e      	mov	lr, r3
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa4>
 8000db6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa4>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xec>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 8092 	bne.w	8000eee <__udivmoddi4+0x21a>
 8000dca:	eba1 010c 	sub.w	r1, r1, ip
 8000dce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd2:	fa1f fe8c 	uxth.w	lr, ip
 8000dd6:	2601      	movs	r6, #1
 8000dd8:	0c20      	lsrs	r0, r4, #16
 8000dda:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dde:	fb07 1113 	mls	r1, r7, r3, r1
 8000de2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000de6:	fb0e f003 	mul.w	r0, lr, r3
 8000dea:	4288      	cmp	r0, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x12c>
 8000dee:	eb1c 0101 	adds.w	r1, ip, r1
 8000df2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x12a>
 8000df8:	4288      	cmp	r0, r1
 8000dfa:	f200 80cb 	bhi.w	8000f94 <__udivmoddi4+0x2c0>
 8000dfe:	4643      	mov	r3, r8
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1110 	mls	r1, r7, r0, r1
 8000e0c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e10:	fb0e fe00 	mul.w	lr, lr, r0
 8000e14:	45a6      	cmp	lr, r4
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x156>
 8000e18:	eb1c 0404 	adds.w	r4, ip, r4
 8000e1c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e20:	d202      	bcs.n	8000e28 <__udivmoddi4+0x154>
 8000e22:	45a6      	cmp	lr, r4
 8000e24:	f200 80bb 	bhi.w	8000f9e <__udivmoddi4+0x2ca>
 8000e28:	4608      	mov	r0, r1
 8000e2a:	eba4 040e 	sub.w	r4, r4, lr
 8000e2e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e32:	e79c      	b.n	8000d6e <__udivmoddi4+0x9a>
 8000e34:	f1c6 0720 	rsb	r7, r6, #32
 8000e38:	40b3      	lsls	r3, r6
 8000e3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e42:	fa20 f407 	lsr.w	r4, r0, r7
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	431c      	orrs	r4, r3
 8000e4c:	40f9      	lsrs	r1, r7
 8000e4e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e52:	fa00 f306 	lsl.w	r3, r0, r6
 8000e56:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e5a:	0c20      	lsrs	r0, r4, #16
 8000e5c:	fa1f fe8c 	uxth.w	lr, ip
 8000e60:	fb09 1118 	mls	r1, r9, r8, r1
 8000e64:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e68:	fb08 f00e 	mul.w	r0, r8, lr
 8000e6c:	4288      	cmp	r0, r1
 8000e6e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e72:	d90b      	bls.n	8000e8c <__udivmoddi4+0x1b8>
 8000e74:	eb1c 0101 	adds.w	r1, ip, r1
 8000e78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e7c:	f080 8088 	bcs.w	8000f90 <__udivmoddi4+0x2bc>
 8000e80:	4288      	cmp	r0, r1
 8000e82:	f240 8085 	bls.w	8000f90 <__udivmoddi4+0x2bc>
 8000e86:	f1a8 0802 	sub.w	r8, r8, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	1a09      	subs	r1, r1, r0
 8000e8e:	b2a4      	uxth	r4, r4
 8000e90:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e94:	fb09 1110 	mls	r1, r9, r0, r1
 8000e98:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea0:	458e      	cmp	lr, r1
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1e2>
 8000ea4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eac:	d26c      	bcs.n	8000f88 <__udivmoddi4+0x2b4>
 8000eae:	458e      	cmp	lr, r1
 8000eb0:	d96a      	bls.n	8000f88 <__udivmoddi4+0x2b4>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4461      	add	r1, ip
 8000eb6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eba:	fba0 9402 	umull	r9, r4, r0, r2
 8000ebe:	eba1 010e 	sub.w	r1, r1, lr
 8000ec2:	42a1      	cmp	r1, r4
 8000ec4:	46c8      	mov	r8, r9
 8000ec6:	46a6      	mov	lr, r4
 8000ec8:	d356      	bcc.n	8000f78 <__udivmoddi4+0x2a4>
 8000eca:	d053      	beq.n	8000f74 <__udivmoddi4+0x2a0>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x212>
 8000ece:	ebb3 0208 	subs.w	r2, r3, r8
 8000ed2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ed6:	fa01 f707 	lsl.w	r7, r1, r7
 8000eda:	fa22 f306 	lsr.w	r3, r2, r6
 8000ede:	40f1      	lsrs	r1, r6
 8000ee0:	431f      	orrs	r7, r3
 8000ee2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ee6:	2600      	movs	r6, #0
 8000ee8:	4631      	mov	r1, r6
 8000eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eee:	f1c2 0320 	rsb	r3, r2, #32
 8000ef2:	40d8      	lsrs	r0, r3
 8000ef4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef8:	fa21 f303 	lsr.w	r3, r1, r3
 8000efc:	4091      	lsls	r1, r2
 8000efe:	4301      	orrs	r1, r0
 8000f00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f04:	fa1f fe8c 	uxth.w	lr, ip
 8000f08:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f0c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f10:	0c0b      	lsrs	r3, r1, #16
 8000f12:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f16:	fb00 f60e 	mul.w	r6, r0, lr
 8000f1a:	429e      	cmp	r6, r3
 8000f1c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x260>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f2a:	d22f      	bcs.n	8000f8c <__udivmoddi4+0x2b8>
 8000f2c:	429e      	cmp	r6, r3
 8000f2e:	d92d      	bls.n	8000f8c <__udivmoddi4+0x2b8>
 8000f30:	3802      	subs	r0, #2
 8000f32:	4463      	add	r3, ip
 8000f34:	1b9b      	subs	r3, r3, r6
 8000f36:	b289      	uxth	r1, r1
 8000f38:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f3c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f44:	fb06 f30e 	mul.w	r3, r6, lr
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x28a>
 8000f4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f50:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f54:	d216      	bcs.n	8000f84 <__udivmoddi4+0x2b0>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d914      	bls.n	8000f84 <__udivmoddi4+0x2b0>
 8000f5a:	3e02      	subs	r6, #2
 8000f5c:	4461      	add	r1, ip
 8000f5e:	1ac9      	subs	r1, r1, r3
 8000f60:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f64:	e738      	b.n	8000dd8 <__udivmoddi4+0x104>
 8000f66:	462e      	mov	r6, r5
 8000f68:	4628      	mov	r0, r5
 8000f6a:	e705      	b.n	8000d78 <__udivmoddi4+0xa4>
 8000f6c:	4606      	mov	r6, r0
 8000f6e:	e6e3      	b.n	8000d38 <__udivmoddi4+0x64>
 8000f70:	4618      	mov	r0, r3
 8000f72:	e6f8      	b.n	8000d66 <__udivmoddi4+0x92>
 8000f74:	454b      	cmp	r3, r9
 8000f76:	d2a9      	bcs.n	8000ecc <__udivmoddi4+0x1f8>
 8000f78:	ebb9 0802 	subs.w	r8, r9, r2
 8000f7c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f80:	3801      	subs	r0, #1
 8000f82:	e7a3      	b.n	8000ecc <__udivmoddi4+0x1f8>
 8000f84:	4646      	mov	r6, r8
 8000f86:	e7ea      	b.n	8000f5e <__udivmoddi4+0x28a>
 8000f88:	4620      	mov	r0, r4
 8000f8a:	e794      	b.n	8000eb6 <__udivmoddi4+0x1e2>
 8000f8c:	4640      	mov	r0, r8
 8000f8e:	e7d1      	b.n	8000f34 <__udivmoddi4+0x260>
 8000f90:	46d0      	mov	r8, sl
 8000f92:	e77b      	b.n	8000e8c <__udivmoddi4+0x1b8>
 8000f94:	3b02      	subs	r3, #2
 8000f96:	4461      	add	r1, ip
 8000f98:	e732      	b.n	8000e00 <__udivmoddi4+0x12c>
 8000f9a:	4630      	mov	r0, r6
 8000f9c:	e709      	b.n	8000db2 <__udivmoddi4+0xde>
 8000f9e:	4464      	add	r4, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e742      	b.n	8000e2a <__udivmoddi4+0x156>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b087      	sub	sp, #28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	72fb      	strb	r3, [r7, #11]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d102      	bne.n	8000fc8 <lis2dw12_read_reg+0x20>
  {
    return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e009      	b.n	8000fdc <lis2dw12_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	685c      	ldr	r4, [r3, #4]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	68d8      	ldr	r0, [r3, #12]
 8000fd0:	893b      	ldrh	r3, [r7, #8]
 8000fd2:	7af9      	ldrb	r1, [r7, #11]
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	47a0      	blx	r4
 8000fd8:	6178      	str	r0, [r7, #20]

  return ret;
 8000fda:	697b      	ldr	r3, [r7, #20]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	371c      	adds	r7, #28
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd90      	pop	{r4, r7, pc}

08000fe4 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	72fb      	strb	r3, [r7, #11]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <lis2dw12_write_reg+0x20>
  {
    return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	e009      	b.n	8001018 <lis2dw12_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681c      	ldr	r4, [r3, #0]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	68d8      	ldr	r0, [r3, #12]
 800100c:	893b      	ldrh	r3, [r7, #8]
 800100e:	7af9      	ldrb	r1, [r7, #11]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	47a0      	blx	r4
 8001014:	6178      	str	r0, [r7, #20]

  return ret;
 8001016:	697b      	ldr	r3, [r7, #20]
}
 8001018:	4618      	mov	r0, r3
 800101a:	371c      	adds	r7, #28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}

08001020 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(const stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800102c:	f107 0210 	add.w	r2, r7, #16
 8001030:	2301      	movs	r3, #1
 8001032:	2120      	movs	r1, #32
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ffb7 	bl	8000fa8 <lis2dw12_read_reg>
 800103a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d118      	bne.n	8001074 <lis2dw12_power_mode_set+0x54>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8001042:	78fb      	ldrb	r3, [r7, #3]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	b2da      	uxtb	r2, r3
 800104c:	7c3b      	ldrb	r3, [r7, #16]
 800104e:	f362 0383 	bfi	r3, r2, #2, #2
 8001052:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8001054:	78fb      	ldrb	r3, [r7, #3]
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	b2da      	uxtb	r2, r3
 800105c:	7c3b      	ldrb	r3, [r7, #16]
 800105e:	f362 0301 	bfi	r3, r2, #0, #2
 8001062:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8001064:	f107 0210 	add.w	r2, r7, #16
 8001068:	2301      	movs	r3, #1
 800106a:	2120      	movs	r1, #32
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ffb9 	bl	8000fe4 <lis2dw12_write_reg>
 8001072:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d107      	bne.n	800108a <lis2dw12_power_mode_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800107a:	f107 020c 	add.w	r2, r7, #12
 800107e:	2301      	movs	r3, #1
 8001080:	2125      	movs	r1, #37	; 0x25
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ff90 	bl	8000fa8 <lis2dw12_read_reg>
 8001088:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d110      	bne.n	80010b2 <lis2dw12_power_mode_set+0x92>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	091b      	lsrs	r3, r3, #4
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	7b3b      	ldrb	r3, [r7, #12]
 800109c:	f362 0382 	bfi	r3, r2, #2, #1
 80010a0:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80010a2:	f107 020c 	add.w	r2, r7, #12
 80010a6:	2301      	movs	r3, #1
 80010a8:	2125      	movs	r1, #37	; 0x25
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ff9a 	bl	8000fe4 <lis2dw12_write_reg>
 80010b0:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80010b2:	697b      	ldr	r3, [r7, #20]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(const stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80010c8:	f107 0210 	add.w	r2, r7, #16
 80010cc:	2301      	movs	r3, #1
 80010ce:	2120      	movs	r1, #32
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff69 	bl	8000fa8 <lis2dw12_read_reg>
 80010d6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10f      	bne.n	80010fe <lis2dw12_data_rate_set+0x42>
  {
    ctrl1.odr = (uint8_t) val;
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f003 030f 	and.w	r3, r3, #15
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	7c3b      	ldrb	r3, [r7, #16]
 80010e8:	f362 1307 	bfi	r3, r2, #4, #4
 80010ec:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80010ee:	f107 0210 	add.w	r2, r7, #16
 80010f2:	2301      	movs	r3, #1
 80010f4:	2120      	movs	r1, #32
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff74 	bl	8000fe4 <lis2dw12_write_reg>
 80010fc:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d107      	bne.n	8001114 <lis2dw12_data_rate_set+0x58>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8001104:	f107 020c 	add.w	r2, r7, #12
 8001108:	2301      	movs	r3, #1
 800110a:	2122      	movs	r1, #34	; 0x22
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff4b 	bl	8000fa8 <lis2dw12_read_reg>
 8001112:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d110      	bne.n	800113c <lis2dw12_data_rate_set+0x80>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	091b      	lsrs	r3, r3, #4
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	b2da      	uxtb	r2, r3
 8001124:	7b3b      	ldrb	r3, [r7, #12]
 8001126:	f362 0301 	bfi	r3, r2, #0, #2
 800112a:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 800112c:	f107 020c 	add.w	r2, r7, #12
 8001130:	2301      	movs	r3, #1
 8001132:	2122      	movs	r1, #34	; 0x22
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff55 	bl	8000fe4 <lis2dw12_write_reg>
 800113a:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800113c:	697b      	ldr	r3, [r7, #20]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(const stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b084      	sub	sp, #16
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001152:	f107 0208 	add.w	r2, r7, #8
 8001156:	2301      	movs	r3, #1
 8001158:	2125      	movs	r1, #37	; 0x25
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff24 	bl	8000fa8 <lis2dw12_read_reg>
 8001160:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d10f      	bne.n	8001188 <lis2dw12_full_scale_set+0x42>
  {
    reg.fs = (uint8_t) val;
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	f003 0303 	and.w	r3, r3, #3
 800116e:	b2da      	uxtb	r2, r3
 8001170:	7a3b      	ldrb	r3, [r7, #8]
 8001172:	f362 1305 	bfi	r3, r2, #4, #2
 8001176:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001178:	f107 0208 	add.w	r2, r7, #8
 800117c:	2301      	movs	r3, #1
 800117e:	2125      	movs	r1, #37	; 0x25
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ff2f 	bl	8000fe4 <lis2dw12_write_reg>
 8001186:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001188:	68fb      	ldr	r3, [r7, #12]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <lis2dw12_all_sources_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_all_sources_get(const stmdev_ctx_t *ctx,
                                 lis2dw12_all_sources_t *val)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b084      	sub	sp, #16
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_STATUS_DUP, (uint8_t *) val, 5);
 800119c:	2305      	movs	r3, #5
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	2137      	movs	r1, #55	; 0x37
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ff00 	bl	8000fa8 <lis2dw12_read_reg>
 80011a8:	60f8      	str	r0, [r7, #12]

  return ret;
 80011aa:	68fb      	ldr	r3, [r7, #12]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80011be:	2301      	movs	r3, #1
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	210f      	movs	r1, #15
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff feef 	bl	8000fa8 <lis2dw12_read_reg>
 80011ca:	60f8      	str	r0, [r7, #12]

  return ret;
 80011cc:	68fb      	ldr	r3, [r7, #12]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b084      	sub	sp, #16
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
 80011de:	460b      	mov	r3, r1
 80011e0:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80011e2:	f107 0208 	add.w	r2, r7, #8
 80011e6:	2301      	movs	r3, #1
 80011e8:	2121      	movs	r1, #33	; 0x21
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff fedc 	bl	8000fa8 <lis2dw12_read_reg>
 80011f0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d10f      	bne.n	8001218 <lis2dw12_reset_set+0x42>
  {
    reg.soft_reset = val;
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	7a3b      	ldrb	r3, [r7, #8]
 8001202:	f362 1386 	bfi	r3, r2, #6, #1
 8001206:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8001208:	f107 0208 	add.w	r2, r7, #8
 800120c:	2301      	movs	r3, #1
 800120e:	2121      	movs	r1, #33	; 0x21
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fee7 	bl	8000fe4 <lis2dw12_write_reg>
 8001216:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001218:	68fb      	ldr	r3, [r7, #12]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800122c:	f107 0208 	add.w	r2, r7, #8
 8001230:	2301      	movs	r3, #1
 8001232:	2121      	movs	r1, #33	; 0x21
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff feb7 	bl	8000fa8 <lis2dw12_read_reg>
 800123a:	60f8      	str	r0, [r7, #12]
  *val = reg.soft_reset;
 800123c:	7a3b      	ldrb	r3, [r7, #8]
 800123e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	701a      	strb	r2, [r3, #0]

  return ret;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(const stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8001260:	f107 0210 	add.w	r2, r7, #16
 8001264:	2301      	movs	r3, #1
 8001266:	2125      	movs	r1, #37	; 0x25
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff fe9d 	bl	8000fa8 <lis2dw12_read_reg>
 800126e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d110      	bne.n	8001298 <lis2dw12_filter_path_set+0x44>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8001276:	78fb      	ldrb	r3, [r7, #3]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	7c3b      	ldrb	r3, [r7, #16]
 8001282:	f362 03c3 	bfi	r3, r2, #3, #1
 8001286:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8001288:	f107 0210 	add.w	r2, r7, #16
 800128c:	2301      	movs	r3, #1
 800128e:	2125      	movs	r1, #37	; 0x25
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7ff fea7 	bl	8000fe4 <lis2dw12_write_reg>
 8001296:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d107      	bne.n	80012ae <lis2dw12_filter_path_set+0x5a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 800129e:	f107 020c 	add.w	r2, r7, #12
 80012a2:	2301      	movs	r3, #1
 80012a4:	213f      	movs	r1, #63	; 0x3f
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff fe7e 	bl	8000fa8 <lis2dw12_read_reg>
 80012ac:	6178      	str	r0, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10f      	bne.n	80012d4 <lis2dw12_filter_path_set+0x80>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 80012b4:	78fb      	ldrb	r3, [r7, #3]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	7b3b      	ldrb	r3, [r7, #12]
 80012be:	f362 1304 	bfi	r3, r2, #4, #1
 80012c2:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 80012c4:	f107 020c 	add.w	r2, r7, #12
 80012c8:	2301      	movs	r3, #1
 80012ca:	213f      	movs	r1, #63	; 0x3f
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fe89 	bl	8000fe4 <lis2dw12_write_reg>
 80012d2:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 80012d4:	697b      	ldr	r3, [r7, #20]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <lis2dw12_filter_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_bandwidth_set(const stmdev_ctx_t *ctx,
                                      lis2dw12_bw_filt_t val)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b084      	sub	sp, #16
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80012ea:	f107 0208 	add.w	r2, r7, #8
 80012ee:	2301      	movs	r3, #1
 80012f0:	2125      	movs	r1, #37	; 0x25
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fe58 	bl	8000fa8 <lis2dw12_read_reg>
 80012f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d10f      	bne.n	8001320 <lis2dw12_filter_bandwidth_set+0x42>
  {
    reg.bw_filt = (uint8_t) val;
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	b2da      	uxtb	r2, r3
 8001308:	7a3b      	ldrb	r3, [r7, #8]
 800130a:	f362 1387 	bfi	r3, r2, #6, #2
 800130e:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001310:	f107 0208 	add.w	r2, r7, #8
 8001314:	2301      	movs	r3, #1
 8001316:	2125      	movs	r1, #37	; 0x25
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fe63 	bl	8000fe4 <lis2dw12_write_reg>
 800131e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001320:	68fb      	ldr	r3, [r7, #12]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <lis2dw12_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL5_INT2_PAD_CTRL,
 8001334:	f107 0210 	add.w	r2, r7, #16
 8001338:	2301      	movs	r3, #1
 800133a:	2124      	movs	r1, #36	; 0x24
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fe33 	bl	8000fa8 <lis2dw12_read_reg>
 8001342:	6178      	str	r0, [r7, #20]
                          (uint8_t *)&ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d107      	bne.n	800135a <lis2dw12_pin_int1_route_set+0x30>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 800134a:	f107 020c 	add.w	r2, r7, #12
 800134e:	2301      	movs	r3, #1
 8001350:	213f      	movs	r1, #63	; 0x3f
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff fe28 	bl	8000fa8 <lis2dw12_read_reg>
 8001358:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d13e      	bne.n	80013de <lis2dw12_pin_int1_route_set+0xb4>
  {
    if ((val->int1_tap |
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001368:	b2da      	uxtb	r2, r3
         val->int1_ff |
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001372:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 8001374:	4313      	orrs	r3, r2
 8001376:	b2da      	uxtb	r2, r3
         val->int1_wu |
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001380:	b2db      	uxtb	r3, r3
         val->int1_ff |
 8001382:	4313      	orrs	r3, r2
 8001384:	b2da      	uxtb	r2, r3
         val->int1_single_tap |
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800138e:	b2db      	uxtb	r3, r3
         val->int1_wu |
 8001390:	4313      	orrs	r3, r2
 8001392:	b2da      	uxtb	r2, r3
         val->int1_6d |
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800139c:	b2db      	uxtb	r3, r3
         val->int1_single_tap |
 800139e:	4313      	orrs	r3, r2
 80013a0:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 80013a2:	7c3b      	ldrb	r3, [r7, #16]
 80013a4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013a8:	b2db      	uxtb	r3, r3
         val->int1_6d |
 80013aa:	4313      	orrs	r3, r2
 80013ac:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_chg) != PROPERTY_DISABLE)
 80013ae:	7c3b      	ldrb	r3, [r7, #16]
 80013b0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80013b4:	b2db      	uxtb	r3, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d004      	beq.n	80013c8 <lis2dw12_pin_int1_route_set+0x9e>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 80013be:	7b3b      	ldrb	r3, [r7, #12]
 80013c0:	f043 0320 	orr.w	r3, r3, #32
 80013c4:	733b      	strb	r3, [r7, #12]
 80013c6:	e003      	b.n	80013d0 <lis2dw12_pin_int1_route_set+0xa6>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 80013c8:	7b3b      	ldrb	r3, [r7, #12]
 80013ca:	f36f 1345 	bfc	r3, #5, #1
 80013ce:	733b      	strb	r3, [r7, #12]
    }

    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 80013d0:	2301      	movs	r3, #1
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	2123      	movs	r1, #35	; 0x23
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff fe04 	bl	8000fe4 <lis2dw12_write_reg>
 80013dc:	6178      	str	r0, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d107      	bne.n	80013f4 <lis2dw12_pin_int1_route_set+0xca>
  {
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80013e4:	f107 020c 	add.w	r2, r7, #12
 80013e8:	2301      	movs	r3, #1
 80013ea:	213f      	movs	r1, #63	; 0x3f
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff fdf9 	bl	8000fe4 <lis2dw12_write_reg>
 80013f2:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80013f4:	697b      	ldr	r3, [r7, #20]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <lis2dw12_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 8001408:	2301      	movs	r3, #1
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	2123      	movs	r1, #35	; 0x23
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff fdca 	bl	8000fa8 <lis2dw12_read_reg>
 8001414:	60f8      	str	r0, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <lis2dw12_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_threshold_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_ths_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 800142c:	f107 0208 	add.w	r2, r7, #8
 8001430:	2301      	movs	r3, #1
 8001432:	2134      	movs	r1, #52	; 0x34
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff fdb7 	bl	8000fa8 <lis2dw12_read_reg>
 800143a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10f      	bne.n	8001462 <lis2dw12_wkup_threshold_set+0x42>
  {
    reg.wk_ths = val;
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001448:	b2da      	uxtb	r2, r3
 800144a:	7a3b      	ldrb	r3, [r7, #8]
 800144c:	f362 0305 	bfi	r3, r2, #0, #6
 8001450:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001452:	f107 0208 	add.w	r2, r7, #8
 8001456:	2301      	movs	r3, #1
 8001458:	2134      	movs	r1, #52	; 0x34
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fdc2 	bl	8000fe4 <lis2dw12_write_reg>
 8001460:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <lis2dw12_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_dur_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8001478:	f107 0208 	add.w	r2, r7, #8
 800147c:	2301      	movs	r3, #1
 800147e:	2135      	movs	r1, #53	; 0x35
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff fd91 	bl	8000fa8 <lis2dw12_read_reg>
 8001486:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10f      	bne.n	80014ae <lis2dw12_wkup_dur_set+0x42>
  {
    reg.wake_dur = val;
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	b2da      	uxtb	r2, r3
 8001496:	7a3b      	ldrb	r3, [r7, #8]
 8001498:	f362 1346 	bfi	r3, r2, #5, #2
 800149c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800149e:	f107 0208 	add.w	r2, r7, #8
 80014a2:	2301      	movs	r3, #1
 80014a4:	2135      	movs	r1, #53	; 0x35
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fd9c 	bl	8000fe4 <lis2dw12_write_reg>
 80014ac:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <lis2dw12_wkup_feed_data_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_feed_data_set(const stmdev_ctx_t *ctx,
                                    lis2dw12_usr_off_on_wu_t val)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80014c4:	f107 0208 	add.w	r2, r7, #8
 80014c8:	2301      	movs	r3, #1
 80014ca:	213f      	movs	r1, #63	; 0x3f
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fd6b 	bl	8000fa8 <lis2dw12_read_reg>
 80014d2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10f      	bne.n	80014fa <lis2dw12_wkup_feed_data_set+0x42>
  {
    reg.usr_off_on_wu = (uint8_t) val;
 80014da:	78fb      	ldrb	r3, [r7, #3]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	7a3b      	ldrb	r3, [r7, #8]
 80014e4:	f362 03c3 	bfi	r3, r2, #3, #1
 80014e8:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80014ea:	f107 0208 	add.w	r2, r7, #8
 80014ee:	2301      	movs	r3, #1
 80014f0:	213f      	movs	r1, #63	; 0x3f
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fd76 	bl	8000fe4 <lis2dw12_write_reg>
 80014f8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <lis2dw12_act_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_act_mode_set(const stmdev_ctx_t *ctx,
                              lis2dw12_sleep_on_t val)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_ths_t wake_up_ths;
  lis2dw12_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS,
 8001510:	f107 0210 	add.w	r2, r7, #16
 8001514:	2301      	movs	r3, #1
 8001516:	2134      	movs	r1, #52	; 0x34
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff fd45 	bl	8000fa8 <lis2dw12_read_reg>
 800151e:	6178      	str	r0, [r7, #20]
                          (uint8_t *) &wake_up_ths, 1);

  if (ret == 0)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <lis2dw12_act_mode_set+0x32>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR,
 8001526:	f107 020c 	add.w	r2, r7, #12
 800152a:	2301      	movs	r3, #1
 800152c:	2135      	movs	r1, #53	; 0x35
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fd3a 	bl	8000fa8 <lis2dw12_read_reg>
 8001534:	6178      	str	r0, [r7, #20]
                            (uint8_t *) &wake_up_dur, 1);
  }

  if (ret == 0)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10f      	bne.n	800155c <lis2dw12_act_mode_set+0x58>
  {
    wake_up_ths.sleep_on = (uint8_t) val & 0x01U;
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	b2da      	uxtb	r2, r3
 8001544:	7c3b      	ldrb	r3, [r7, #16]
 8001546:	f362 1386 	bfi	r3, r2, #6, #1
 800154a:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS,
 800154c:	f107 0210 	add.w	r2, r7, #16
 8001550:	2301      	movs	r3, #1
 8001552:	2134      	movs	r1, #52	; 0x34
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff fd45 	bl	8000fe4 <lis2dw12_write_reg>
 800155a:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &wake_up_ths, 1);
  }

  if (ret == 0)
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d110      	bne.n	8001584 <lis2dw12_act_mode_set+0x80>
  {
    wake_up_dur.stationary = ((uint8_t)val & 0x02U) >> 1;
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	085b      	lsrs	r3, r3, #1
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	b2da      	uxtb	r2, r3
 800156c:	7b3b      	ldrb	r3, [r7, #12]
 800156e:	f362 1304 	bfi	r3, r2, #4, #1
 8001572:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR,
 8001574:	f107 020c 	add.w	r2, r7, #12
 8001578:	2301      	movs	r3, #1
 800157a:	2135      	movs	r1, #53	; 0x35
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff fd31 	bl	8000fe4 <lis2dw12_write_reg>
 8001582:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &wake_up_dur, 1);
  }

  return ret;
 8001584:	697b      	ldr	r3, [r7, #20]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <lis2dw12_act_sleep_dur_set>:
  * @param  val      change the values of sleep_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_act_sleep_dur_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	460b      	mov	r3, r1
 8001598:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800159a:	f107 0208 	add.w	r2, r7, #8
 800159e:	2301      	movs	r3, #1
 80015a0:	2135      	movs	r1, #53	; 0x35
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fd00 	bl	8000fa8 <lis2dw12_read_reg>
 80015a8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d10f      	bne.n	80015d0 <lis2dw12_act_sleep_dur_set+0x42>
  {
    reg.sleep_dur = val;
 80015b0:	78fb      	ldrb	r3, [r7, #3]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	7a3b      	ldrb	r3, [r7, #8]
 80015ba:	f362 0303 	bfi	r3, r2, #0, #4
 80015be:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 80015c0:	f107 0208 	add.w	r2, r7, #8
 80015c4:	2301      	movs	r3, #1
 80015c6:	2135      	movs	r1, #53	; 0x35
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fd0b 	bl	8000fe4 <lis2dw12_write_reg>
 80015ce:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80015d0:	68fb      	ldr	r3, [r7, #12]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <initModbus>:
 *
 * @param serialPort Pointer to the UART handle for Modbus communication.
 * @param EN_GPIOPort GPIO port for MODBUS_EN pin.
 * @param EN_GPIOPin GPIO pin for MODBUS_EN.
 */
void initModbus(UART_HandleTypeDef *serialPort, GPIO_TypeDef * EN_GPIOPort, uint16_t EN_GPIOPin){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	4613      	mov	r3, r2
 80015e8:	80fb      	strh	r3, [r7, #6]

	modbusSerial = *serialPort;
 80015ea:	4a09      	ldr	r2, [pc, #36]	; (8001610 <initModbus+0x34>)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	2394      	movs	r3, #148	; 0x94
 80015f4:	461a      	mov	r2, r3
 80015f6:	f008 f88f 	bl	8009718 <memcpy>
	MODBUS_EN.port = EN_GPIOPort;
 80015fa:	4a06      	ldr	r2, [pc, #24]	; (8001614 <initModbus+0x38>)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	6013      	str	r3, [r2, #0]
	MODBUS_EN.pin = EN_GPIOPin;
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b03      	ldr	r3, [pc, #12]	; (8001614 <initModbus+0x38>)
 8001606:	711a      	strb	r2, [r3, #4]

}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000244 	.word	0x20000244
 8001614:	2000023c 	.word	0x2000023c

08001618 <sendRaw>:
 *
 * @param modbusCMD Pointer to the raw Modbus command data.
 * @param cmdLen Length of the Modbus command data.
 * @param modbusResponse Pointer to the ModBus response structure.
 */
void sendRaw(uint8_t *modbusCMD, uint16_t cmdLen, ModBus_t *modbusResponse) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	460b      	mov	r3, r1
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	817b      	strh	r3, [r7, #10]

	// Clear response buffer and reset index
	memset(modbusResponse->buffer, '\0', sizeof(modbusResponse->buffer) * sizeof(modbusResponse->buffer[0]));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3302      	adds	r3, #2
 800162a:	2296      	movs	r2, #150	; 0x96
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f008 f880 	bl	8009734 <memset>
	modbusResponse->rxIndex = 0;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	801a      	strh	r2, [r3, #0]

	// Enable MODBUS_EN
	HAL_GPIO_WritePin(MODBUS_EN.port, MODBUS_EN.pin, GPIO_PIN_SET);
 800163a:	4b12      	ldr	r3, [pc, #72]	; (8001684 <sendRaw+0x6c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a11      	ldr	r2, [pc, #68]	; (8001684 <sendRaw+0x6c>)
 8001640:	7912      	ldrb	r2, [r2, #4]
 8001642:	b291      	uxth	r1, r2
 8001644:	2201      	movs	r2, #1
 8001646:	4618      	mov	r0, r3
 8001648:	f002 fff4 	bl	8004634 <HAL_GPIO_WritePin>

	// Receive data using UART interrupt
	HAL_UART_Receive_IT(&modbusSerial, (uint8_t *)modbusResponse->buffer, 1);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3302      	adds	r3, #2
 8001650:	2201      	movs	r2, #1
 8001652:	4619      	mov	r1, r3
 8001654:	480c      	ldr	r0, [pc, #48]	; (8001688 <sendRaw+0x70>)
 8001656:	f006 f8b1 	bl	80077bc <HAL_UART_Receive_IT>
//		printf("%02X ", modbusCMD[i]);
//	}
//	printf("\n");

	// Transmit the raw data
	Serial_Transmit(modbusCMD, cmdLen);
 800165a:	897b      	ldrh	r3, [r7, #10]
 800165c:	4619      	mov	r1, r3
 800165e:	68f8      	ldr	r0, [r7, #12]
 8001660:	f000 f814 	bl	800168c <Serial_Transmit>

	// Delay to ensure proper communication
	//HAL_Delay(1);

	// Disable MODBUS_EN
	HAL_GPIO_WritePin(MODBUS_EN.port, MODBUS_EN.pin, GPIO_PIN_RESET);
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <sendRaw+0x6c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a06      	ldr	r2, [pc, #24]	; (8001684 <sendRaw+0x6c>)
 800166a:	7912      	ldrb	r2, [r2, #4]
 800166c:	b291      	uxth	r1, r2
 800166e:	2200      	movs	r2, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f002 ffdf 	bl	8004634 <HAL_GPIO_WritePin>

	// Delay for stability
	HAL_Delay(1);
 8001676:	2001      	movs	r0, #1
 8001678:	f002 fc48 	bl	8003f0c <HAL_Delay>


}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000023c 	.word	0x2000023c
 8001688:	20000244 	.word	0x20000244

0800168c <Serial_Transmit>:
	HAL_Delay(10);

}

// Transmit data through UART
void Serial_Transmit(uint8_t *data, uint16_t length) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	807b      	strh	r3, [r7, #2]
    // Assuming UART1 has been initialized
    // Transmit data
    HAL_UART_Transmit(&modbusSerial, data, length, HAL_MAX_DELAY);
 8001698:	887a      	ldrh	r2, [r7, #2]
 800169a:	f04f 33ff 	mov.w	r3, #4294967295
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	4803      	ldr	r0, [pc, #12]	; (80016b0 <Serial_Transmit+0x24>)
 80016a2:	f005 fffd 	bl	80076a0 <HAL_UART_Transmit>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000244 	.word	0x20000244

080016b4 <Modbus_RxCallback>:
 * `buffer` of the `_ModbusResponse` structure, updates the `rxIndex`, and continues to receive the next character.
 * If the buffer overflows, the `rxIndex` is reset to prevent data loss.
 *
 * @param _ModbusResponse Pointer to the ModBus response structure.
 */
void Modbus_RxCallback(ModBus_t *_ModbusResponse) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
    if (_ModbusResponse->rxIndex < sizeof(_ModbusResponse->buffer)) {
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	2b95      	cmp	r3, #149	; 0x95
 80016c2:	d810      	bhi.n	80016e6 <Modbus_RxCallback+0x32>
        _ModbusResponse->buffer[_ModbusResponse->rxIndex] = modbusSerial.Instance->RDR;  // Store the received character
 80016c4:	4b10      	ldr	r3, [pc, #64]	; (8001708 <Modbus_RxCallback+0x54>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	4619      	mov	r1, r3
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	440b      	add	r3, r1
 80016d6:	709a      	strb	r2, [r3, #2]
        _ModbusResponse->rxIndex++;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	3301      	adds	r3, #1
 80016de:	b29a      	uxth	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	801a      	strh	r2, [r3, #0]
 80016e4:	e002      	b.n	80016ec <Modbus_RxCallback+0x38>


    } else {
        // Buffer overflow, reset the index
        _ModbusResponse->rxIndex = 0;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	801a      	strh	r2, [r3, #0]
    }

    // Continue to receive the next character
    HAL_UART_Receive_IT(&modbusSerial, (uint8_t *)(_ModbusResponse->buffer + _ModbusResponse->rxIndex), 1);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3302      	adds	r3, #2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	8812      	ldrh	r2, [r2, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	2201      	movs	r2, #1
 80016f8:	4619      	mov	r1, r3
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <Modbus_RxCallback+0x54>)
 80016fc:	f006 f85e 	bl	80077bc <HAL_UART_Receive_IT>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000244 	.word	0x20000244

0800170c <ADS1115_Init>:
uint8_t ADS1115_config[2];
uint8_t ADS1115_rawValue[2];
float ADS1115_voltCoef; // Voltage coefficient.

/* Function definitions. */
HAL_StatusTypeDef ADS1115_Init(I2C_HandleTypeDef *handler, uint16_t setDataRate, uint16_t setPGA) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
 8001718:	4613      	mov	r3, r2
 800171a:	803b      	strh	r3, [r7, #0]

	// Handler
	memcpy(&ADS1115_I2C_Handler, handler, sizeof(*handler));
 800171c:	2254      	movs	r2, #84	; 0x54
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	482f      	ldr	r0, [pc, #188]	; (80017e0 <ADS1115_Init+0xd4>)
 8001722:	f007 fff9 	bl	8009718 <memcpy>

	// Data rate and PGA configurations.
	ADS1115_dataRate = setDataRate;
 8001726:	4a2f      	ldr	r2, [pc, #188]	; (80017e4 <ADS1115_Init+0xd8>)
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	8013      	strh	r3, [r2, #0]
	ADS1115_pga = setPGA;
 800172c:	4a2e      	ldr	r2, [pc, #184]	; (80017e8 <ADS1115_Init+0xdc>)
 800172e:	883b      	ldrh	r3, [r7, #0]
 8001730:	8013      	strh	r3, [r2, #0]

	// Voltage coefficient update.
	switch (ADS1115_pga) {
 8001732:	4b2d      	ldr	r3, [pc, #180]	; (80017e8 <ADS1115_Init+0xdc>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	2b0e      	cmp	r3, #14
 8001738:	d83e      	bhi.n	80017b8 <ADS1115_Init+0xac>
 800173a:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <ADS1115_Init+0x34>)
 800173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001740:	0800177d 	.word	0x0800177d
 8001744:	080017b9 	.word	0x080017b9
 8001748:	08001787 	.word	0x08001787
 800174c:	080017b9 	.word	0x080017b9
 8001750:	08001791 	.word	0x08001791
 8001754:	080017b9 	.word	0x080017b9
 8001758:	0800179b 	.word	0x0800179b
 800175c:	080017b9 	.word	0x080017b9
 8001760:	080017a5 	.word	0x080017a5
 8001764:	080017b9 	.word	0x080017b9
 8001768:	080017b9 	.word	0x080017b9
 800176c:	080017b9 	.word	0x080017b9
 8001770:	080017b9 	.word	0x080017b9
 8001774:	080017b9 	.word	0x080017b9
 8001778:	080017af 	.word	0x080017af

	case ADS1115_PGA_TWOTHIRDS:
		ADS1115_voltCoef = 0.1875;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <ADS1115_Init+0xe0>)
 800177e:	f04f 5279 	mov.w	r2, #1044381696	; 0x3e400000
 8001782:	601a      	str	r2, [r3, #0]
		break;
 8001784:	e018      	b.n	80017b8 <ADS1115_Init+0xac>

	case ADS1115_PGA_ONE:
		ADS1115_voltCoef = 0.125;
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <ADS1115_Init+0xe0>)
 8001788:	f04f 5278 	mov.w	r2, #1040187392	; 0x3e000000
 800178c:	601a      	str	r2, [r3, #0]
		break;
 800178e:	e013      	b.n	80017b8 <ADS1115_Init+0xac>

	case ADS1115_PGA_TWO:
		ADS1115_voltCoef = 0.0625;
 8001790:	4b16      	ldr	r3, [pc, #88]	; (80017ec <ADS1115_Init+0xe0>)
 8001792:	f04f 5276 	mov.w	r2, #1031798784	; 0x3d800000
 8001796:	601a      	str	r2, [r3, #0]
		break;
 8001798:	e00e      	b.n	80017b8 <ADS1115_Init+0xac>

	case ADS1115_PGA_FOUR:
		ADS1115_voltCoef = 0.03125;
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <ADS1115_Init+0xe0>)
 800179c:	f04f 5274 	mov.w	r2, #1023410176	; 0x3d000000
 80017a0:	601a      	str	r2, [r3, #0]
		break;
 80017a2:	e009      	b.n	80017b8 <ADS1115_Init+0xac>

	case ADS1115_PGA_EIGHT:
		ADS1115_voltCoef = 0.015625;
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <ADS1115_Init+0xe0>)
 80017a6:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 80017aa:	601a      	str	r2, [r3, #0]
		break;
 80017ac:	e004      	b.n	80017b8 <ADS1115_Init+0xac>

	case ADS1115_PGA_SIXTEEN:
		ADS1115_voltCoef = 0.0078125;
 80017ae:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <ADS1115_Init+0xe0>)
 80017b0:	f04f 5270 	mov.w	r2, #1006632960	; 0x3c000000
 80017b4:	601a      	str	r2, [r3, #0]
		break;
 80017b6:	bf00      	nop

		}

	if (HAL_I2C_IsDeviceReady(&ADS1115_I2C_Handler, (uint16_t) (ADS1115_devAddress << 1), 5, ADS1115_TIMEOUT) == HAL_OK) {
 80017b8:	4b0d      	ldr	r3, [pc, #52]	; (80017f0 <ADS1115_Init+0xe4>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	b299      	uxth	r1, r3
 80017c2:	2301      	movs	r3, #1
 80017c4:	2205      	movs	r2, #5
 80017c6:	4806      	ldr	r0, [pc, #24]	; (80017e0 <ADS1115_Init+0xd4>)
 80017c8:	f003 fbf4 	bl	8004fb4 <HAL_I2C_IsDeviceReady>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <ADS1115_Init+0xca>
		return HAL_OK;
 80017d2:	2300      	movs	r3, #0
 80017d4:	e000      	b.n	80017d8 <ADS1115_Init+0xcc>
	} else {
		return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
	}

}
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200002d8 	.word	0x200002d8
 80017e4:	2000000a 	.word	0x2000000a
 80017e8:	2000000c 	.word	0x2000000c
 80017ec:	20000334 	.word	0x20000334
 80017f0:	20000008 	.word	0x20000008

080017f4 <ADS1115_readSingleEnded>:

HAL_StatusTypeDef ADS1115_readSingleEnded(uint16_t muxPort, float *voltage) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	4603      	mov	r3, r0
 80017fc:	6039      	str	r1, [r7, #0]
 80017fe:	80fb      	strh	r3, [r7, #6]

	ADS1115_config[0] = ADS1115_OS | muxPort | ADS1115_pga | ADS1115_MODE;
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b2a      	ldr	r3, [pc, #168]	; (80018b0 <ADS1115_readSingleEnded+0xbc>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	4313      	orrs	r3, r2
 800180c:	b2db      	uxtb	r3, r3
 800180e:	f063 037e 	orn	r3, r3, #126	; 0x7e
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b27      	ldr	r3, [pc, #156]	; (80018b4 <ADS1115_readSingleEnded+0xc0>)
 8001816:	701a      	strb	r2, [r3, #0]
	ADS1115_config[1] = ADS1115_dataRate | ADS1115_COMP_MODE | ADS1115_COMP_POL | ADS1115_COMP_LAT| ADS1115_COMP_QUE;
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <ADS1115_readSingleEnded+0xc4>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f043 0303 	orr.w	r3, r3, #3
 8001822:	b2da      	uxtb	r2, r3
 8001824:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <ADS1115_readSingleEnded+0xc0>)
 8001826:	705a      	strb	r2, [r3, #1]

	if(HAL_I2C_Mem_Write(&ADS1115_I2C_Handler, (uint16_t) (ADS1115_devAddress << 1), ADS1115_CONFIG_REG, 1, ADS1115_config, 2, ADS1115_TIMEOUT) == HAL_OK){
 8001828:	4b24      	ldr	r3, [pc, #144]	; (80018bc <ADS1115_readSingleEnded+0xc8>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b29b      	uxth	r3, r3
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	b299      	uxth	r1, r3
 8001832:	2301      	movs	r3, #1
 8001834:	9302      	str	r3, [sp, #8]
 8001836:	2302      	movs	r3, #2
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <ADS1115_readSingleEnded+0xc0>)
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2301      	movs	r3, #1
 8001840:	2201      	movs	r2, #1
 8001842:	481f      	ldr	r0, [pc, #124]	; (80018c0 <ADS1115_readSingleEnded+0xcc>)
 8001844:	f003 f988 	bl	8004b58 <HAL_I2C_Mem_Write>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d12b      	bne.n	80018a6 <ADS1115_readSingleEnded+0xb2>

		if(HAL_I2C_Mem_Read(&ADS1115_I2C_Handler, (uint16_t) ((ADS1115_devAddress << 1) | 0x1), ADS1115_CONVER_REG, 1, ADS1115_rawValue, 2, ADS1115_TIMEOUT) == HAL_OK){
 800184e:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <ADS1115_readSingleEnded+0xc8>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	b21b      	sxth	r3, r3
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	b21b      	sxth	r3, r3
 800185c:	b299      	uxth	r1, r3
 800185e:	2301      	movs	r3, #1
 8001860:	9302      	str	r3, [sp, #8]
 8001862:	2302      	movs	r3, #2
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <ADS1115_readSingleEnded+0xd0>)
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	2301      	movs	r3, #1
 800186c:	2200      	movs	r2, #0
 800186e:	4814      	ldr	r0, [pc, #80]	; (80018c0 <ADS1115_readSingleEnded+0xcc>)
 8001870:	f003 fa86 	bl	8004d80 <HAL_I2C_Mem_Read>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d115      	bne.n	80018a6 <ADS1115_readSingleEnded+0xb2>

			*voltage = (float) (((int16_t) (ADS1115_rawValue[0] << 8) | ADS1115_rawValue[1]) * ADS1115_voltCoef);
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <ADS1115_readSingleEnded+0xd0>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	b21b      	sxth	r3, r3
 8001882:	461a      	mov	r2, r3
 8001884:	4b0f      	ldr	r3, [pc, #60]	; (80018c4 <ADS1115_readSingleEnded+0xd0>)
 8001886:	785b      	ldrb	r3, [r3, #1]
 8001888:	4313      	orrs	r3, r2
 800188a:	ee07 3a90 	vmov	s15, r3
 800188e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001892:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <ADS1115_readSingleEnded+0xd4>)
 8001894:	edd3 7a00 	vldr	s15, [r3]
 8001898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	edc3 7a00 	vstr	s15, [r3]
			return HAL_OK;
 80018a2:	2300      	movs	r3, #0
 80018a4:	e000      	b.n	80018a8 <ADS1115_readSingleEnded+0xb4>

		}

	}

	return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1

}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	2000000c 	.word	0x2000000c
 80018b4:	2000032c 	.word	0x2000032c
 80018b8:	2000000a 	.word	0x2000000a
 80018bc:	20000008 	.word	0x20000008
 80018c0:	200002d8 	.word	0x200002d8
 80018c4:	20000330 	.word	0x20000330
 80018c8:	20000334 	.word	0x20000334

080018cc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4013      	ands	r3, r2
 80018ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018f0:	68fb      	ldr	r3, [r7, #12]
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
	...

08001900 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001908:	1d39      	adds	r1, r7, #4
 800190a:	f04f 33ff 	mov.w	r3, #4294967295
 800190e:	2201      	movs	r2, #1
 8001910:	4803      	ldr	r0, [pc, #12]	; (8001920 <__io_putchar+0x20>)
 8001912:	f005 fec5 	bl	80076a0 <HAL_UART_Transmit>
  return ch;
 8001916:	687b      	ldr	r3, [r7, #4]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	2000039c 	.word	0x2000039c

08001924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001924:	b5b0      	push	{r4, r5, r7, lr}
 8001926:	b0ac      	sub	sp, #176	; 0xb0
 8001928:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800192a:	f002 fa69 	bl	8003e00 <HAL_Init>

  /* USER CODE BEGIN Init */
  // Initialize MCP23008
  MCP23008_Init();
 800192e:	f000 fc63 	bl	80021f8 <MCP23008_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001932:	f000 faa7 	bl	8001e84 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001936:	f000 faff 	bl	8001f38 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800193a:	f000 fc11 	bl	8002160 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800193e:	f000 fb77 	bl	8002030 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8001942:	f000 fb17 	bl	8001f74 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001946:	f000 fbbf 	bl	80020c8 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800194a:	f000 fb53 	bl	8001ff4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  // Initialize MCP23008
  MCP23008_Init();
 800194e:	f000 fc53 	bl	80021f8 <MCP23008_Init>

  // Configure interrupts on MCP23008
  MCP23008_ConfigureInterrupts();
 8001952:	f000 fd11 	bl	8002378 <MCP23008_ConfigureInterrupts>

  // Initialize SHT20 Sensor
  uint32_t sht40_serial;
  if( SHT40_ReadSerial(&hi2c1, &sht40_serial) != HAL_ERROR ) {
 8001956:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800195a:	4619      	mov	r1, r3
 800195c:	48b9      	ldr	r0, [pc, #740]	; (8001c44 <main+0x320>)
 800195e:	f001 fe19 	bl	8003594 <SHT40_ReadSerial>
 8001962:	4603      	mov	r3, r0
 8001964:	2b01      	cmp	r3, #1
 8001966:	d01b      	beq.n	80019a0 <main+0x7c>
	  	sensors.sht40.alarmState.temperature = NORMAL;
 8001968:	4bb7      	ldr	r3, [pc, #732]	; (8001c48 <main+0x324>)
 800196a:	2200      	movs	r2, #0
 800196c:	f883 2020 	strb.w	r2, [r3, #32]
	  	sensors.sht40.alarmState.humidity = NORMAL;
 8001970:	4bb5      	ldr	r3, [pc, #724]	; (8001c48 <main+0x324>)
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	  	sensors.sht40.thresholds.temp_high = TEMP_HIGH;
 8001978:	4bb3      	ldr	r3, [pc, #716]	; (8001c48 <main+0x324>)
 800197a:	4ab4      	ldr	r2, [pc, #720]	; (8001c4c <main+0x328>)
 800197c:	60da      	str	r2, [r3, #12]
	  	sensors.sht40.thresholds.temp_low  = TEMP_LOW;
 800197e:	4bb2      	ldr	r3, [pc, #712]	; (8001c48 <main+0x324>)
 8001980:	4ab3      	ldr	r2, [pc, #716]	; (8001c50 <main+0x32c>)
 8001982:	609a      	str	r2, [r3, #8]
	  	sensors.sht40.thresholds.temp_hys  = TEMP_HYS;
 8001984:	4bb0      	ldr	r3, [pc, #704]	; (8001c48 <main+0x324>)
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
	  	sensors.sht40.thresholds.rel_high  = RH_HIGH;
 800198c:	4bae      	ldr	r3, [pc, #696]	; (8001c48 <main+0x324>)
 800198e:	4ab1      	ldr	r2, [pc, #708]	; (8001c54 <main+0x330>)
 8001990:	619a      	str	r2, [r3, #24]
		sensors.sht40.thresholds.rel_low   = RH_LOW;
 8001992:	4bad      	ldr	r3, [pc, #692]	; (8001c48 <main+0x324>)
 8001994:	4ab0      	ldr	r2, [pc, #704]	; (8001c58 <main+0x334>)
 8001996:	615a      	str	r2, [r3, #20]
		sensors.sht40.thresholds.rel_hys   = RH_HYS;
 8001998:	4bab      	ldr	r3, [pc, #684]	; (8001c48 <main+0x324>)
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
		//printf("Failed to read serial from SHT40; check connections and reset MCU\r\n");
  }


  // Initialize accelerometer
  if(initAccelerometer()){
 80019a0:	f001 faf4 	bl	8002f8c <initAccelerometer>
  }
  else{
	  //printf("Error Accelerometer Initialization \r\n ");
  }

  if(ADS1115_Init(&hi2c1, ADS1115_DATA_RATE_64, ADS1115_PGA_ONE) == HAL_OK){
 80019a4:	2202      	movs	r2, #2
 80019a6:	2160      	movs	r1, #96	; 0x60
 80019a8:	48a6      	ldr	r0, [pc, #664]	; (8001c44 <main+0x320>)
 80019aa:	f7ff feaf 	bl	800170c <ADS1115_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d103      	bne.n	80019bc <main+0x98>
	  HAL_Delay(1500);
 80019b4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80019b8:	f002 faa8 	bl	8003f0c <HAL_Delay>
  }



  // Initialize Modbus
  initModbus(&huart1, MODBUS_EN_GPIO_Port, MODBUS_EN_Pin);
 80019bc:	2210      	movs	r2, #16
 80019be:	49a7      	ldr	r1, [pc, #668]	; (8001c5c <main+0x338>)
 80019c0:	48a7      	ldr	r0, [pc, #668]	; (8001c60 <main+0x33c>)
 80019c2:	f7ff fe0b 	bl	80015dc <initModbus>
  HAL_UART_Receive_IT(&huart1, (uint8_t *)(ModbusResp.buffer + ModbusResp.rxIndex), 1);
 80019c6:	4ba7      	ldr	r3, [pc, #668]	; (8001c64 <main+0x340>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	4ba6      	ldr	r3, [pc, #664]	; (8001c68 <main+0x344>)
 80019ce:	4413      	add	r3, r2
 80019d0:	2201      	movs	r2, #1
 80019d2:	4619      	mov	r1, r3
 80019d4:	48a2      	ldr	r0, [pc, #648]	; (8001c60 <main+0x33c>)
 80019d6:	f005 fef1 	bl	80077bc <HAL_UART_Receive_IT>

  // Init ST50H AT Slave Communication
  uint8_t rxBuffer;
  HAL_UART_Receive_IT(&hlpuart1, &rxBuffer, 1);
 80019da:	f107 037b 	add.w	r3, r7, #123	; 0x7b
 80019de:	2201      	movs	r2, #1
 80019e0:	4619      	mov	r1, r3
 80019e2:	48a2      	ldr	r0, [pc, #648]	; (8001c6c <main+0x348>)
 80019e4:	f005 feea 	bl	80077bc <HAL_UART_Receive_IT>
  // Initialize timers;
  shtReadMillis = HAL_GetTick();
 80019e8:	f002 fa78 	bl	8003edc <HAL_GetTick>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4aa0      	ldr	r2, [pc, #640]	; (8001c70 <main+0x34c>)
 80019f0:	6013      	str	r3, [r2, #0]
  payloadQueueMilis  = HAL_GetTick();
 80019f2:	f002 fa73 	bl	8003edc <HAL_GetTick>
 80019f6:	4603      	mov	r3, r0
 80019f8:	4a9e      	ldr	r2, [pc, #632]	; (8001c74 <main+0x350>)
 80019fa:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf(" # # # # # # # # # # -> %s\r\n ", FirmwareName);
 80019fc:	499e      	ldr	r1, [pc, #632]	; (8001c78 <main+0x354>)
 80019fe:	489f      	ldr	r0, [pc, #636]	; (8001c7c <main+0x358>)
 8001a00:	f008 fdfa 	bl	800a5f8 <iprintf>
  printf("# # # # # # # # # # -> Firmware Version %d.%d.%d\r\n ", VERSION_MAJOR, VERSION_MID, VERSION_MINOR);
 8001a04:	2304      	movs	r3, #4
 8001a06:	2203      	movs	r2, #3
 8001a08:	2101      	movs	r1, #1
 8001a0a:	489d      	ldr	r0, [pc, #628]	; (8001c80 <main+0x35c>)
 8001a0c:	f008 fdf4 	bl	800a5f8 <iprintf>

#ifdef SCAN_I2C_DEVICES
  scanI2CDevices();
#endif

  WDTReset();
 8001a10:	f000 feba 	bl	8002788 <WDTReset>
  HAL_Delay(2000);
 8001a14:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a18:	f002 fa78 	bl	8003f0c <HAL_Delay>

  sendATCommand(AT_RFS, 2000, AT_RESPONSE_CAPTURE_OK);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001a22:	4898      	ldr	r0, [pc, #608]	; (8001c84 <main+0x360>)
 8001a24:	f001 f946 	bl	8002cb4 <sendATCommand>
  sendATCommand(AT_RFS, 2000, AT_RESPONSE_CAPTURE_OK);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001a2e:	4895      	ldr	r0, [pc, #596]	; (8001c84 <main+0x360>)
 8001a30:	f001 f940 	bl	8002cb4 <sendATCommand>
  sendATCommand(AT_RFS, 2000, AT_RESPONSE_CAPTURE_OK);
 8001a34:	2201      	movs	r2, #1
 8001a36:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001a3a:	4892      	ldr	r0, [pc, #584]	; (8001c84 <main+0x360>)
 8001a3c:	f001 f93a 	bl	8002cb4 <sendATCommand>

  HAL_Delay(2000);
 8001a40:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a44:	f002 fa62 	bl	8003f0c <HAL_Delay>
  //printf("Setting LoRa Credentials \r\n");
  if(!setLoraCredentials()){
 8001a48:	f000 ffe8 	bl	8002a1c <setLoraCredentials>

  }else{
	  //printf("Success setting LoRa credentials \r\n");
  }

  printf("Joining to Network \r\n");
 8001a4c:	488e      	ldr	r0, [pc, #568]	; (8001c88 <main+0x364>)
 8001a4e:	f008 fe59 	bl	800a704 <puts>

  while(hasJoinedNetwork == false){
 8001a52:	e004      	b.n	8001a5e <main+0x13a>
	  joinNetwork();
 8001a54:	f001 f868 	bl	8002b28 <joinNetwork>
	  printf("Retrying Joining Lora\r\n");
 8001a58:	488c      	ldr	r0, [pc, #560]	; (8001c8c <main+0x368>)
 8001a5a:	f008 fe53 	bl	800a704 <puts>
  while(hasJoinedNetwork == false){
 8001a5e:	4b8c      	ldr	r3, [pc, #560]	; (8001c90 <main+0x36c>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	f083 0301 	eor.w	r3, r3, #1
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f3      	bne.n	8001a54 <main+0x130>
  }
  printf("Success Joining Lora \r\n");
 8001a6c:	4889      	ldr	r0, [pc, #548]	; (8001c94 <main+0x370>)
 8001a6e:	f008 fe49 	bl	800a704 <puts>

  TxPayload initPayload;
  initPayload.buffer[0] = 0x00;
 8001a72:	2300      	movs	r3, #0
 8001a74:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  initPayload.buffer[1] = 0x01;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  initPayload.buffer[2] = 0x02;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  initPayload.length = 3;
 8001a84:	2303      	movs	r3, #3
 8001a86:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  initPayload.msgType = DIAGNOSTICS;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

  //printf("Sending Test Lora Payload\r\n");
  sendToLora(TEST_UPLINK_PORT, CONFIRMED_UPLINK, initPayload);
 8001a90:	466d      	mov	r5, sp
 8001a92:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a9e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001aa2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001aa6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001aaa:	cb0c      	ldmia	r3, {r2, r3}
 8001aac:	2101      	movs	r1, #1
 8001aae:	2004      	movs	r0, #4
 8001ab0:	f001 f852 	bl	8002b58 <sendToLora>

//  sendToLora(TEST_UPLINK_PORT, CONFIRMED_UPLINK, initPayload);
//
//  sendToLora(TEST_UPLINK_PORT, CONFIRMED_UPLINK, initPayload);
  mcuResetMillis = HAL_GetTick();
 8001ab4:	f002 fa12 	bl	8003edc <HAL_GetTick>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4a77      	ldr	r2, [pc, #476]	; (8001c98 <main+0x374>)
 8001abc:	6013      	str	r3, [r2, #0]
  warmUpMillis = HAL_GetTick();
 8001abe:	f002 fa0d 	bl	8003edc <HAL_GetTick>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	4a75      	ldr	r2, [pc, #468]	; (8001c9c <main+0x378>)
 8001ac6:	6013      	str	r3, [r2, #0]


  initQueue(&payLoadQueue);
 8001ac8:	4875      	ldr	r0, [pc, #468]	; (8001ca0 <main+0x37c>)
 8001aca:	f001 fbfd 	bl	80032c8 <initQueue>

  while (1)
  {

	  // Internal IWDT Feed
	  HAL_IWDG_Refresh(&hiwdg);
 8001ace:	4875      	ldr	r0, [pc, #468]	; (8001ca4 <main+0x380>)
 8001ad0:	f003 ff98 	bl	8005a04 <HAL_IWDG_Refresh>

	  // External WDT Feed
	  if(HAL_GetTick() - wdtResetMillis > WDT_RESET_INTERVAL){
 8001ad4:	f002 fa02 	bl	8003edc <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	4b73      	ldr	r3, [pc, #460]	; (8001ca8 <main+0x384>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d906      	bls.n	8001af6 <main+0x1d2>
		  WDTReset();
 8001ae8:	f000 fe4e 	bl	8002788 <WDTReset>
		  wdtResetMillis = HAL_GetTick();
 8001aec:	f002 f9f6 	bl	8003edc <HAL_GetTick>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4a6d      	ldr	r2, [pc, #436]	; (8001ca8 <main+0x384>)
 8001af4:	6013      	str	r3, [r2, #0]
	  }

	  //Do Warm up to exclude false readings
	  if(isWarmedUp == false){
 8001af6:	4b6d      	ldr	r3, [pc, #436]	; (8001cac <main+0x388>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	f083 0301 	eor.w	r3, r3, #1
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <main+0x1fa>
		  if(HAL_GetTick() - warmUpMillis > WARM_UP_TIME){
 8001b04:	f002 f9ea 	bl	8003edc <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b64      	ldr	r3, [pc, #400]	; (8001c9c <main+0x378>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d902      	bls.n	8001b1e <main+0x1fa>
			  isWarmedUp = true;
 8001b18:	4b64      	ldr	r3, [pc, #400]	; (8001cac <main+0x388>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
//	  HAL_Delay(2000);




	  if(isDownlinkReceived == true){
 8001b1e:	4b64      	ldr	r3, [pc, #400]	; (8001cb0 <main+0x38c>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d045      	beq.n	8001bb2 <main+0x28e>
		  isDownlinkReceived = false;
 8001b26:	4b62      	ldr	r3, [pc, #392]	; (8001cb0 <main+0x38c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
		  printf("DOWNLINK MESSAGE RECEIVED \r\n");
 8001b2c:	4861      	ldr	r0, [pc, #388]	; (8001cb4 <main+0x390>)
 8001b2e:	f008 fde9 	bl	800a704 <puts>
		  printf("Received Buffer: %.*s\r\n", downlinkBufferLen, downlinkBuffer);
 8001b32:	4b61      	ldr	r3, [pc, #388]	; (8001cb8 <main+0x394>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	4a61      	ldr	r2, [pc, #388]	; (8001cbc <main+0x398>)
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4861      	ldr	r0, [pc, #388]	; (8001cc0 <main+0x39c>)
 8001b3c:	f008 fd5c 	bl	800a5f8 <iprintf>

		  // Check for Modbus Control
		  if(strstr(downlinkBuffer, "0101") != NULL){
 8001b40:	4960      	ldr	r1, [pc, #384]	; (8001cc4 <main+0x3a0>)
 8001b42:	485e      	ldr	r0, [pc, #376]	; (8001cbc <main+0x398>)
 8001b44:	f008 fe67 	bl	800a816 <strstr>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00b      	beq.n	8001b66 <main+0x242>
			  printf("Modbus Command: Turn ON \r\n ");
 8001b4e:	485e      	ldr	r0, [pc, #376]	; (8001cc8 <main+0x3a4>)
 8001b50:	f008 fd52 	bl	800a5f8 <iprintf>
			  sendRaw(setMeterOn, METER_CMD_ON_LEN, &ModbusResp);
 8001b54:	4a43      	ldr	r2, [pc, #268]	; (8001c64 <main+0x340>)
 8001b56:	210d      	movs	r1, #13
 8001b58:	485c      	ldr	r0, [pc, #368]	; (8001ccc <main+0x3a8>)
 8001b5a:	f7ff fd5d 	bl	8001618 <sendRaw>
			  HAL_Delay(1000);
 8001b5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b62:	f002 f9d3 	bl	8003f0c <HAL_Delay>
		  }
		  if(strstr(downlinkBuffer, "0102") != NULL){
 8001b66:	495a      	ldr	r1, [pc, #360]	; (8001cd0 <main+0x3ac>)
 8001b68:	4854      	ldr	r0, [pc, #336]	; (8001cbc <main+0x398>)
 8001b6a:	f008 fe54 	bl	800a816 <strstr>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00b      	beq.n	8001b8c <main+0x268>
			  printf("Modbus Command: Turn OFF \r\n ");
 8001b74:	4857      	ldr	r0, [pc, #348]	; (8001cd4 <main+0x3b0>)
 8001b76:	f008 fd3f 	bl	800a5f8 <iprintf>
			  sendRaw(setMeterOff, METER_CMD_OFF_LEN, &ModbusResp);
 8001b7a:	4a3a      	ldr	r2, [pc, #232]	; (8001c64 <main+0x340>)
 8001b7c:	210d      	movs	r1, #13
 8001b7e:	4856      	ldr	r0, [pc, #344]	; (8001cd8 <main+0x3b4>)
 8001b80:	f7ff fd4a 	bl	8001618 <sendRaw>
			  HAL_Delay(1000);
 8001b84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b88:	f002 f9c0 	bl	8003f0c <HAL_Delay>
		  }
		  if(strstr(downlinkBuffer, "0103") != NULL){
 8001b8c:	4953      	ldr	r1, [pc, #332]	; (8001cdc <main+0x3b8>)
 8001b8e:	484b      	ldr	r0, [pc, #300]	; (8001cbc <main+0x398>)
 8001b90:	f008 fe41 	bl	800a816 <strstr>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00b      	beq.n	8001bb2 <main+0x28e>
			  printf("Modbus Command: Prepaid \r\n ");
 8001b9a:	4851      	ldr	r0, [pc, #324]	; (8001ce0 <main+0x3bc>)
 8001b9c:	f008 fd2c 	bl	800a5f8 <iprintf>
			  sendRaw(setMeterPrepaid, METER_CMD_PREPAID_LEN, &ModbusResp);
 8001ba0:	4a30      	ldr	r2, [pc, #192]	; (8001c64 <main+0x340>)
 8001ba2:	210d      	movs	r1, #13
 8001ba4:	484f      	ldr	r0, [pc, #316]	; (8001ce4 <main+0x3c0>)
 8001ba6:	f7ff fd37 	bl	8001618 <sendRaw>
			  HAL_Delay(1000);
 8001baa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bae:	f002 f9ad 	bl	8003f0c <HAL_Delay>
		  }
	  }
	  if(isDownlinkReceived == true){
 8001bb2:	4b3f      	ldr	r3, [pc, #252]	; (8001cb0 <main+0x38c>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d005      	beq.n	8001bc6 <main+0x2a2>
		  isDownlinkReceived = false;
 8001bba:	4b3d      	ldr	r3, [pc, #244]	; (8001cb0 <main+0x38c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
		  printf("CONFIRMED UPLINK RECEIVED \r\n");
 8001bc0:	4849      	ldr	r0, [pc, #292]	; (8001ce8 <main+0x3c4>)
 8001bc2:	f008 fd9f 	bl	800a704 <puts>
	  }



	  // Hanging / Freezing BAND AID Solution
	  if(HAL_GetTick() - mcuResetMillis > MCU_REST_INTERVAL){
 8001bc6:	f002 f989 	bl	8003edc <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <main+0x374>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	4a46      	ldr	r2, [pc, #280]	; (8001cec <main+0x3c8>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d90a      	bls.n	8001bee <main+0x2ca>
		  //printf("RESTARTING MCU NOW... \r\n");
		  HAL_Delay(1000);
 8001bd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bdc:	f002 f996 	bl	8003f0c <HAL_Delay>
		  HAL_NVIC_SystemReset();
 8001be0:	f002 fad1 	bl	8004186 <HAL_NVIC_SystemReset>
		  mcuResetMillis = HAL_GetTick();
 8001be4:	f002 f97a 	bl	8003edc <HAL_GetTick>
 8001be8:	4603      	mov	r3, r0
 8001bea:	4a2b      	ldr	r2, [pc, #172]	; (8001c98 <main+0x374>)
 8001bec:	6013      	str	r3, [r2, #0]
	  }


	  // Handle Dequeue for Payloads
	  if(HAL_GetTick() - payloadQueueMilis > QUEUE_SEND_INTERVAL){
 8001bee:	f002 f975 	bl	8003edc <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <main+0x350>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	f240 8090 	bls.w	8001d24 <main+0x400>
		  TxPayload payload;
		  if (dequeue(&payLoadQueue, &payload) == 0) {
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4825      	ldr	r0, [pc, #148]	; (8001ca0 <main+0x37c>)
 8001c0c:	f001 fbc6 	bl	800339c <dequeue>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f040 8081 	bne.w	8001d1a <main+0x3f6>
		      //printf("Sending To Lora \r\n ");

		      if(payload.msgType == UNSCHEDULED_TRANSMISSION){
 8001c18:	7c3b      	ldrb	r3, [r7, #16]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d168      	bne.n	8001cf0 <main+0x3cc>
		    	  sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, payload);
 8001c1e:	466d      	mov	r5, sp
 8001c20:	f107 0418 	add.w	r4, r7, #24
 8001c24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c2c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001c30:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001c34:	f107 0310 	add.w	r3, r7, #16
 8001c38:	cb0c      	ldmia	r3, {r2, r3}
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	f000 ff8b 	bl	8002b58 <sendToLora>
 8001c42:	e06a      	b.n	8001d1a <main+0x3f6>
 8001c44:	20000338 	.word	0x20000338
 8001c48:	20000560 	.word	0x20000560
 8001c4c:	41f80000 	.word	0x41f80000
 8001c50:	41e00000 	.word	0x41e00000
 8001c54:	428c0000 	.word	0x428c0000
 8001c58:	41f00000 	.word	0x41f00000
 8001c5c:	48000400 	.word	0x48000400
 8001c60:	20000430 	.word	0x20000430
 8001c64:	200004c8 	.word	0x200004c8
 8001c68:	200004ca 	.word	0x200004ca
 8001c6c:	2000039c 	.word	0x2000039c
 8001c70:	200005c0 	.word	0x200005c0
 8001c74:	200005d0 	.word	0x200005d0
 8001c78:	0800e1f0 	.word	0x0800e1f0
 8001c7c:	0800e20c 	.word	0x0800e20c
 8001c80:	0800e22c 	.word	0x0800e22c
 8001c84:	0800e260 	.word	0x0800e260
 8001c88:	0800e26c 	.word	0x0800e26c
 8001c8c:	0800e284 	.word	0x0800e284
 8001c90:	200005bd 	.word	0x200005bd
 8001c94:	0800e29c 	.word	0x0800e29c
 8001c98:	200005cc 	.word	0x200005cc
 8001c9c:	200006b8 	.word	0x200006b8
 8001ca0:	200006e0 	.word	0x200006e0
 8001ca4:	2000038c 	.word	0x2000038c
 8001ca8:	200005c8 	.word	0x200005c8
 8001cac:	200006b4 	.word	0x200006b4
 8001cb0:	200006b2 	.word	0x200006b2
 8001cb4:	0800e2b4 	.word	0x0800e2b4
 8001cb8:	200006b3 	.word	0x200006b3
 8001cbc:	2000064c 	.word	0x2000064c
 8001cc0:	0800e2d0 	.word	0x0800e2d0
 8001cc4:	0800e2e8 	.word	0x0800e2e8
 8001cc8:	0800e2f0 	.word	0x0800e2f0
 8001ccc:	20000020 	.word	0x20000020
 8001cd0:	0800e30c 	.word	0x0800e30c
 8001cd4:	0800e314 	.word	0x0800e314
 8001cd8:	20000010 	.word	0x20000010
 8001cdc:	0800e334 	.word	0x0800e334
 8001ce0:	0800e33c 	.word	0x0800e33c
 8001ce4:	20000030 	.word	0x20000030
 8001ce8:	0800e358 	.word	0x0800e358
 8001cec:	0002bf20 	.word	0x0002bf20
		      }

		      else if(payload.msgType == HEARTBEAT){
 8001cf0:	7c3b      	ldrb	r3, [r7, #16]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d111      	bne.n	8001d1a <main+0x3f6>
		    	  sendToLora(HEARTBEAT_PORT, UNCONFIRMED_UPLINK, payload);
 8001cf6:	466d      	mov	r5, sp
 8001cf8:	f107 0418 	add.w	r4, r7, #24
 8001cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d04:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d08:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001d0c:	f107 0310 	add.w	r3, r7, #16
 8001d10:	cb0c      	ldmia	r3, {r2, r3}
 8001d12:	2100      	movs	r1, #0
 8001d14:	2002      	movs	r0, #2
 8001d16:	f000 ff1f 	bl	8002b58 <sendToLora>
		      }

		  } else {
		      //printf("NOTHING TO SEND ... \r\n");
		  }
		  payloadQueueMilis = HAL_GetTick();
 8001d1a:	f002 f8df 	bl	8003edc <HAL_GetTick>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4a4b      	ldr	r2, [pc, #300]	; (8001e50 <main+0x52c>)
 8001d22:	6013      	str	r3, [r2, #0]





	  readAccelerometer(&sensors.accel);
 8001d24:	484b      	ldr	r0, [pc, #300]	; (8001e54 <main+0x530>)
 8001d26:	f001 f9a9 	bl	800307c <readAccelerometer>




  	  // Check "INTERUPT EVENTS"
  	  if(HAL_GetTick() - shtReadMillis > SHT_READ_INTERVAL){
 8001d2a:	f002 f8d7 	bl	8003edc <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <main+0x534>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d3a:	d955      	bls.n	8001de8 <main+0x4c4>

  		 // Read Water Leak
  		readWaterLeak(&sensors.leak);
 8001d3c:	4847      	ldr	r0, [pc, #284]	; (8001e5c <main+0x538>)
 8001d3e:	f001 fbdd 	bl	80034fc <readWaterLeak>
  		current_leak = sensors.leak.state;
 8001d42:	4b47      	ldr	r3, [pc, #284]	; (8001e60 <main+0x53c>)
 8001d44:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001d48:	4b46      	ldr	r3, [pc, #280]	; (8001e64 <main+0x540>)
 8001d4a:	701a      	strb	r2, [r3, #0]
  		if(current_leak != prev_leak){
 8001d4c:	4b45      	ldr	r3, [pc, #276]	; (8001e64 <main+0x540>)
 8001d4e:	781a      	ldrb	r2, [r3, #0]
 8001d50:	4b45      	ldr	r3, [pc, #276]	; (8001e68 <main+0x544>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d005      	beq.n	8001d64 <main+0x440>
  			//printf("ALERT ON LEAK \r\n");
  			prev_leak = current_leak;
 8001d58:	4b42      	ldr	r3, [pc, #264]	; (8001e64 <main+0x540>)
 8001d5a:	781a      	ldrb	r2, [r3, #0]
 8001d5c:	4b42      	ldr	r3, [pc, #264]	; (8001e68 <main+0x544>)
 8001d5e:	701a      	strb	r2, [r3, #0]

  			queueUnscheduledPayload();
 8001d60:	f001 fb6c 	bl	800343c <queueUnscheduledPayload>


  		}

  		// Read Temperature
  		readSHT40(&sensors.sht40);
 8001d64:	483e      	ldr	r0, [pc, #248]	; (8001e60 <main+0x53c>)
 8001d66:	f000 ffd9 	bl	8002d1c <readSHT40>

  		// Read Smoke Sensor
  		sensors.smoke = ReadSmokeStatus();
 8001d6a:	4c3d      	ldr	r4, [pc, #244]	; (8001e60 <main+0x53c>)
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fb88 	bl	8002484 <ReadSmokeStatus>
 8001d74:	f104 0324 	add.w	r3, r4, #36	; 0x24
 8001d78:	463a      	mov	r2, r7
 8001d7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  		current_smoke =  sensors.smoke.level;
 8001d80:	4b37      	ldr	r3, [pc, #220]	; (8001e60 <main+0x53c>)
 8001d82:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001d86:	4b39      	ldr	r3, [pc, #228]	; (8001e6c <main+0x548>)
 8001d88:	701a      	strb	r2, [r3, #0]
  		if(current_smoke != prev_smoke){
 8001d8a:	4b38      	ldr	r3, [pc, #224]	; (8001e6c <main+0x548>)
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	4b38      	ldr	r3, [pc, #224]	; (8001e70 <main+0x54c>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d005      	beq.n	8001da2 <main+0x47e>
  			//printf("ALERT ON SMOKE \r\n");
  			prev_smoke = current_smoke;
 8001d96:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <main+0x548>)
 8001d98:	781a      	ldrb	r2, [r3, #0]
 8001d9a:	4b35      	ldr	r3, [pc, #212]	; (8001e70 <main+0x54c>)
 8001d9c:	701a      	strb	r2, [r3, #0]

  			queueUnscheduledPayload();
 8001d9e:	f001 fb4d 	bl	800343c <queueUnscheduledPayload>

  		}

  		// Read DryContacts
  	    sensors.dryContact = MCP23008_ReadInputs();
 8001da2:	4c2f      	ldr	r4, [pc, #188]	; (8001e60 <main+0x53c>)
 8001da4:	463b      	mov	r3, r7
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 fa3c 	bl	8002224 <MCP23008_ReadInputs>
 8001dac:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8001db0:	463a      	mov	r2, r7
 8001db2:	6810      	ldr	r0, [r2, #0]
 8001db4:	6851      	ldr	r1, [r2, #4]
 8001db6:	c303      	stmia	r3!, {r0, r1}
 8001db8:	7a12      	ldrb	r2, [r2, #8]
 8001dba:	701a      	strb	r2, [r3, #0]
  	    current_dryContact = sensors.dryContact.value;
 8001dbc:	4b28      	ldr	r3, [pc, #160]	; (8001e60 <main+0x53c>)
 8001dbe:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8001dc2:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <main+0x550>)
 8001dc4:	701a      	strb	r2, [r3, #0]
  	    if(current_dryContact != prev_dryContact){
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <main+0x550>)
 8001dc8:	781a      	ldrb	r2, [r3, #0]
 8001dca:	4b2b      	ldr	r3, [pc, #172]	; (8001e78 <main+0x554>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d005      	beq.n	8001dde <main+0x4ba>
  	    	//printf("ALERT ON DRY CONTACT \r\n");
  	    	prev_dryContact = current_dryContact;
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <main+0x550>)
 8001dd4:	781a      	ldrb	r2, [r3, #0]
 8001dd6:	4b28      	ldr	r3, [pc, #160]	; (8001e78 <main+0x554>)
 8001dd8:	701a      	strb	r2, [r3, #0]

  	    	queueUnscheduledPayload();
 8001dda:	f001 fb2f 	bl	800343c <queueUnscheduledPayload>
//				sensors.dryContact.DC7, sensors.dryContact.DC8);
//  		printLineMarker('*');
#endif


  		shtReadMillis = HAL_GetTick();
 8001dde:	f002 f87d 	bl	8003edc <HAL_GetTick>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4a1c      	ldr	r2, [pc, #112]	; (8001e58 <main+0x534>)
 8001de6:	6013      	str	r3, [r2, #0]




  	  // Read All Sensors every Y Interval - HEART BEAT
  	  if(HAL_GetTick() - sensorsReadMillis > DEVICE_HEARTBEAT){
 8001de8:	f002 f878 	bl	8003edc <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b23      	ldr	r3, [pc, #140]	; (8001e7c <main+0x558>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	f247 5230 	movw	r2, #30000	; 0x7530
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	f67f ae68 	bls.w	8001ace <main+0x1aa>

  		// Read Water Leak
  		readWaterLeak(&sensors.leak);
 8001dfe:	4817      	ldr	r0, [pc, #92]	; (8001e5c <main+0x538>)
 8001e00:	f001 fb7c 	bl	80034fc <readWaterLeak>


  		// Read SHT20
  		readSHT40(&sensors.sht40);
 8001e04:	4816      	ldr	r0, [pc, #88]	; (8001e60 <main+0x53c>)
 8001e06:	f000 ff89 	bl	8002d1c <readSHT40>

	    // Read Smoke Sensor
	    sensors.smoke = ReadSmokeStatus();
 8001e0a:	4c15      	ldr	r4, [pc, #84]	; (8001e60 <main+0x53c>)
 8001e0c:	463b      	mov	r3, r7
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 fb38 	bl	8002484 <ReadSmokeStatus>
 8001e14:	f104 0324 	add.w	r3, r4, #36	; 0x24
 8001e18:	463a      	mov	r2, r7
 8001e1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	    // Read DryContacts
	    sensors.dryContact = MCP23008_ReadInputs();
 8001e20:	4c0f      	ldr	r4, [pc, #60]	; (8001e60 <main+0x53c>)
 8001e22:	463b      	mov	r3, r7
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 f9fd 	bl	8002224 <MCP23008_ReadInputs>
 8001e2a:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8001e2e:	463a      	mov	r2, r7
 8001e30:	6810      	ldr	r0, [r2, #0]
 8001e32:	6851      	ldr	r1, [r2, #4]
 8001e34:	c303      	stmia	r3!, {r0, r1}
 8001e36:	7a12      	ldrb	r2, [r2, #8]
 8001e38:	701a      	strb	r2, [r3, #0]

	    // PLaceholder for LTC4015
	    readLTC4015(&sensors.ltc4015);
 8001e3a:	4811      	ldr	r0, [pc, #68]	; (8001e80 <main+0x55c>)
 8001e3c:	f001 f9c4 	bl	80031c8 <readLTC4015>


	    queueHeartbeatPayload();
 8001e40:	f001 fb2c 	bl	800349c <queueHeartbeatPayload>
//	    TxPayload _heartBeatPayload;
//	    generateHeartbeatTxPayload(sensors, &_heartBeatPayload);
//
//	    sendToLora(HEARTBEAT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);

  		sensorsReadMillis = HAL_GetTick();
 8001e44:	f002 f84a 	bl	8003edc <HAL_GetTick>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4a0c      	ldr	r2, [pc, #48]	; (8001e7c <main+0x558>)
 8001e4c:	6013      	str	r3, [r2, #0]
	  HAL_IWDG_Refresh(&hiwdg);
 8001e4e:	e63e      	b.n	8001ace <main+0x1aa>
 8001e50:	200005d0 	.word	0x200005d0
 8001e54:	200005b0 	.word	0x200005b0
 8001e58:	200005c0 	.word	0x200005c0
 8001e5c:	200005b4 	.word	0x200005b4
 8001e60:	20000560 	.word	0x20000560
 8001e64:	200006dc 	.word	0x200006dc
 8001e68:	200006dd 	.word	0x200006dd
 8001e6c:	200006db 	.word	0x200006db
 8001e70:	200006da 	.word	0x200006da
 8001e74:	200006d9 	.word	0x200006d9
 8001e78:	200006d8 	.word	0x200006d8
 8001e7c:	200005c4 	.word	0x200005c4
 8001e80:	2000059c 	.word	0x2000059c

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b09a      	sub	sp, #104	; 0x68
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	f107 0320 	add.w	r3, r7, #32
 8001e8e:	2248      	movs	r2, #72	; 0x48
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f007 fc4e 	bl	8009734 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]
 8001ea6:	615a      	str	r2, [r3, #20]
 8001ea8:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eaa:	4b22      	ldr	r3, [pc, #136]	; (8001f34 <SystemClock_Config+0xb0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001eb2:	4a20      	ldr	r2, [pc, #128]	; (8001f34 <SystemClock_Config+0xb0>)
 8001eb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b1e      	ldr	r3, [pc, #120]	; (8001f34 <SystemClock_Config+0xb0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8001ec6:	232a      	movs	r3, #42	; 0x2a
 8001ec8:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ed4:	2340      	movs	r3, #64	; 0x40
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001edc:	23a0      	movs	r3, #160	; 0xa0
 8001ede:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ee0:	2305      	movs	r3, #5
 8001ee2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ee8:	f107 0320 	add.w	r3, r7, #32
 8001eec:	4618      	mov	r0, r3
 8001eee:	f004 f92d 	bl	800614c <HAL_RCC_OscConfig>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001ef8:	f001 fb28 	bl	800354c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001efc:	236f      	movs	r3, #111	; 0x6f
 8001efe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f004 fc89 	bl	8006834 <HAL_RCC_ClockConfig>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001f28:	f001 fb10 	bl	800354c <Error_Handler>
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	3768      	adds	r7, #104	; 0x68
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	58000400 	.word	0x58000400

08001f38 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b094      	sub	sp, #80	; 0x50
 8001f3c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f3e:	463b      	mov	r3, r7
 8001f40:	2250      	movs	r2, #80	; 0x50
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f007 fbf5 	bl	8009734 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001f4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f4e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001f50:	2300      	movs	r3, #0
 8001f52:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001f54:	2310      	movs	r3, #16
 8001f56:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f58:	463b      	mov	r3, r7
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f005 f8a9 	bl	80070b2 <HAL_RCCEx_PeriphCLKConfig>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8001f66:	f001 faf1 	bl	800354c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001f6a:	bf00      	nop
 8001f6c:	3750      	adds	r7, #80	; 0x50
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f78:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	; (8001fec <MX_I2C1_Init+0x78>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f80:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <MX_I2C1_Init+0x7c>)
 8001f82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f96:	4b14      	ldr	r3, [pc, #80]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fa2:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fae:	480e      	ldr	r0, [pc, #56]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001fb0:	f002 fb58 	bl	8004664 <HAL_I2C_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fba:	f001 fac7 	bl	800354c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4809      	ldr	r0, [pc, #36]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001fc2:	f003 fc39 	bl	8005838 <HAL_I2CEx_ConfigAnalogFilter>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fcc:	f001 fabe 	bl	800354c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <MX_I2C1_Init+0x74>)
 8001fd4:	f003 fc7b 	bl	80058ce <HAL_I2CEx_ConfigDigitalFilter>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001fde:	f001 fab5 	bl	800354c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000338 	.word	0x20000338
 8001fec:	40005400 	.word	0x40005400
 8001ff0:	00707cbb 	.word	0x00707cbb

08001ff4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <MX_IWDG_Init+0x34>)
 8001ffa:	4a0c      	ldr	r2, [pc, #48]	; (800202c <MX_IWDG_Init+0x38>)
 8001ffc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <MX_IWDG_Init+0x34>)
 8002000:	2206      	movs	r2, #6
 8002002:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <MX_IWDG_Init+0x34>)
 8002006:	f640 72ff 	movw	r2, #4095	; 0xfff
 800200a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_IWDG_Init+0x34>)
 800200e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002012:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002014:	4804      	ldr	r0, [pc, #16]	; (8002028 <MX_IWDG_Init+0x34>)
 8002016:	f003 fca6 	bl	8005966 <HAL_IWDG_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002020:	f001 fa94 	bl	800354c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}
 8002028:	2000038c 	.word	0x2000038c
 800202c:	40003000 	.word	0x40003000

08002030 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002036:	4a23      	ldr	r2, [pc, #140]	; (80020c4 <MX_LPUART1_UART_Init+0x94>)
 8002038:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 800203a:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800203c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002040:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002042:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002048:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800204a:	2200      	movs	r2, #0
 800204c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800204e:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002054:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002056:	220c      	movs	r2, #12
 8002058:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002062:	2200      	movs	r2, #0
 8002064:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002066:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002068:	2200      	movs	r2, #0
 800206a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800206e:	2200      	movs	r2, #0
 8002070:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002072:	4b13      	ldr	r3, [pc, #76]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 8002074:	2200      	movs	r2, #0
 8002076:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002078:	4811      	ldr	r0, [pc, #68]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800207a:	f005 fac1 	bl	8007600 <HAL_UART_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002084:	f001 fa62 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002088:	2100      	movs	r1, #0
 800208a:	480d      	ldr	r0, [pc, #52]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800208c:	f007 fa3f 	bl	800950e <HAL_UARTEx_SetTxFifoThreshold>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002096:	f001 fa59 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800209a:	2100      	movs	r1, #0
 800209c:	4808      	ldr	r0, [pc, #32]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 800209e:	f007 fa74 	bl	800958a <HAL_UARTEx_SetRxFifoThreshold>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020a8:	f001 fa50 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80020ac:	4804      	ldr	r0, [pc, #16]	; (80020c0 <MX_LPUART1_UART_Init+0x90>)
 80020ae:	f007 f9f5 	bl	800949c <HAL_UARTEx_DisableFifoMode>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80020b8:	f001 fa48 	bl	800354c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	2000039c 	.word	0x2000039c
 80020c4:	40008000 	.word	0x40008000

080020c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020cc:	4b22      	ldr	r3, [pc, #136]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020ce:	4a23      	ldr	r2, [pc, #140]	; (800215c <MX_USART1_UART_Init+0x94>)
 80020d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020da:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020e0:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020ec:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020ee:	220c      	movs	r2, #12
 80020f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f8:	4b17      	ldr	r3, [pc, #92]	; (8002158 <MX_USART1_UART_Init+0x90>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020fe:	4b16      	ldr	r3, [pc, #88]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002100:	2200      	movs	r2, #0
 8002102:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002104:	4b14      	ldr	r3, [pc, #80]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002106:	2200      	movs	r2, #0
 8002108:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800210a:	4b13      	ldr	r3, [pc, #76]	; (8002158 <MX_USART1_UART_Init+0x90>)
 800210c:	2200      	movs	r2, #0
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002110:	4811      	ldr	r0, [pc, #68]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002112:	f005 fa75 	bl	8007600 <HAL_UART_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800211c:	f001 fa16 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002120:	2100      	movs	r1, #0
 8002122:	480d      	ldr	r0, [pc, #52]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002124:	f007 f9f3 	bl	800950e <HAL_UARTEx_SetTxFifoThreshold>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800212e:	f001 fa0d 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002132:	2100      	movs	r1, #0
 8002134:	4808      	ldr	r0, [pc, #32]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002136:	f007 fa28 	bl	800958a <HAL_UARTEx_SetRxFifoThreshold>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002140:	f001 fa04 	bl	800354c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002144:	4804      	ldr	r0, [pc, #16]	; (8002158 <MX_USART1_UART_Init+0x90>)
 8002146:	f007 f9a9 	bl	800949c <HAL_UARTEx_DisableFifoMode>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002150:	f001 f9fc 	bl	800354c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000430 	.word	0x20000430
 800215c:	40013800 	.word	0x40013800

08002160 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002166:	1d3b      	adds	r3, r7, #4
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002174:	2002      	movs	r0, #2
 8002176:	f7ff fba9 	bl	80018cc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800217a:	2004      	movs	r0, #4
 800217c:	f7ff fba6 	bl	80018cc <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, WDT_DONE_Pin|MODBUS_EN_Pin, GPIO_PIN_RESET);
 8002180:	2200      	movs	r2, #0
 8002182:	f244 0110 	movw	r1, #16400	; 0x4010
 8002186:	481b      	ldr	r0, [pc, #108]	; (80021f4 <MX_GPIO_Init+0x94>)
 8002188:	f002 fa54 	bl	8004634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SMOKE_B_Pin SMOKE_A_Pin */
  GPIO_InitStruct.Pin = SMOKE_B_Pin|SMOKE_A_Pin;
 800218c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002190:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002192:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002196:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219c:	1d3b      	adds	r3, r7, #4
 800219e:	4619      	mov	r1, r3
 80021a0:	4814      	ldr	r0, [pc, #80]	; (80021f4 <MX_GPIO_Init+0x94>)
 80021a2:	f002 f8bf 	bl	8004324 <HAL_GPIO_Init>

  /*Configure GPIO pins : WDT_DONE_Pin MODBUS_EN_Pin */
  GPIO_InitStruct.Pin = WDT_DONE_Pin|MODBUS_EN_Pin;
 80021a6:	f244 0310 	movw	r3, #16400	; 0x4010
 80021aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ac:	2301      	movs	r3, #1
 80021ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	4619      	mov	r1, r3
 80021bc:	480d      	ldr	r0, [pc, #52]	; (80021f4 <MX_GPIO_Init+0x94>)
 80021be:	f002 f8b1 	bl	8004324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80021c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	4619      	mov	r1, r3
 80021d6:	4807      	ldr	r0, [pc, #28]	; (80021f4 <MX_GPIO_Init+0x94>)
 80021d8:	f002 f8a4 	bl	8004324 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	2028      	movs	r0, #40	; 0x28
 80021e2:	f001 ffa8 	bl	8004136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021e6:	2028      	movs	r0, #40	; 0x28
 80021e8:	f001 ffbf 	bl	800416a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021ec:	bf00      	nop
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	48000400 	.word	0x48000400

080021f8 <MCP23008_Init>:

/* USER CODE BEGIN 4 */
void MCP23008_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af02      	add	r7, sp, #8
    uint8_t data[2];

    // Set all GPIO pins as inputs
    data[0] = MCP23008_IODIR;
 80021fe:	2300      	movs	r3, #0
 8002200:	713b      	strb	r3, [r7, #4]
    data[1] = 0xFF;  // Set all pins as input
 8002202:	23ff      	movs	r3, #255	; 0xff
 8002204:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8002206:	1d3a      	adds	r2, r7, #4
 8002208:	f04f 33ff 	mov.w	r3, #4294967295
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	2302      	movs	r3, #2
 8002210:	2142      	movs	r1, #66	; 0x42
 8002212:	4803      	ldr	r0, [pc, #12]	; (8002220 <MCP23008_Init+0x28>)
 8002214:	f002 fab6 	bl	8004784 <HAL_I2C_Master_Transmit>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000338 	.word	0x20000338

08002224 <MCP23008_ReadInputs>:

DryContactStatus MCP23008_ReadInputs(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af02      	add	r7, sp, #8
 800222a:	6078      	str	r0, [r7, #4]
    uint8_t data[1];
    uint8_t gpioState;

    // Request to read GPIO register
    data[0] = MCP23008_GPIO;
 800222c:	2309      	movs	r3, #9
 800222e:	753b      	strb	r3, [r7, #20]

    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 1, HAL_MAX_DELAY);
 8002230:	f107 0214 	add.w	r2, r7, #20
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	2301      	movs	r3, #1
 800223c:	2142      	movs	r1, #66	; 0x42
 800223e:	4836      	ldr	r0, [pc, #216]	; (8002318 <MCP23008_ReadInputs+0xf4>)
 8002240:	f002 faa0 	bl	8004784 <HAL_I2C_Master_Transmit>
    //HAL_Delay(50);
    // Read GPIO register
    HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &gpioState, 1, HAL_MAX_DELAY);
 8002244:	f107 0213 	add.w	r2, r7, #19
 8002248:	f04f 33ff 	mov.w	r3, #4294967295
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2301      	movs	r3, #1
 8002250:	2142      	movs	r1, #66	; 0x42
 8002252:	4831      	ldr	r0, [pc, #196]	; (8002318 <MCP23008_ReadInputs+0xf4>)
 8002254:	f002 fb8a 	bl	800496c <HAL_I2C_Master_Receive>

    DryContactStatus dryContact;
    dryContact.value = gpioState;
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	723b      	strb	r3, [r7, #8]
	dryContact.DC1 = (gpioState & (1 << 0)) ? true : false;
 800225c:	7cfb      	ldrb	r3, [r7, #19]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	bf14      	ite	ne
 8002266:	2301      	movne	r3, #1
 8002268:	2300      	moveq	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	727b      	strb	r3, [r7, #9]
	dryContact.DC2 = (gpioState & (1 << 1)) ? true : false;
 800226e:	7cfb      	ldrb	r3, [r7, #19]
 8002270:	105b      	asrs	r3, r3, #1
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	bf14      	ite	ne
 800227a:	2301      	movne	r3, #1
 800227c:	2300      	moveq	r3, #0
 800227e:	b2db      	uxtb	r3, r3
 8002280:	72bb      	strb	r3, [r7, #10]
	dryContact.DC3 = (gpioState & (1 << 2)) ? true : false;
 8002282:	7cfb      	ldrb	r3, [r7, #19]
 8002284:	109b      	asrs	r3, r3, #2
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b00      	cmp	r3, #0
 800228c:	bf14      	ite	ne
 800228e:	2301      	movne	r3, #1
 8002290:	2300      	moveq	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	72fb      	strb	r3, [r7, #11]
	dryContact.DC4 = (gpioState & (1 << 3)) ? true : false;
 8002296:	7cfb      	ldrb	r3, [r7, #19]
 8002298:	10db      	asrs	r3, r3, #3
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bf14      	ite	ne
 80022a2:	2301      	movne	r3, #1
 80022a4:	2300      	moveq	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	733b      	strb	r3, [r7, #12]
	dryContact.DC5 = (gpioState & (1 << 4)) ? true : false;
 80022aa:	7cfb      	ldrb	r3, [r7, #19]
 80022ac:	111b      	asrs	r3, r3, #4
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	737b      	strb	r3, [r7, #13]
	dryContact.DC6 = (gpioState & (1 << 5)) ? true : false;
 80022be:	7cfb      	ldrb	r3, [r7, #19]
 80022c0:	115b      	asrs	r3, r3, #5
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	bf14      	ite	ne
 80022ca:	2301      	movne	r3, #1
 80022cc:	2300      	moveq	r3, #0
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	73bb      	strb	r3, [r7, #14]
	dryContact.DC7 = (gpioState & (1 << 6)) ? true : false;
 80022d2:	7cfb      	ldrb	r3, [r7, #19]
 80022d4:	119b      	asrs	r3, r3, #6
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	bf14      	ite	ne
 80022de:	2301      	movne	r3, #1
 80022e0:	2300      	moveq	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	73fb      	strb	r3, [r7, #15]
	dryContact.DC8 = (gpioState & (1 << 7)) ? true : false;
 80022e6:	7cfb      	ldrb	r3, [r7, #19]
 80022e8:	b25b      	sxtb	r3, r3
 80022ea:	11db      	asrs	r3, r3, #7
 80022ec:	b25b      	sxtb	r3, r3
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	bf14      	ite	ne
 80022f6:	2301      	movne	r3, #1
 80022f8:	2300      	moveq	r3, #0
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	743b      	strb	r3, [r7, #16]

	return dryContact;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	461a      	mov	r2, r3
 8002302:	f107 0308 	add.w	r3, r7, #8
 8002306:	cb03      	ldmia	r3!, {r0, r1}
 8002308:	6010      	str	r0, [r2, #0]
 800230a:	6051      	str	r1, [r2, #4]
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	7213      	strb	r3, [r2, #8]
}
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000338 	.word	0x20000338

0800231c <MCP23008_ReadCapturedINT>:

DryContactStatus MCP23008_ReadCapturedINT(void){
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af02      	add	r7, sp, #8
 8002322:	6078      	str	r0, [r7, #4]
    uint8_t data[1];
    uint8_t gpioState;

    // Request to read GPIO register
    data[0] = MCP23008_INTCAP;
 8002324:	2308      	movs	r3, #8
 8002326:	733b      	strb	r3, [r7, #12]

    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 1, HAL_MAX_DELAY);
 8002328:	f107 020c 	add.w	r2, r7, #12
 800232c:	f04f 33ff 	mov.w	r3, #4294967295
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	2301      	movs	r3, #1
 8002334:	2142      	movs	r1, #66	; 0x42
 8002336:	480e      	ldr	r0, [pc, #56]	; (8002370 <MCP23008_ReadCapturedINT+0x54>)
 8002338:	f002 fa24 	bl	8004784 <HAL_I2C_Master_Transmit>
    //HAL_Delay(10);
    // Read GPIO register
    HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &gpioState, 1, HAL_MAX_DELAY);
 800233c:	f107 020b 	add.w	r2, r7, #11
 8002340:	f04f 33ff 	mov.w	r3, #4294967295
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	2301      	movs	r3, #1
 8002348:	2142      	movs	r1, #66	; 0x42
 800234a:	4809      	ldr	r0, [pc, #36]	; (8002370 <MCP23008_ReadCapturedINT+0x54>)
 800234c:	f002 fb0e 	bl	800496c <HAL_I2C_Master_Receive>

//    DryContactStatus dryContact;
    dryContact.value = gpioState;
 8002350:	7afa      	ldrb	r2, [r7, #11]
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <MCP23008_ReadCapturedINT+0x58>)
 8002354:	701a      	strb	r2, [r3, #0]
//	dryContact.DC5 = (gpioState & (1 << 4)) ? true : false;
//	dryContact.DC6 = (gpioState & (1 << 5)) ? true : false;
//	dryContact.DC7 = (gpioState & (1 << 6)) ? true : false;
//	dryContact.DC8 = (gpioState & (1 << 7)) ? true : false;

	return dryContact;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4906      	ldr	r1, [pc, #24]	; (8002374 <MCP23008_ReadCapturedINT+0x58>)
 800235a:	461a      	mov	r2, r3
 800235c:	460b      	mov	r3, r1
 800235e:	cb03      	ldmia	r3!, {r0, r1}
 8002360:	6010      	str	r0, [r2, #0]
 8002362:	6051      	str	r1, [r2, #4]
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	7213      	strb	r3, [r2, #8]
}
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000338 	.word	0x20000338
 8002374:	200005dc 	.word	0x200005dc

08002378 <MCP23008_ConfigureInterrupts>:

void MCP23008_ConfigureInterrupts(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af02      	add	r7, sp, #8
    uint8_t data[2];

    // Enable interrupts for all GPIO pins
    data[0] = MCP23008_GPINTEN;
 800237e:	2302      	movs	r3, #2
 8002380:	713b      	strb	r3, [r7, #4]
    data[1] = 0xFF; // Enable interrupts on all pins
 8002382:	23ff      	movs	r3, #255	; 0xff
 8002384:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8002386:	1d3a      	adds	r2, r7, #4
 8002388:	f04f 33ff 	mov.w	r3, #4294967295
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2302      	movs	r3, #2
 8002390:	2142      	movs	r1, #66	; 0x42
 8002392:	4821      	ldr	r0, [pc, #132]	; (8002418 <MCP23008_ConfigureInterrupts+0xa0>)
 8002394:	f002 f9f6 	bl	8004784 <HAL_I2C_Master_Transmit>

    // Configure interrupt on change (default value) for all pins
    data[0] = MCP23008_INTCON;
 8002398:	2304      	movs	r3, #4
 800239a:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00; // Compare register is used for all pins
 800239c:	2300      	movs	r3, #0
 800239e:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 80023a0:	1d3a      	adds	r2, r7, #4
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2302      	movs	r3, #2
 80023aa:	2142      	movs	r1, #66	; 0x42
 80023ac:	481a      	ldr	r0, [pc, #104]	; (8002418 <MCP23008_ConfigureInterrupts+0xa0>)
 80023ae:	f002 f9e9 	bl	8004784 <HAL_I2C_Master_Transmit>

    // Set default values for comparison (not strictly necessary)
    data[0] = MCP23008_DEFVAL;
 80023b2:	2303      	movs	r3, #3
 80023b4:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00; // No specific default value comparison
 80023b6:	2300      	movs	r3, #0
 80023b8:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 80023ba:	1d3a      	adds	r2, r7, #4
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2302      	movs	r3, #2
 80023c4:	2142      	movs	r1, #66	; 0x42
 80023c6:	4814      	ldr	r0, [pc, #80]	; (8002418 <MCP23008_ConfigureInterrupts+0xa0>)
 80023c8:	f002 f9dc 	bl	8004784 <HAL_I2C_Master_Transmit>

    // Configure interrupt control to generate an interrupt on change
    // Assuming here the default configuration is sufficient

    // Read the current value of the IOCON register
	data[0] = MCP23008_IOCON;
 80023cc:	2305      	movs	r3, #5
 80023ce:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &data[1], 1, HAL_MAX_DELAY);
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	f04f 33ff 	mov.w	r3, #4294967295
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2301      	movs	r3, #1
 80023dc:	2142      	movs	r1, #66	; 0x42
 80023de:	480e      	ldr	r0, [pc, #56]	; (8002418 <MCP23008_ConfigureInterrupts+0xa0>)
 80023e0:	f002 fac4 	bl	800496c <HAL_I2C_Master_Receive>

	// Modify Bit 1 and Bit 2
	// Bit 1 (INTPOL) = 1 (Active High)
	// Bit 2 (Driver Output) = 0 (Keep as 0)
	data[1] = (data[1] & ~(1 << 2)) | (1 << 1);
 80023e4:	797b      	ldrb	r3, [r7, #5]
 80023e6:	b25b      	sxtb	r3, r3
 80023e8:	f023 0306 	bic.w	r3, r3, #6
 80023ec:	b25b      	sxtb	r3, r3
 80023ee:	f043 0302 	orr.w	r3, r3, #2
 80023f2:	b25b      	sxtb	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	717b      	strb	r3, [r7, #5]

	// Write the updated value back to the IOCON register
	data[0] = MCP23008_IOCON;
 80023f8:	2305      	movs	r3, #5
 80023fa:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 80023fc:	1d3a      	adds	r2, r7, #4
 80023fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	2302      	movs	r3, #2
 8002406:	2142      	movs	r1, #66	; 0x42
 8002408:	4803      	ldr	r0, [pc, #12]	; (8002418 <MCP23008_ConfigureInterrupts+0xa0>)
 800240a:	f002 f9bb 	bl	8004784 <HAL_I2C_Master_Transmit>

}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000338 	.word	0x20000338

0800241c <HAL_GPIO_EXTI_IRQHandler>:

void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	82fb      	strh	r3, [r7, #22]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <HAL_GPIO_EXTI_IRQHandler+0x60>)
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	8afb      	ldrh	r3, [r7, #22]
 800242c:	4013      	ands	r3, r2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d01c      	beq.n	800246c <HAL_GPIO_EXTI_IRQHandler+0x50>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002432:	4a12      	ldr	r2, [pc, #72]	; (800247c <HAL_GPIO_EXTI_IRQHandler+0x60>)
 8002434:	8afb      	ldrh	r3, [r7, #22]
 8002436:	60d3      	str	r3, [r2, #12]

    switch(GPIO_Pin)
 8002438:	8afb      	ldrh	r3, [r7, #22]
 800243a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800243e:	d009      	beq.n	8002454 <HAL_GPIO_EXTI_IRQHandler+0x38>
 8002440:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002444:	dc14      	bgt.n	8002470 <HAL_GPIO_EXTI_IRQHandler+0x54>
 8002446:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800244a:	d00b      	beq.n	8002464 <HAL_GPIO_EXTI_IRQHandler+0x48>
 800244c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002450:	d008      	beq.n	8002464 <HAL_GPIO_EXTI_IRQHandler+0x48>
      case SMOKE_A_Pin:
      case SMOKE_B_Pin:
    	  TxTriggers = SMOKE_SENSOR;
          break;
      default:
        break;
 8002452:	e00d      	b.n	8002470 <HAL_GPIO_EXTI_IRQHandler+0x54>
    	  MCP23008_ReadCapturedINT();
 8002454:	463b      	mov	r3, r7
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff ff60 	bl	800231c <MCP23008_ReadCapturedINT>
    	  TxTriggers = DRY_CONTACT;
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <HAL_GPIO_EXTI_IRQHandler+0x64>)
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]
          break;
 8002462:	e006      	b.n	8002472 <HAL_GPIO_EXTI_IRQHandler+0x56>
    	  TxTriggers = SMOKE_SENSOR;
 8002464:	4b06      	ldr	r3, [pc, #24]	; (8002480 <HAL_GPIO_EXTI_IRQHandler+0x64>)
 8002466:	2202      	movs	r2, #2
 8002468:	701a      	strb	r2, [r3, #0]
          break;
 800246a:	e002      	b.n	8002472 <HAL_GPIO_EXTI_IRQHandler+0x56>
    }

  }
 800246c:	bf00      	nop
 800246e:	e000      	b.n	8002472 <HAL_GPIO_EXTI_IRQHandler+0x56>
        break;
 8002470:	bf00      	nop
}
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	58000800 	.word	0x58000800
 8002480:	200004c4 	.word	0x200004c4

08002484 <ReadSmokeStatus>:

SmokeStatus ReadSmokeStatus(void)
{
 8002484:	b590      	push	{r4, r7, lr}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
    SmokeStatus smokeStatus;
    smokeStatus.pinA = HAL_GPIO_ReadPin(GPIOB, SMOKE_A_Pin);
 800248c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002490:	482e      	ldr	r0, [pc, #184]	; (800254c <ReadSmokeStatus+0xc8>)
 8002492:	f002 f8b7 	bl	8004604 <HAL_GPIO_ReadPin>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf14      	ite	ne
 800249c:	2301      	movne	r3, #1
 800249e:	2300      	moveq	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	733b      	strb	r3, [r7, #12]
    smokeStatus.pinB = HAL_GPIO_ReadPin(GPIOB, SMOKE_B_Pin);
 80024a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024a8:	4828      	ldr	r0, [pc, #160]	; (800254c <ReadSmokeStatus+0xc8>)
 80024aa:	f002 f8ab 	bl	8004604 <HAL_GPIO_ReadPin>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	bf14      	ite	ne
 80024b4:	2301      	movne	r3, #1
 80024b6:	2300      	moveq	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	737b      	strb	r3, [r7, #13]

    if (!smokeStatus.pinA && !smokeStatus.pinB) {
 80024bc:	7b3b      	ldrb	r3, [r7, #12]
 80024be:	f083 0301 	eor.w	r3, r3, #1
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <ReadSmokeStatus+0x5a>
 80024c8:	7b7b      	ldrb	r3, [r7, #13]
 80024ca:	f083 0301 	eor.w	r3, r3, #1
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d004      	beq.n	80024de <ReadSmokeStatus+0x5a>
        smokeStatus.status = "Clean";
 80024d4:	4b1e      	ldr	r3, [pc, #120]	; (8002550 <ReadSmokeStatus+0xcc>)
 80024d6:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 1;
 80024d8:	2301      	movs	r3, #1
 80024da:	753b      	strb	r3, [r7, #20]
 80024dc:	e02a      	b.n	8002534 <ReadSmokeStatus+0xb0>
    } else if (!smokeStatus.pinA && smokeStatus.pinB) {
 80024de:	7b3b      	ldrb	r3, [r7, #12]
 80024e0:	f083 0301 	eor.w	r3, r3, #1
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d007      	beq.n	80024fa <ReadSmokeStatus+0x76>
 80024ea:	7b7b      	ldrb	r3, [r7, #13]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d004      	beq.n	80024fa <ReadSmokeStatus+0x76>
        smokeStatus.status = "Light Pollution";
 80024f0:	4b18      	ldr	r3, [pc, #96]	; (8002554 <ReadSmokeStatus+0xd0>)
 80024f2:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 2;
 80024f4:	2302      	movs	r3, #2
 80024f6:	753b      	strb	r3, [r7, #20]
 80024f8:	e01c      	b.n	8002534 <ReadSmokeStatus+0xb0>
    } else if (smokeStatus.pinA && !smokeStatus.pinB) {
 80024fa:	7b3b      	ldrb	r3, [r7, #12]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <ReadSmokeStatus+0x92>
 8002500:	7b7b      	ldrb	r3, [r7, #13]
 8002502:	f083 0301 	eor.w	r3, r3, #1
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d004      	beq.n	8002516 <ReadSmokeStatus+0x92>
        smokeStatus.status = "Moderate Pollution";
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <ReadSmokeStatus+0xd4>)
 800250e:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 3;
 8002510:	2303      	movs	r3, #3
 8002512:	753b      	strb	r3, [r7, #20]
 8002514:	e00e      	b.n	8002534 <ReadSmokeStatus+0xb0>
    } else if (smokeStatus.pinA && smokeStatus.pinB) {
 8002516:	7b3b      	ldrb	r3, [r7, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d007      	beq.n	800252c <ReadSmokeStatus+0xa8>
 800251c:	7b7b      	ldrb	r3, [r7, #13]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d004      	beq.n	800252c <ReadSmokeStatus+0xa8>
        smokeStatus.status = "Severe Pollution";
 8002522:	4b0e      	ldr	r3, [pc, #56]	; (800255c <ReadSmokeStatus+0xd8>)
 8002524:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 4;
 8002526:	2304      	movs	r3, #4
 8002528:	753b      	strb	r3, [r7, #20]
 800252a:	e003      	b.n	8002534 <ReadSmokeStatus+0xb0>
    } else {
        smokeStatus.status = "Unknown"; // Fallback case, should not occur
 800252c:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <ReadSmokeStatus+0xdc>)
 800252e:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	753b      	strb	r3, [r7, #20]
    }

    return smokeStatus;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	461c      	mov	r4, r3
 8002538:	f107 030c 	add.w	r3, r7, #12
 800253c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002540:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	371c      	adds	r7, #28
 8002548:	46bd      	mov	sp, r7
 800254a:	bd90      	pop	{r4, r7, pc}
 800254c:	48000400 	.word	0x48000400
 8002550:	0800e374 	.word	0x0800e374
 8002554:	0800e37c 	.word	0x0800e37c
 8002558:	0800e38c 	.word	0x0800e38c
 800255c:	0800e3a0 	.word	0x0800e3a0
 8002560:	0800e3b4 	.word	0x0800e3b4

08002564 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

	  if (huart->Instance == USART1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a6f      	ldr	r2, [pc, #444]	; (8002730 <HAL_UART_RxCpltCallback+0x1cc>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10c      	bne.n	8002590 <HAL_UART_RxCpltCallback+0x2c>
	  {
		  Modbus_RxCallback(&ModbusResp);
 8002576:	486f      	ldr	r0, [pc, #444]	; (8002734 <HAL_UART_RxCpltCallback+0x1d0>)
 8002578:	f7ff f89c 	bl	80016b4 <Modbus_RxCallback>
		  HAL_UART_Receive_IT(&huart1, (uint8_t *)(ModbusResp.buffer + ModbusResp.rxIndex), 1);
 800257c:	4b6d      	ldr	r3, [pc, #436]	; (8002734 <HAL_UART_RxCpltCallback+0x1d0>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b6d      	ldr	r3, [pc, #436]	; (8002738 <HAL_UART_RxCpltCallback+0x1d4>)
 8002584:	4413      	add	r3, r2
 8002586:	2201      	movs	r2, #1
 8002588:	4619      	mov	r1, r3
 800258a:	486c      	ldr	r0, [pc, #432]	; (800273c <HAL_UART_RxCpltCallback+0x1d8>)
 800258c:	f005 f916 	bl	80077bc <HAL_UART_Receive_IT>
	  }

	  if (huart->Instance == LPUART1) {
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a6a      	ldr	r2, [pc, #424]	; (8002740 <HAL_UART_RxCpltCallback+0x1dc>)
 8002596:	4293      	cmp	r3, r2
 8002598:	f040 80c5 	bne.w	8002726 <HAL_UART_RxCpltCallback+0x1c2>
		  // Handle received data
		  uint8_t receivedData = huart->pRxBuffPtr[-1]; // Last received byte
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80025a4:	73fb      	strb	r3, [r7, #15]

		  if(lpuartState != UART_IDLE){
 80025a6:	4b67      	ldr	r3, [pc, #412]	; (8002744 <HAL_UART_RxCpltCallback+0x1e0>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80b4 	beq.w	8002718 <HAL_UART_RxCpltCallback+0x1b4>
			  // Store received data in buffer
			  responseBuffer[bufferIndex++] = receivedData;
 80025b0:	4b65      	ldr	r3, [pc, #404]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80025b2:	881b      	ldrh	r3, [r3, #0]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	b291      	uxth	r1, r2
 80025b8:	4a63      	ldr	r2, [pc, #396]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80025ba:	8011      	strh	r1, [r2, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	4a63      	ldr	r2, [pc, #396]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
 80025c2:	5453      	strb	r3, [r2, r1]
			  mcuResetMillis = HAL_GetTick();
 80025c4:	f001 fc8a 	bl	8003edc <HAL_GetTick>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4a61      	ldr	r2, [pc, #388]	; (8002750 <HAL_UART_RxCpltCallback+0x1ec>)
 80025cc:	6013      	str	r3, [r2, #0]
			  // Check if the buffer is full or if the received character is \r or \n
			  if (receivedData == '\r' || receivedData == '\n' || bufferIndex >= MAX_UART_BUFFER_SIZE) {
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	2b0d      	cmp	r3, #13
 80025d2:	d008      	beq.n	80025e6 <HAL_UART_RxCpltCallback+0x82>
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
 80025d6:	2b0a      	cmp	r3, #10
 80025d8:	d005      	beq.n	80025e6 <HAL_UART_RxCpltCallback+0x82>
 80025da:	4b5b      	ldr	r3, [pc, #364]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80025e2:	f0c0 8099 	bcc.w	8002718 <HAL_UART_RxCpltCallback+0x1b4>
				  //responseBuffer[bufferIndex] = '\r'; // Null-terminate the string
				  //printf("Received: %s\n", responseBuffer);
				  switch(lpuartState){
 80025e6:	4b57      	ldr	r3, [pc, #348]	; (8002744 <HAL_UART_RxCpltCallback+0x1e0>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b05      	cmp	r3, #5
 80025ec:	f200 8091 	bhi.w	8002712 <HAL_UART_RxCpltCallback+0x1ae>
 80025f0:	a201      	add	r2, pc, #4	; (adr r2, 80025f8 <HAL_UART_RxCpltCallback+0x94>)
 80025f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f6:	bf00      	nop
 80025f8:	08002713 	.word	0x08002713
 80025fc:	08002611 	.word	0x08002611
 8002600:	08002627 	.word	0x08002627
 8002604:	08002653 	.word	0x08002653
 8002608:	08002669 	.word	0x08002669
 800260c:	080026a7 	.word	0x080026a7
				  case AT_RESPONSE_CAPTURE_OK:
					  if (strstr(responseBuffer, "OK") != NULL) {
 8002610:	4950      	ldr	r1, [pc, #320]	; (8002754 <HAL_UART_RxCpltCallback+0x1f0>)
 8002612:	484e      	ldr	r0, [pc, #312]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 8002614:	f008 f8ff 	bl	800a816 <strstr>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d070      	beq.n	8002700 <HAL_UART_RxCpltCallback+0x19c>
						  //printf("OK RECEIVED\r\n");
						  responseReceived = true;
 800261e:	4b4e      	ldr	r3, [pc, #312]	; (8002758 <HAL_UART_RxCpltCallback+0x1f4>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
					  }
					  break;
 8002624:	e06c      	b.n	8002700 <HAL_UART_RxCpltCallback+0x19c>
				  case AT_RESPONSE_CAPTURE_NVM_STORED:
					  if (strstr(responseBuffer, "NVM DATA STORED") != NULL) {
 8002626:	494d      	ldr	r1, [pc, #308]	; (800275c <HAL_UART_RxCpltCallback+0x1f8>)
 8002628:	4848      	ldr	r0, [pc, #288]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 800262a:	f008 f8f4 	bl	800a816 <strstr>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <HAL_UART_RxCpltCallback+0xd8>
						  responseReceived = true;
 8002634:	4b48      	ldr	r3, [pc, #288]	; (8002758 <HAL_UART_RxCpltCallback+0x1f4>)
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
					  }
					  else if (strstr(responseBuffer, "NVM DATA UP TO DATE") != NULL) {
						  responseReceived = true;
						  //printf("STORE OK RECEIVED\r\n");
					  }
					  break;
 800263a:	e063      	b.n	8002704 <HAL_UART_RxCpltCallback+0x1a0>
					  else if (strstr(responseBuffer, "NVM DATA UP TO DATE") != NULL) {
 800263c:	4948      	ldr	r1, [pc, #288]	; (8002760 <HAL_UART_RxCpltCallback+0x1fc>)
 800263e:	4843      	ldr	r0, [pc, #268]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 8002640:	f008 f8e9 	bl	800a816 <strstr>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d05c      	beq.n	8002704 <HAL_UART_RxCpltCallback+0x1a0>
						  responseReceived = true;
 800264a:	4b43      	ldr	r3, [pc, #268]	; (8002758 <HAL_UART_RxCpltCallback+0x1f4>)
 800264c:	2201      	movs	r2, #1
 800264e:	701a      	strb	r2, [r3, #0]
					  break;
 8002650:	e058      	b.n	8002704 <HAL_UART_RxCpltCallback+0x1a0>
				  case AT_RESPONSE_CAPTURE_RESET:
					  if (strstr(responseBuffer, "APPLICATION_VERSION") != NULL) {
 8002652:	4944      	ldr	r1, [pc, #272]	; (8002764 <HAL_UART_RxCpltCallback+0x200>)
 8002654:	483d      	ldr	r0, [pc, #244]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 8002656:	f008 f8de 	bl	800a816 <strstr>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d053      	beq.n	8002708 <HAL_UART_RxCpltCallback+0x1a4>
						  responseReceived = true;
 8002660:	4b3d      	ldr	r3, [pc, #244]	; (8002758 <HAL_UART_RxCpltCallback+0x1f4>)
 8002662:	2201      	movs	r2, #1
 8002664:	701a      	strb	r2, [r3, #0]
						  //printf("RESET RECEIVED\r\n");
					  }
					  break;
 8002666:	e04f      	b.n	8002708 <HAL_UART_RxCpltCallback+0x1a4>
				  case AT_RESPONSE_CAPTURE_JOIN:
				  {
					  if (strstr(responseBuffer, "EVT:JOINED") != NULL) {
 8002668:	493f      	ldr	r1, [pc, #252]	; (8002768 <HAL_UART_RxCpltCallback+0x204>)
 800266a:	4838      	ldr	r0, [pc, #224]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 800266c:	f008 f8d3 	bl	800a816 <strstr>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <HAL_UART_RxCpltCallback+0x126>
						  responseReceived = true;
 8002676:	4b38      	ldr	r3, [pc, #224]	; (8002758 <HAL_UART_RxCpltCallback+0x1f4>)
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
						  hasJoinedNetwork = true;
 800267c:	4b3b      	ldr	r3, [pc, #236]	; (800276c <HAL_UART_RxCpltCallback+0x208>)
 800267e:	2201      	movs	r2, #1
 8002680:	701a      	strb	r2, [r3, #0]
						  //printf("EVENT JOINED\r\n");
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
						  bufferIndex = 0;
 8002682:	4b31      	ldr	r3, [pc, #196]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 8002684:	2200      	movs	r2, #0
 8002686:	801a      	strh	r2, [r3, #0]
						  hasJoinedNetwork = false;
						  //printf("EVENT JOIN FAILED\r\n");
						  bufferIndex = 0;
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
					  }
					  break;
 8002688:	e040      	b.n	800270c <HAL_UART_RxCpltCallback+0x1a8>
					  else if (strstr(responseBuffer, "EVT:JOIN FAILED") != NULL) {
 800268a:	4939      	ldr	r1, [pc, #228]	; (8002770 <HAL_UART_RxCpltCallback+0x20c>)
 800268c:	482f      	ldr	r0, [pc, #188]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 800268e:	f008 f8c2 	bl	800a816 <strstr>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d039      	beq.n	800270c <HAL_UART_RxCpltCallback+0x1a8>
						  hasJoinedNetwork = false;
 8002698:	4b34      	ldr	r3, [pc, #208]	; (800276c <HAL_UART_RxCpltCallback+0x208>)
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
						  bufferIndex = 0;
 800269e:	4b2a      	ldr	r3, [pc, #168]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	801a      	strh	r2, [r3, #0]
					  break;
 80026a4:	e032      	b.n	800270c <HAL_UART_RxCpltCallback+0x1a8>
				  }
				  case AT_RESPONSE_CAPTURE_SEND_OK:
					  if (strstr(responseBuffer, "NO_NETWORK_JOINED") != NULL) {
 80026a6:	4933      	ldr	r1, [pc, #204]	; (8002774 <HAL_UART_RxCpltCallback+0x210>)
 80026a8:	4828      	ldr	r0, [pc, #160]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 80026aa:	f008 f8b4 	bl	800a816 <strstr>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_UART_RxCpltCallback+0x158>
						 bufferIndex = 0;
 80026b4:	4b24      	ldr	r3, [pc, #144]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	801a      	strh	r2, [r3, #0]
						  isDownlinkReceived = true;
						  downlinkBufferLen = bufferIndex;
						  memcpy(downlinkBuffer, responseBuffer, bufferIndex);
					  }

					  break;
 80026ba:	e029      	b.n	8002710 <HAL_UART_RxCpltCallback+0x1ac>
					  else if (strstr(responseBuffer, "OK") != NULL) {
 80026bc:	4925      	ldr	r1, [pc, #148]	; (8002754 <HAL_UART_RxCpltCallback+0x1f0>)
 80026be:	4823      	ldr	r0, [pc, #140]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 80026c0:	f008 f8a9 	bl	800a816 <strstr>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_UART_RxCpltCallback+0x16e>
						  bufferIndex = 0;
 80026ca:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	801a      	strh	r2, [r3, #0]
					  break;
 80026d0:	e01e      	b.n	8002710 <HAL_UART_RxCpltCallback+0x1ac>
					  else if (strstr(responseBuffer, "+EVT:5:") != NULL) {
 80026d2:	4929      	ldr	r1, [pc, #164]	; (8002778 <HAL_UART_RxCpltCallback+0x214>)
 80026d4:	481d      	ldr	r0, [pc, #116]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 80026d6:	f008 f89e 	bl	800a816 <strstr>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d017      	beq.n	8002710 <HAL_UART_RxCpltCallback+0x1ac>
						  isDownlinkReceived = true;
 80026e0:	4b26      	ldr	r3, [pc, #152]	; (800277c <HAL_UART_RxCpltCallback+0x218>)
 80026e2:	2201      	movs	r2, #1
 80026e4:	701a      	strb	r2, [r3, #0]
						  downlinkBufferLen = bufferIndex;
 80026e6:	4b18      	ldr	r3, [pc, #96]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	4b24      	ldr	r3, [pc, #144]	; (8002780 <HAL_UART_RxCpltCallback+0x21c>)
 80026ee:	701a      	strb	r2, [r3, #0]
						  memcpy(downlinkBuffer, responseBuffer, bufferIndex);
 80026f0:	4b15      	ldr	r3, [pc, #84]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	4915      	ldr	r1, [pc, #84]	; (800274c <HAL_UART_RxCpltCallback+0x1e8>)
 80026f8:	4822      	ldr	r0, [pc, #136]	; (8002784 <HAL_UART_RxCpltCallback+0x220>)
 80026fa:	f007 f80d 	bl	8009718 <memcpy>
					  break;
 80026fe:	e007      	b.n	8002710 <HAL_UART_RxCpltCallback+0x1ac>
					  break;
 8002700:	bf00      	nop
 8002702:	e006      	b.n	8002712 <HAL_UART_RxCpltCallback+0x1ae>
					  break;
 8002704:	bf00      	nop
 8002706:	e004      	b.n	8002712 <HAL_UART_RxCpltCallback+0x1ae>
					  break;
 8002708:	bf00      	nop
 800270a:	e002      	b.n	8002712 <HAL_UART_RxCpltCallback+0x1ae>
					  break;
 800270c:	bf00      	nop
 800270e:	e000      	b.n	8002712 <HAL_UART_RxCpltCallback+0x1ae>
					  break;
 8002710:	bf00      	nop
					  // do nothing for now
					  break;
				  }

				  // Clear the buffer and reset index
				  bufferIndex = 0;
 8002712:	4b0d      	ldr	r3, [pc, #52]	; (8002748 <HAL_UART_RxCpltCallback+0x1e4>)
 8002714:	2200      	movs	r2, #0
 8002716:	801a      	strh	r2, [r3, #0]
//				  bufferIndex = 0; // Reset buffer after handling event
//			  }
//		  }

		  // Restart reception
		  HAL_UART_Receive_IT(huart, huart->pRxBuffPtr, 1);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271c:	2201      	movs	r2, #1
 800271e:	4619      	mov	r1, r3
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f005 f84b 	bl	80077bc <HAL_UART_Receive_IT>
	  }

}
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40013800 	.word	0x40013800
 8002734:	200004c8 	.word	0x200004c8
 8002738:	200004ca 	.word	0x200004ca
 800273c:	20000430 	.word	0x20000430
 8002740:	40008000 	.word	0x40008000
 8002744:	200005bc 	.word	0x200005bc
 8002748:	200006b0 	.word	0x200006b0
 800274c:	200005e8 	.word	0x200005e8
 8002750:	200005cc 	.word	0x200005cc
 8002754:	0800e3bc 	.word	0x0800e3bc
 8002758:	200005e5 	.word	0x200005e5
 800275c:	0800e3c0 	.word	0x0800e3c0
 8002760:	0800e3d0 	.word	0x0800e3d0
 8002764:	0800e3e4 	.word	0x0800e3e4
 8002768:	0800e3f8 	.word	0x0800e3f8
 800276c:	200005bd 	.word	0x200005bd
 8002770:	0800e404 	.word	0x0800e404
 8002774:	0800e414 	.word	0x0800e414
 8002778:	0800e428 	.word	0x0800e428
 800277c:	200006b2 	.word	0x200006b2
 8002780:	200006b3 	.word	0x200006b3
 8002784:	2000064c 	.word	0x2000064c

08002788 <WDTReset>:

void WDTReset(void){
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WDT_DONE_GPIO_Port, WDT_DONE_Pin, GPIO_PIN_SET);
 800278c:	2201      	movs	r2, #1
 800278e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002792:	4807      	ldr	r0, [pc, #28]	; (80027b0 <WDTReset+0x28>)
 8002794:	f001 ff4e 	bl	8004634 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002798:	2001      	movs	r0, #1
 800279a:	f001 fbb7 	bl	8003f0c <HAL_Delay>
	HAL_GPIO_WritePin(WDT_DONE_GPIO_Port, WDT_DONE_Pin, GPIO_PIN_RESET);
 800279e:	2200      	movs	r2, #0
 80027a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027a4:	4802      	ldr	r0, [pc, #8]	; (80027b0 <WDTReset+0x28>)
 80027a6:	f001 ff45 	bl	8004634 <HAL_GPIO_WritePin>
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	48000400 	.word	0x48000400

080027b4 <dataToByteArray>:
    }
    printf("\r\n");
}

// Function to convert data to byte array
uint8_t dataToByteArray(void *input, uint8_t *output, DataType type) {
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	4613      	mov	r3, r2
 80027c0:	71fb      	strb	r3, [r7, #7]
    uint8_t size = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	75fb      	strb	r3, [r7, #23]
    switch (type) {
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	2b06      	cmp	r3, #6
 80027ca:	d849      	bhi.n	8002860 <dataToByteArray+0xac>
 80027cc:	a201      	add	r2, pc, #4	; (adr r2, 80027d4 <dataToByteArray+0x20>)
 80027ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d2:	bf00      	nop
 80027d4:	080027f1 	.word	0x080027f1
 80027d8:	080027ff 	.word	0x080027ff
 80027dc:	0800280f 	.word	0x0800280f
 80027e0:	0800281f 	.word	0x0800281f
 80027e4:	08002831 	.word	0x08002831
 80027e8:	08002841 	.word	0x08002841
 80027ec:	08002851 	.word	0x08002851
        case TYPE_UINT8:
            output[0] = *((uint8_t*)input);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	781a      	ldrb	r2, [r3, #0]
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	701a      	strb	r2, [r3, #0]
            size = sizeof(uint8_t);
 80027f8:	2301      	movs	r3, #1
 80027fa:	75fb      	strb	r3, [r7, #23]
            break;
 80027fc:	e031      	b.n	8002862 <dataToByteArray+0xae>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	b29a      	uxth	r2, r3
        case TYPE_UINT16:
            memcpy(output, input, sizeof(uint16_t));
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	801a      	strh	r2, [r3, #0]
            size = sizeof(uint16_t);
 8002808:	2302      	movs	r3, #2
 800280a:	75fb      	strb	r3, [r7, #23]
            break;
 800280c:	e029      	b.n	8002862 <dataToByteArray+0xae>
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	461a      	mov	r2, r3
        case TYPE_UINT32:
            memcpy(output, input, sizeof(uint32_t));
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	601a      	str	r2, [r3, #0]
            size = sizeof(uint32_t);
 8002818:	2304      	movs	r3, #4
 800281a:	75fb      	strb	r3, [r7, #23]
            break;
 800281c:	e021      	b.n	8002862 <dataToByteArray+0xae>
        case TYPE_INT8:
            output[0] = *((int8_t*)input);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f993 3000 	ldrsb.w	r3, [r3]
 8002824:	b2da      	uxtb	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	701a      	strb	r2, [r3, #0]
            size = sizeof(int8_t);
 800282a:	2301      	movs	r3, #1
 800282c:	75fb      	strb	r3, [r7, #23]
            break;
 800282e:	e018      	b.n	8002862 <dataToByteArray+0xae>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	881b      	ldrh	r3, [r3, #0]
 8002834:	b29a      	uxth	r2, r3
        case TYPE_INT16:
            memcpy(output, input, sizeof(int16_t));
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	801a      	strh	r2, [r3, #0]
            size = sizeof(int16_t);
 800283a:	2302      	movs	r3, #2
 800283c:	75fb      	strb	r3, [r7, #23]
            break;
 800283e:	e010      	b.n	8002862 <dataToByteArray+0xae>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	461a      	mov	r2, r3
        case TYPE_INT32:
            memcpy(output, input, sizeof(int32_t));
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	601a      	str	r2, [r3, #0]
            size = sizeof(int32_t);
 800284a:	2304      	movs	r3, #4
 800284c:	75fb      	strb	r3, [r7, #23]
            break;
 800284e:	e008      	b.n	8002862 <dataToByteArray+0xae>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
        case TYPE_FLOAT:
            memcpy(output, input, sizeof(float));
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	601a      	str	r2, [r3, #0]
            size = sizeof(float);
 800285a:	2304      	movs	r3, #4
 800285c:	75fb      	strb	r3, [r7, #23]
            break;
 800285e:	e000      	b.n	8002862 <dataToByteArray+0xae>
        default:
        	break;
 8002860:	bf00      	nop
    }
    return size;
 8002862:	7dfb      	ldrb	r3, [r7, #23]
}
 8002864:	4618      	mov	r0, r3
 8002866:	371c      	adds	r7, #28
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <generatePayload>:


// Function to generate the payload
bool generatePayload(void **inputs, DataType *types, uint8_t itemCount, MessageType msgType, TxPayload *payload) {
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	4611      	mov	r1, r2
 800287c:	461a      	mov	r2, r3
 800287e:	460b      	mov	r3, r1
 8002880:	71fb      	strb	r3, [r7, #7]
 8002882:	4613      	mov	r3, r2
 8002884:	71bb      	strb	r3, [r7, #6]
    if (inputs == NULL || types == NULL || itemCount == 0 || itemCount > MAX_LORA_PAYLOAD_BUFFER_SIZE) {
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <generatePayload+0x2e>
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d005      	beq.n	800289e <generatePayload+0x2e>
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d002      	beq.n	800289e <generatePayload+0x2e>
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	2b32      	cmp	r3, #50	; 0x32
 800289c:	d901      	bls.n	80028a2 <generatePayload+0x32>
        return false;
 800289e:	2300      	movs	r3, #0
 80028a0:	e033      	b.n	800290a <generatePayload+0x9a>
    }

    payload->msgType = msgType;
 80028a2:	6a3b      	ldr	r3, [r7, #32]
 80028a4:	79ba      	ldrb	r2, [r7, #6]
 80028a6:	701a      	strb	r2, [r3, #0]
    payload->buffer[0] = msgType;
 80028a8:	6a3b      	ldr	r3, [r7, #32]
 80028aa:	79ba      	ldrb	r2, [r7, #6]
 80028ac:	705a      	strb	r2, [r3, #1]
    uint8_t index = 1;
 80028ae:	2301      	movs	r3, #1
 80028b0:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = 0; i < itemCount; ++i) {
 80028b2:	2300      	movs	r3, #0
 80028b4:	75bb      	strb	r3, [r7, #22]
 80028b6:	e01f      	b.n	80028f8 <generatePayload+0x88>
        uint8_t size = dataToByteArray(inputs[i], &payload->buffer[index], types[i]);
 80028b8:	7dbb      	ldrb	r3, [r7, #22]
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	4413      	add	r3, r2
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
 80028c4:	6a3a      	ldr	r2, [r7, #32]
 80028c6:	4413      	add	r3, r2
 80028c8:	1c59      	adds	r1, r3, #1
 80028ca:	7dbb      	ldrb	r3, [r7, #22]
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	4413      	add	r3, r2
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	f7ff ff6e 	bl	80027b4 <dataToByteArray>
 80028d8:	4603      	mov	r3, r0
 80028da:	757b      	strb	r3, [r7, #21]
        if (index + size > MAX_LORA_PAYLOAD_BUFFER_SIZE) {
 80028dc:	7dfa      	ldrb	r2, [r7, #23]
 80028de:	7d7b      	ldrb	r3, [r7, #21]
 80028e0:	4413      	add	r3, r2
 80028e2:	2b32      	cmp	r3, #50	; 0x32
 80028e4:	dd01      	ble.n	80028ea <generatePayload+0x7a>
            return false; // Exceeds maximum buffer size
 80028e6:	2300      	movs	r3, #0
 80028e8:	e00f      	b.n	800290a <generatePayload+0x9a>
        }
        index += size;
 80028ea:	7dfa      	ldrb	r2, [r7, #23]
 80028ec:	7d7b      	ldrb	r3, [r7, #21]
 80028ee:	4413      	add	r3, r2
 80028f0:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < itemCount; ++i) {
 80028f2:	7dbb      	ldrb	r3, [r7, #22]
 80028f4:	3301      	adds	r3, #1
 80028f6:	75bb      	strb	r3, [r7, #22]
 80028f8:	7dba      	ldrb	r2, [r7, #22]
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3db      	bcc.n	80028b8 <generatePayload+0x48>
    }

    payload->length = index;
 8002900:	6a3b      	ldr	r3, [r7, #32]
 8002902:	7dfa      	ldrb	r2, [r7, #23]
 8002904:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
    return true;
 8002908:	2301      	movs	r3, #1
}
 800290a:	4618      	mov	r0, r3
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <generateUnscheduledTxPayload>:

bool generateUnscheduledTxPayload(Sensors sensors, TxPayload *payload){
 8002914:	b084      	sub	sp, #16
 8002916:	b580      	push	{r7, lr}
 8002918:	b08c      	sub	sp, #48	; 0x30
 800291a:	af02      	add	r7, sp, #8
 800291c:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8002920:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	MessageType msgType = UNSCHEDULED_TRANSMISSION;
 8002924:	2301      	movs	r3, #1
 8002926:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	void *inputs[] = {&sensors.sht40.temperature, &sensors.sht40.humidity, &sensors.dryContact.value, &sensors.smoke.level, &sensors.leak.state, &sensors.accel.status};
 800292a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002940:	61bb      	str	r3, [r7, #24]
 8002942:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002946:	61fb      	str	r3, [r7, #28]
 8002948:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800294c:	623b      	str	r3, [r7, #32]
	DataType types[] = { TYPE_FLOAT, TYPE_FLOAT, TYPE_UINT8, TYPE_UINT8, TYPE_UINT8, TYPE_UINT8};
 800294e:	4a0f      	ldr	r2, [pc, #60]	; (800298c <generateUnscheduledTxPayload+0x78>)
 8002950:	1d3b      	adds	r3, r7, #4
 8002952:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002956:	6018      	str	r0, [r3, #0]
 8002958:	3304      	adds	r3, #4
 800295a:	8019      	strh	r1, [r3, #0]

	bool ret = generatePayload(inputs, types, sizeof(inputs) / sizeof(void*), msgType, payload);
 800295c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002960:	1d39      	adds	r1, r7, #4
 8002962:	f107 000c 	add.w	r0, r7, #12
 8002966:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	2206      	movs	r2, #6
 8002970:	f7ff ff7e 	bl	8002870 <generatePayload>
 8002974:	4603      	mov	r3, r0
 8002976:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	else{
		printf("Failed to generate payload\n");
	}
#endif

	return ret;
 800297a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
}
 800297e:	4618      	mov	r0, r3
 8002980:	3728      	adds	r7, #40	; 0x28
 8002982:	46bd      	mov	sp, r7
 8002984:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002988:	b004      	add	sp, #16
 800298a:	4770      	bx	lr
 800298c:	0800e460 	.word	0x0800e460

08002990 <generateHeartbeatTxPayload>:

bool generateHeartbeatTxPayload(Sensors sensors, TxPayload *payload){
 8002990:	b084      	sub	sp, #16
 8002992:	b580      	push	{r7, lr}
 8002994:	b090      	sub	sp, #64	; 0x40
 8002996:	af02      	add	r7, sp, #8
 8002998:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 800299c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	MessageType msgType = HEARTBEAT;
 80029a0:	2300      	movs	r3, #0
 80029a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	void *inputs[] = {&sensors.sht40.temperature, &sensors.sht40.humidity, &sensors.dryContact.value,
 80029a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029bc:	61fb      	str	r3, [r7, #28]
 80029be:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80029c2:	623b      	str	r3, [r7, #32]
 80029c4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80029d0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029d6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80029da:	633b      	str	r3, [r7, #48]	; 0x30
					  &sensors.smoke.level, &sensors.ltc4015.VIN, &sensors.ltc4015.VBAT, &sensors.ltc4015.VSYS, &sensors.leak.state, &sensors.accel.status};

	DataType types[] = { TYPE_FLOAT, TYPE_FLOAT, TYPE_UINT8, TYPE_UINT8, TYPE_FLOAT, TYPE_FLOAT, TYPE_FLOAT, TYPE_UINT8, TYPE_UINT8};
 80029dc:	4a0e      	ldr	r2, [pc, #56]	; (8002a18 <generateHeartbeatTxPayload+0x88>)
 80029de:	1d3b      	adds	r3, r7, #4
 80029e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80029e2:	c303      	stmia	r3!, {r0, r1}
 80029e4:	701a      	strb	r2, [r3, #0]

	bool ret = generatePayload(inputs, types, sizeof(inputs) / sizeof(void*), msgType, payload);
 80029e6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80029ea:	1d39      	adds	r1, r7, #4
 80029ec:	f107 0010 	add.w	r0, r7, #16
 80029f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	4613      	mov	r3, r2
 80029f8:	2209      	movs	r2, #9
 80029fa:	f7ff ff39 	bl	8002870 <generatePayload>
 80029fe:	4603      	mov	r3, r0
 8002a00:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	else{
		printf("Failed to generate payload\n");
	}
#endif

	return ret;
 8002a04:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3738      	adds	r7, #56	; 0x38
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a12:	b004      	add	sp, #16
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	0800e468 	.word	0x0800e468

08002a1c <setLoraCredentials>:
		break;
	}

}

bool setLoraCredentials(void){
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0

	if(!sendATCommand(AT_SET_DEVEUI, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002a20:	2201      	movs	r2, #1
 8002a22:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a26:	4838      	ldr	r0, [pc, #224]	; (8002b08 <setLoraCredentials+0xec>)
 8002a28:	f000 f944 	bl	8002cb4 <sendATCommand>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	f083 0301 	eor.w	r3, r3, #1
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <setLoraCredentials+0x20>
		return false;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	e062      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPEUI, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a42:	4832      	ldr	r0, [pc, #200]	; (8002b0c <setLoraCredentials+0xf0>)
 8002a44:	f000 f936 	bl	8002cb4 <sendATCommand>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f083 0301 	eor.w	r3, r3, #1
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <setLoraCredentials+0x3c>
		return false;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e054      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a5e:	482c      	ldr	r0, [pc, #176]	; (8002b10 <setLoraCredentials+0xf4>)
 8002a60:	f000 f928 	bl	8002cb4 <sendATCommand>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f083 0301 	eor.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <setLoraCredentials+0x58>
		return false;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e046      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_NWKKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002a74:	2201      	movs	r2, #1
 8002a76:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a7a:	4826      	ldr	r0, [pc, #152]	; (8002b14 <setLoraCredentials+0xf8>)
 8002a7c:	f000 f91a 	bl	8002cb4 <sendATCommand>
 8002a80:	4603      	mov	r3, r0
 8002a82:	f083 0301 	eor.w	r3, r3, #1
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <setLoraCredentials+0x74>
		return false;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e038      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPSKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002a90:	2201      	movs	r2, #1
 8002a92:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a96:	4820      	ldr	r0, [pc, #128]	; (8002b18 <setLoraCredentials+0xfc>)
 8002a98:	f000 f90c 	bl	8002cb4 <sendATCommand>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	f083 0301 	eor.w	r3, r3, #1
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <setLoraCredentials+0x90>
		return false;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	e02a      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_NWKSKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002aac:	2201      	movs	r2, #1
 8002aae:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002ab2:	481a      	ldr	r0, [pc, #104]	; (8002b1c <setLoraCredentials+0x100>)
 8002ab4:	f000 f8fe 	bl	8002cb4 <sendATCommand>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	f083 0301 	eor.w	r3, r3, #1
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <setLoraCredentials+0xac>
		return false;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e01c      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_ADR, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002ace:	4814      	ldr	r0, [pc, #80]	; (8002b20 <setLoraCredentials+0x104>)
 8002ad0:	f000 f8f0 	bl	8002cb4 <sendATCommand>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	f083 0301 	eor.w	r3, r3, #1
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <setLoraCredentials+0xc8>
		return false;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e00e      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SAVE_TO_FLASH, 2000, AT_RESPONSE_CAPTURE_NVM_STORED)){
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002aea:	480e      	ldr	r0, [pc, #56]	; (8002b24 <setLoraCredentials+0x108>)
 8002aec:	f000 f8e2 	bl	8002cb4 <sendATCommand>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f083 0301 	eor.w	r3, r3, #1
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <setLoraCredentials+0xe4>
		return false;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <setLoraCredentials+0xe6>
	}
	return true;
 8002b00:	2301      	movs	r3, #1
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	0800e478 	.word	0x0800e478
 8002b0c:	0800e49c 	.word	0x0800e49c
 8002b10:	0800e4c0 	.word	0x0800e4c0
 8002b14:	0800e4fc 	.word	0x0800e4fc
 8002b18:	0800e538 	.word	0x0800e538
 8002b1c:	0800e578 	.word	0x0800e578
 8002b20:	0800e5b8 	.word	0x0800e5b8
 8002b24:	0800e5c4 	.word	0x0800e5c4

08002b28 <joinNetwork>:

bool joinNetwork(void){
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
	if(!sendATCommand(AT_JOIN_OTAA, 20000, AT_RESPONSE_CAPTURE_JOIN)){
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	f644 6120 	movw	r1, #20000	; 0x4e20
 8002b32:	4808      	ldr	r0, [pc, #32]	; (8002b54 <joinNetwork+0x2c>)
 8002b34:	f000 f8be 	bl	8002cb4 <sendATCommand>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f083 0301 	eor.w	r3, r3, #1
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <joinNetwork+0x24>
		HAL_NVIC_SystemReset();
 8002b44:	f001 fb1f 	bl	8004186 <HAL_NVIC_SystemReset>
		return false;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e000      	b.n	8002b4e <joinNetwork+0x26>
	}
	return true;
 8002b4c:	2301      	movs	r3, #1
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	0800e5cc 	.word	0x0800e5cc

08002b58 <sendToLora>:

    return result;
}


bool sendToLora(uint8_t portNumber, bool isConfirmedUplink, TxPayload payload){
 8002b58:	b082      	sub	sp, #8
 8002b5a:	b590      	push	{r4, r7, lr}
 8002b5c:	b08b      	sub	sp, #44	; 0x2c
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002b64:	e884 000c 	stmia.w	r4, {r2, r3}
 8002b68:	4603      	mov	r3, r0
 8002b6a:	71fb      	strb	r3, [r7, #7]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	71bb      	strb	r3, [r7, #6]
	// Base command string
	const char *AT_SEND_ = "AT+SEND=";
 8002b70:	4b4b      	ldr	r3, [pc, #300]	; (8002ca0 <sendToLora+0x148>)
 8002b72:	623b      	str	r3, [r7, #32]

	// Convert portNumber and isConfirmedUplink to strings
	char portNumberStr[4]; // Assuming portNumber won't exceed 3 digits
	snprintf(portNumberStr, sizeof(portNumberStr), "%d", portNumber);
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	f107 0010 	add.w	r0, r7, #16
 8002b7a:	4a4a      	ldr	r2, [pc, #296]	; (8002ca4 <sendToLora+0x14c>)
 8002b7c:	2104      	movs	r1, #4
 8002b7e:	f007 fddf 	bl	800a740 <sniprintf>

	char confirmedUplinkStr[2]; // Single digit for true (1) or false (0)
	snprintf(confirmedUplinkStr, sizeof(confirmedUplinkStr), "%d", isConfirmedUplink);
 8002b82:	79bb      	ldrb	r3, [r7, #6]
 8002b84:	f107 000c 	add.w	r0, r7, #12
 8002b88:	4a46      	ldr	r2, [pc, #280]	; (8002ca4 <sendToLora+0x14c>)
 8002b8a:	2102      	movs	r1, #2
 8002b8c:	f007 fdd8 	bl	800a740 <sniprintf>

	// Calculate the total length needed
	int total_length = strlen(AT_SEND_) + strlen(portNumberStr) + 1 + strlen(confirmedUplinkStr) + 1 + (payload.length * 2) + 2 + 1;
 8002b90:	6a38      	ldr	r0, [r7, #32]
 8002b92:	f7fd faf5 	bl	8000180 <strlen>
 8002b96:	4604      	mov	r4, r0
 8002b98:	f107 0310 	add.w	r3, r7, #16
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd faef 	bl	8000180 <strlen>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	441c      	add	r4, r3
 8002ba6:	f107 030c 	add.w	r3, r7, #12
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fd fae8 	bl	8000180 <strlen>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	4423      	add	r3, r4
 8002bb4:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8002bb8:	0052      	lsls	r2, r2, #1
 8002bba:	4413      	add	r3, r2
 8002bbc:	3305      	adds	r3, #5
 8002bbe:	61fb      	str	r3, [r7, #28]

	// Allocate memory for the full command string
	char *result = (char *)malloc(total_length * sizeof(char));
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f006 fd98 	bl	80096f8 <malloc>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	61bb      	str	r3, [r7, #24]

	if (result == NULL) {
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <sendToLora+0x7e>
		// Handle memory allocation failure
		return false;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e05c      	b.n	8002c90 <sendToLora+0x138>
	}

	// Construct the command string
	strcpy(result, AT_SEND_);
 8002bd6:	6a39      	ldr	r1, [r7, #32]
 8002bd8:	69b8      	ldr	r0, [r7, #24]
 8002bda:	f007 fe14 	bl	800a806 <strcpy>
	strcat(result, portNumberStr);
 8002bde:	f107 0310 	add.w	r3, r7, #16
 8002be2:	4619      	mov	r1, r3
 8002be4:	69b8      	ldr	r0, [r7, #24]
 8002be6:	f007 fdff 	bl	800a7e8 <strcat>
	strcat(result, ":");
 8002bea:	69b8      	ldr	r0, [r7, #24]
 8002bec:	f7fd fac8 	bl	8000180 <strlen>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	492b      	ldr	r1, [pc, #172]	; (8002ca8 <sendToLora+0x150>)
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	8013      	strh	r3, [r2, #0]
	strcat(result, confirmedUplinkStr);
 8002c02:	f107 030c 	add.w	r3, r7, #12
 8002c06:	4619      	mov	r1, r3
 8002c08:	69b8      	ldr	r0, [r7, #24]
 8002c0a:	f007 fded 	bl	800a7e8 <strcat>
	strcat(result, ":");
 8002c0e:	69b8      	ldr	r0, [r7, #24]
 8002c10:	f7fd fab6 	bl	8000180 <strlen>
 8002c14:	4603      	mov	r3, r0
 8002c16:	461a      	mov	r2, r3
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	4922      	ldr	r1, [pc, #136]	; (8002ca8 <sendToLora+0x150>)
 8002c1e:	461a      	mov	r2, r3
 8002c20:	460b      	mov	r3, r1
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	8013      	strh	r3, [r2, #0]

	// Concatenate the payload
	for (int x = 0; x < payload.length; x++) {
 8002c26:	2300      	movs	r3, #0
 8002c28:	627b      	str	r3, [r7, #36]	; 0x24
 8002c2a:	e013      	b.n	8002c54 <sendToLora+0xfc>
		char temp[3];
		snprintf(temp, sizeof(temp), "%02X", payload.buffer[x]);
 8002c2c:	f107 0239 	add.w	r2, r7, #57	; 0x39
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	4413      	add	r3, r2
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	f107 0008 	add.w	r0, r7, #8
 8002c3a:	4a1c      	ldr	r2, [pc, #112]	; (8002cac <sendToLora+0x154>)
 8002c3c:	2103      	movs	r1, #3
 8002c3e:	f007 fd7f 	bl	800a740 <sniprintf>
		strcat(result, temp);
 8002c42:	f107 0308 	add.w	r3, r7, #8
 8002c46:	4619      	mov	r1, r3
 8002c48:	69b8      	ldr	r0, [r7, #24]
 8002c4a:	f007 fdcd 	bl	800a7e8 <strcat>
	for (int x = 0; x < payload.length; x++) {
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	3301      	adds	r3, #1
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
 8002c54:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8002c58:	461a      	mov	r2, r3
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	dbe5      	blt.n	8002c2c <sendToLora+0xd4>
	}

	// Append \r\n at the end
	strcat(result, "\r\n");
 8002c60:	69b8      	ldr	r0, [r7, #24]
 8002c62:	f7fd fa8d 	bl	8000180 <strlen>
 8002c66:	4603      	mov	r3, r0
 8002c68:	461a      	mov	r2, r3
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	4a10      	ldr	r2, [pc, #64]	; (8002cb0 <sendToLora+0x158>)
 8002c70:	8811      	ldrh	r1, [r2, #0]
 8002c72:	7892      	ldrb	r2, [r2, #2]
 8002c74:	8019      	strh	r1, [r3, #0]
 8002c76:	709a      	strb	r2, [r3, #2]

	// Send the command
	bool commandSent = sendATCommand(result, 4000, AT_RESPONSE_CAPTURE_SEND_OK);
 8002c78:	2205      	movs	r2, #5
 8002c7a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002c7e:	69b8      	ldr	r0, [r7, #24]
 8002c80:	f000 f818 	bl	8002cb4 <sendATCommand>
 8002c84:	4603      	mov	r3, r0
 8002c86:	75fb      	strb	r3, [r7, #23]

	// Free the allocated memory
	free(result);
 8002c88:	69b8      	ldr	r0, [r7, #24]
 8002c8a:	f006 fd3d 	bl	8009708 <free>

	return commandSent;
 8002c8e:	7dfb      	ldrb	r3, [r7, #23]

}
 8002c90:	4618      	mov	r0, r3
 8002c92:	372c      	adds	r7, #44	; 0x2c
 8002c94:	46bd      	mov	sp, r7
 8002c96:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002c9a:	b002      	add	sp, #8
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	0800e5e4 	.word	0x0800e5e4
 8002ca4:	0800e5f0 	.word	0x0800e5f0
 8002ca8:	0800e5f4 	.word	0x0800e5f4
 8002cac:	0800e5d8 	.word	0x0800e5d8
 8002cb0:	0800e5e0 	.word	0x0800e5e0

08002cb4 <sendATCommand>:

bool sendATCommand(char *command, uint32_t responseWaitTime, LPUARTState _lpuartState) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	71fb      	strb	r3, [r7, #7]

    lpuartState = _lpuartState;
 8002cc2:	4a13      	ldr	r2, [pc, #76]	; (8002d10 <sendATCommand+0x5c>)
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	7013      	strb	r3, [r2, #0]
    //bufferIndex = 0;
    responseReceived = false;
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <sendATCommand+0x60>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
    printf(command);
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f007 fc92 	bl	800a5f8 <iprintf>

    // Wait for response or timeout
    uint32_t startTick = HAL_GetTick();
 8002cd4:	f001 f902 	bl	8003edc <HAL_GetTick>
 8002cd8:	6178      	str	r0, [r7, #20]
    while ((HAL_GetTick() - startTick) < responseWaitTime) {
 8002cda:	e008      	b.n	8002cee <sendATCommand+0x3a>
    	// Internal IWDT Feed
        HAL_IWDG_Refresh(&hiwdg);
 8002cdc:	480e      	ldr	r0, [pc, #56]	; (8002d18 <sendATCommand+0x64>)
 8002cde:	f002 fe91 	bl	8005a04 <HAL_IWDG_Refresh>
    	if (responseReceived) {
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <sendATCommand+0x60>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <sendATCommand+0x3a>
            return true; // "OK" response received
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00b      	b.n	8002d06 <sendATCommand+0x52>
    while ((HAL_GetTick() - startTick) < responseWaitTime) {
 8002cee:	f001 f8f5 	bl	8003edc <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d8ee      	bhi.n	8002cdc <sendATCommand+0x28>
        }
    }

    lpuartState = UART_IDLE;
 8002cfe:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <sendATCommand+0x5c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]

    return false; // Timeout occurred without receiving "OK"
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	200005bc 	.word	0x200005bc
 8002d14:	200005e5 	.word	0x200005e5
 8002d18:	2000038c 	.word	0x2000038c

08002d1c <readSHT40>:

void readSHT40(SHT40 *_sht40){
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = SHT40_Measure(&hi2c1, &sht40, MED_PRECISION);
 8002d24:	22f6      	movs	r2, #246	; 0xf6
 8002d26:	4971      	ldr	r1, [pc, #452]	; (8002eec <readSHT40+0x1d0>)
 8002d28:	4871      	ldr	r0, [pc, #452]	; (8002ef0 <readSHT40+0x1d4>)
 8002d2a:	f000 fc14 	bl	8003556 <SHT40_Measure>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	73fb      	strb	r3, [r7, #15]

	if(ret == HAL_ERROR){
 8002d32:	7bfb      	ldrb	r3, [r7, #15]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d108      	bne.n	8002d4a <readSHT40+0x2e>
		_sht40->temperature  = 0;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f04f 0200 	mov.w	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
		_sht40->humidity     = 0;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	605a      	str	r2, [r3, #4]
	}




}
 8002d48:	e0cb      	b.n	8002ee2 <readSHT40+0x1c6>
		_sht40->temperature = sht40.temperature;
 8002d4a:	4b68      	ldr	r3, [pc, #416]	; (8002eec <readSHT40+0x1d0>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	601a      	str	r2, [r3, #0]
		_sht40->humidity    = sht40.rel_humidity;
 8002d52:	4b66      	ldr	r3, [pc, #408]	; (8002eec <readSHT40+0x1d0>)
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	605a      	str	r2, [r3, #4]
		if(_sht40->temperature > _sht40->thresholds.temp_high + _sht40->thresholds.temp_hys){
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	ed93 7a00 	vldr	s14, [r3]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	edd3 6a03 	vldr	s13, [r3, #12]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d78:	dd0a      	ble.n	8002d90 <readSHT40+0x74>
			if(_sht40->alarmState.temperature != ABOVE_THRESHOLD){
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d005      	beq.n	8002d90 <readSHT40+0x74>
				_sht40->alarmState.temperature = ABOVE_THRESHOLD;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2020 	strb.w	r2, [r3, #32]
				queueUnscheduledPayload();
 8002d8c:	f000 fb56 	bl	800343c <queueUnscheduledPayload>
		if(_sht40->temperature < _sht40->thresholds.temp_low - _sht40->thresholds.temp_hys){
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	ed93 7a00 	vldr	s14, [r3]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002da2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002da6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dae:	d50a      	bpl.n	8002dc6 <readSHT40+0xaa>
			if(_sht40->alarmState.temperature != BELOW_THRESHOLD){
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d005      	beq.n	8002dc6 <readSHT40+0xaa>
				_sht40->alarmState.temperature = BELOW_THRESHOLD;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	f883 2020 	strb.w	r2, [r3, #32]
				queueUnscheduledPayload();
 8002dc2:	f000 fb3b 	bl	800343c <queueUnscheduledPayload>
		if(_sht40->temperature > (_sht40->thresholds.temp_low + _sht40->thresholds.temp_hys)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	ed93 7a00 	vldr	s14, [r3]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	edd3 6a02 	vldr	s13, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	edd3 7a04 	vldr	s15, [r3, #16]
 8002dd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de4:	dd1a      	ble.n	8002e1c <readSHT40+0x100>
			&& _sht40->temperature < (_sht40->thresholds.temp_high - _sht40->thresholds.temp_hys)){
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	ed93 7a00 	vldr	s14, [r3]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	edd3 6a03 	vldr	s13, [r3, #12]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	edd3 7a04 	vldr	s15, [r3, #16]
 8002df8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e04:	d50a      	bpl.n	8002e1c <readSHT40+0x100>
			if(_sht40->alarmState.temperature != NORMAL){
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <readSHT40+0x100>
				_sht40->alarmState.temperature = NORMAL;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2020 	strb.w	r2, [r3, #32]
				queueUnscheduledPayload();
 8002e18:	f000 fb10 	bl	800343c <queueUnscheduledPayload>
		if(_sht40->humidity > _sht40->thresholds.rel_high + _sht40->thresholds.rel_hys){
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	edd3 6a06 	vldr	s13, [r3, #24]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3a:	dd0a      	ble.n	8002e52 <readSHT40+0x136>
			if(_sht40->alarmState.humidity != ABOVE_THRESHOLD){
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d005      	beq.n	8002e52 <readSHT40+0x136>
				_sht40->alarmState.humidity = ABOVE_THRESHOLD;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				queueUnscheduledPayload();
 8002e4e:	f000 faf5 	bl	800343c <queueUnscheduledPayload>
		if(_sht40->humidity < _sht40->thresholds.rel_low - _sht40->thresholds.rel_hys){
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	edd3 6a05 	vldr	s13, [r3, #20]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e64:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e70:	d50a      	bpl.n	8002e88 <readSHT40+0x16c>
			if(_sht40->alarmState.humidity != BELOW_THRESHOLD){
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d005      	beq.n	8002e88 <readSHT40+0x16c>
				_sht40->alarmState.humidity = BELOW_THRESHOLD;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				queueUnscheduledPayload();
 8002e84:	f000 fada 	bl	800343c <queueUnscheduledPayload>
		if(_sht40->humidity > (_sht40->thresholds.rel_low + _sht40->thresholds.rel_hys)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	edd3 6a05 	vldr	s13, [r3, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea6:	dc00      	bgt.n	8002eaa <readSHT40+0x18e>
}
 8002ea8:	e01b      	b.n	8002ee2 <readSHT40+0x1c6>
			&& _sht40->humidity < (_sht40->thresholds.rel_high - _sht40->thresholds.rel_hys)){
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	ed93 7a01 	vldr	s14, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	edd3 6a06 	vldr	s13, [r3, #24]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ebc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ec0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	d400      	bmi.n	8002ecc <readSHT40+0x1b0>
}
 8002eca:	e00a      	b.n	8002ee2 <readSHT40+0x1c6>
			if(_sht40->alarmState.humidity != NORMAL){
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d005      	beq.n	8002ee2 <readSHT40+0x1c6>
				_sht40->alarmState.humidity = NORMAL;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				queueUnscheduledPayload();
 8002ede:	f000 faad 	bl	800343c <queueUnscheduledPayload>
}
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200005d4 	.word	0x200005d4
 8002ef0:	20000338 	.word	0x20000338

08002ef4 <platform_write>:


static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af04      	add	r7, sp, #16
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	607a      	str	r2, [r7, #4]
 8002efe:	461a      	mov	r2, r3
 8002f00:	460b      	mov	r3, r1
 8002f02:	72fb      	strb	r3, [r7, #11]
 8002f04:	4613      	mov	r3, r2
 8002f06:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8002f08:	7afb      	ldrb	r3, [r7, #11]
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f10:	9302      	str	r3, [sp, #8]
 8002f12:	893b      	ldrh	r3, [r7, #8]
 8002f14:	9301      	str	r3, [sp, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	2131      	movs	r1, #49	; 0x31
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f001 fe1a 	bl	8004b58 <HAL_I2C_Mem_Write>
  return 0;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b088      	sub	sp, #32
 8002f32:	af04      	add	r7, sp, #16
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	72fb      	strb	r3, [r7, #11]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8002f42:	7afb      	ldrb	r3, [r7, #11]
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f4a:	9302      	str	r3, [sp, #8]
 8002f4c:	893b      	ldrh	r3, [r7, #8]
 8002f4e:	9301      	str	r3, [sp, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	2301      	movs	r3, #1
 8002f56:	2131      	movs	r1, #49	; 0x31
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f001 ff11 	bl	8004d80 <HAL_I2C_Mem_Read>

  return 0;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 ffcb 	bl	8003f0c <HAL_Delay>

}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <platform_init>:

/*
 * @brief  platform specific initialization (platform dependent)
 */
static void platform_init(void)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	af00      	add	r7, sp, #0

}
 8002f82:	bf00      	nop
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <initAccelerometer>:

bool initAccelerometer(void){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
	// Initialize Accelerometer
	/* Initialize mems driver interface */

	  dev_ctx.write_reg = platform_write;
 8002f90:	4b31      	ldr	r3, [pc, #196]	; (8003058 <initAccelerometer+0xcc>)
 8002f92:	4a32      	ldr	r2, [pc, #200]	; (800305c <initAccelerometer+0xd0>)
 8002f94:	601a      	str	r2, [r3, #0]
	  dev_ctx.read_reg = platform_read;
 8002f96:	4b30      	ldr	r3, [pc, #192]	; (8003058 <initAccelerometer+0xcc>)
 8002f98:	4a31      	ldr	r2, [pc, #196]	; (8003060 <initAccelerometer+0xd4>)
 8002f9a:	605a      	str	r2, [r3, #4]
	  dev_ctx.mdelay = platform_delay;
 8002f9c:	4b2e      	ldr	r3, [pc, #184]	; (8003058 <initAccelerometer+0xcc>)
 8002f9e:	4a31      	ldr	r2, [pc, #196]	; (8003064 <initAccelerometer+0xd8>)
 8002fa0:	609a      	str	r2, [r3, #8]
	  dev_ctx.handle = &hi2c1;
 8002fa2:	4b2d      	ldr	r3, [pc, #180]	; (8003058 <initAccelerometer+0xcc>)
 8002fa4:	4a30      	ldr	r2, [pc, #192]	; (8003068 <initAccelerometer+0xdc>)
 8002fa6:	60da      	str	r2, [r3, #12]
	  /* Initialize platform specific hardware */
	  platform_init();
 8002fa8:	f7ff ffe9 	bl	8002f7e <platform_init>
	  /* Wait sensor boot time */
	  platform_delay(BOOT_TIME);
 8002fac:	2014      	movs	r0, #20
 8002fae:	f7ff ffdb 	bl	8002f68 <platform_delay>
	  /* Check device ID */
	  lis2dw12_device_id_get(&dev_ctx, &whoamI);
 8002fb2:	492e      	ldr	r1, [pc, #184]	; (800306c <initAccelerometer+0xe0>)
 8002fb4:	4828      	ldr	r0, [pc, #160]	; (8003058 <initAccelerometer+0xcc>)
 8002fb6:	f7fe f8fd 	bl	80011b4 <lis2dw12_device_id_get>

	  if (whoamI != LIS2DW12_ID){
 8002fba:	4b2c      	ldr	r3, [pc, #176]	; (800306c <initAccelerometer+0xe0>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2b44      	cmp	r3, #68	; 0x44
 8002fc0:	d001      	beq.n	8002fc6 <initAccelerometer+0x3a>
		  return false;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	e045      	b.n	8003052 <initAccelerometer+0xc6>
	  }

	  /* Restore default configuration */
	   lis2dw12_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	4823      	ldr	r0, [pc, #140]	; (8003058 <initAccelerometer+0xcc>)
 8002fca:	f7fe f904 	bl	80011d6 <lis2dw12_reset_set>

	   do {
		 lis2dw12_reset_get(&dev_ctx, &rst);
 8002fce:	4928      	ldr	r1, [pc, #160]	; (8003070 <initAccelerometer+0xe4>)
 8002fd0:	4821      	ldr	r0, [pc, #132]	; (8003058 <initAccelerometer+0xcc>)
 8002fd2:	f7fe f926 	bl	8001222 <lis2dw12_reset_get>
	   } while (rst);
 8002fd6:	4b26      	ldr	r3, [pc, #152]	; (8003070 <initAccelerometer+0xe4>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1f7      	bne.n	8002fce <initAccelerometer+0x42>


     /* Set full scale */
	 lis2dw12_full_scale_set(&dev_ctx, LIS2DW12_2g);
 8002fde:	2100      	movs	r1, #0
 8002fe0:	481d      	ldr	r0, [pc, #116]	; (8003058 <initAccelerometer+0xcc>)
 8002fe2:	f7fe f8b0 	bl	8001146 <lis2dw12_full_scale_set>
	 /* Configure filtering chain
	  * Accelerometer - filter path / bandwidth
	  */
	 lis2dw12_filter_path_set(&dev_ctx, LIS2DW12_LPF_ON_OUT);
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	481b      	ldr	r0, [pc, #108]	; (8003058 <initAccelerometer+0xcc>)
 8002fea:	f7fe f933 	bl	8001254 <lis2dw12_filter_path_set>
	 lis2dw12_filter_bandwidth_set(&dev_ctx, LIS2DW12_ODR_DIV_4);
 8002fee:	2101      	movs	r1, #1
 8002ff0:	4819      	ldr	r0, [pc, #100]	; (8003058 <initAccelerometer+0xcc>)
 8002ff2:	f7fe f974 	bl	80012de <lis2dw12_filter_bandwidth_set>
	 /* Configure power mode */
	 lis2dw12_power_mode_set(&dev_ctx,
 8002ff6:	2110      	movs	r1, #16
 8002ff8:	4817      	ldr	r0, [pc, #92]	; (8003058 <initAccelerometer+0xcc>)
 8002ffa:	f7fe f811 	bl	8001020 <lis2dw12_power_mode_set>
//	    lis2dw12_pin_int1_route_set(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);

	 /* Set wake-up duration
	  * Wake up duration event 1LSb = 1 / ODR
	  */
	 lis2dw12_wkup_dur_set(&dev_ctx, 2);
 8002ffe:	2102      	movs	r1, #2
 8003000:	4815      	ldr	r0, [pc, #84]	; (8003058 <initAccelerometer+0xcc>)
 8003002:	f7fe fa33 	bl	800146c <lis2dw12_wkup_dur_set>
	 /* Set sleep duration
	  * Duration to go in sleep mode (1 LSb = 512 / ODR)
	  */
	 lis2dw12_act_sleep_dur_set(&dev_ctx, 3);
 8003006:	2103      	movs	r1, #3
 8003008:	4813      	ldr	r0, [pc, #76]	; (8003058 <initAccelerometer+0xcc>)
 800300a:	f7fe fac0 	bl	800158e <lis2dw12_act_sleep_dur_set>
	 /* Set Activity wake-up threshold
	  * Threshold for wake-up 1 LSB = FS_XL / 64
	  */
	 lis2dw12_wkup_threshold_set(&dev_ctx, 1);
 800300e:	2101      	movs	r1, #1
 8003010:	4811      	ldr	r0, [pc, #68]	; (8003058 <initAccelerometer+0xcc>)
 8003012:	f7fe fa05 	bl	8001420 <lis2dw12_wkup_threshold_set>
	 /* Data sent to wake-up interrupt function */
	 lis2dw12_wkup_feed_data_set(&dev_ctx, LIS2DW12_HP_FEED);
 8003016:	2100      	movs	r1, #0
 8003018:	480f      	ldr	r0, [pc, #60]	; (8003058 <initAccelerometer+0xcc>)
 800301a:	f7fe fa4d 	bl	80014b8 <lis2dw12_wkup_feed_data_set>
	 /* Config activity / inactivity or stationary / motion detection */
	 lis2dw12_act_mode_set(&dev_ctx, LIS2DW12_DETECT_ACT_INACT);
 800301e:	2101      	movs	r1, #1
 8003020:	480d      	ldr	r0, [pc, #52]	; (8003058 <initAccelerometer+0xcc>)
 8003022:	f7fe fa6f 	bl	8001504 <lis2dw12_act_mode_set>
	 /* Enable activity detection interrupt */
	 lis2dw12_pin_int1_route_get(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);
 8003026:	4913      	ldr	r1, [pc, #76]	; (8003074 <initAccelerometer+0xe8>)
 8003028:	480b      	ldr	r0, [pc, #44]	; (8003058 <initAccelerometer+0xcc>)
 800302a:	f7fe f9e8 	bl	80013fe <lis2dw12_pin_int1_route_get>
	 int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE;
 800302e:	4a11      	ldr	r2, [pc, #68]	; (8003074 <initAccelerometer+0xe8>)
 8003030:	7813      	ldrb	r3, [r2, #0]
 8003032:	f043 0320 	orr.w	r3, r3, #32
 8003036:	7013      	strb	r3, [r2, #0]
	 lis2dw12_pin_int1_route_set(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);
 8003038:	490e      	ldr	r1, [pc, #56]	; (8003074 <initAccelerometer+0xe8>)
 800303a:	4807      	ldr	r0, [pc, #28]	; (8003058 <initAccelerometer+0xcc>)
 800303c:	f7fe f975 	bl	800132a <lis2dw12_pin_int1_route_set>
	 /* Set Output Data Rate */
	 lis2dw12_data_rate_set(&dev_ctx, LIS2DW12_XL_ODR_200Hz);
 8003040:	2106      	movs	r1, #6
 8003042:	4805      	ldr	r0, [pc, #20]	; (8003058 <initAccelerometer+0xcc>)
 8003044:	f7fe f83a 	bl	80010bc <lis2dw12_data_rate_set>

	 //init sensors struct
	 sensors.accel.status = STATIONARY;
 8003048:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <initAccelerometer+0xec>)
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	 return true;
 8003050:	2301      	movs	r3, #1
}
 8003052:	4618      	mov	r0, r3
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	200006c0 	.word	0x200006c0
 800305c:	08002ef5 	.word	0x08002ef5
 8003060:	08002f2f 	.word	0x08002f2f
 8003064:	08002f69 	.word	0x08002f69
 8003068:	20000338 	.word	0x20000338
 800306c:	200006bc 	.word	0x200006bc
 8003070:	200006bd 	.word	0x200006bd
 8003074:	200006d0 	.word	0x200006d0
 8003078:	20000560 	.word	0x20000560

0800307c <readAccelerometer>:

void readAccelerometer(Accel *_accel){
 800307c:	b5b0      	push	{r4, r5, r7, lr}
 800307e:	b0a6      	sub	sp, #152	; 0x98
 8003080:	af14      	add	r7, sp, #80	; 0x50
 8003082:	6078      	str	r0, [r7, #4]
	lis2dw12_all_sources_t all_source;
	  /* Read status register */
	  lis2dw12_all_sources_get(&dev_ctx, &all_source);
 8003084:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003088:	4619      	mov	r1, r3
 800308a:	4849      	ldr	r0, [pc, #292]	; (80031b0 <readAccelerometer+0x134>)
 800308c:	f7fe f881 	bl	8001192 <lis2dw12_all_sources_get>


	  /* Check if Activity/Inactivity events */
	  if (all_source.wake_up_src.sleep_state_ia) {
 8003090:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <readAccelerometer+0x34>
		  //Inactivity
		  // Reset after sending Interrupt
//		  if(isTapDetected || isMovementDetected){
		      _accel->status = STATIONARY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	701a      	strb	r2, [r3, #0]
			  isTapDetected = false;
 80030a4:	4b43      	ldr	r3, [pc, #268]	; (80031b4 <readAccelerometer+0x138>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	701a      	strb	r2, [r3, #0]
			  isMovementDetected = false;
 80030aa:	4b43      	ldr	r3, [pc, #268]	; (80031b8 <readAccelerometer+0x13c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
//			  printf("Resetting flags \r\n ");
//		  }
	  }

	  if (all_source.wake_up_src.wu_ia) {
 80030b0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d074      	beq.n	80031a8 <readAccelerometer+0x12c>

		// Activity
		if(isTapDetected == false){
 80030be:	4b3d      	ldr	r3, [pc, #244]	; (80031b4 <readAccelerometer+0x138>)
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	f083 0301 	eor.w	r3, r3, #1
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d02b      	beq.n	8003124 <readAccelerometer+0xa8>
			isTapDetected = true;
 80030cc:	4b39      	ldr	r3, [pc, #228]	; (80031b4 <readAccelerometer+0x138>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	701a      	strb	r2, [r3, #0]
			_accel->status = SMASHED;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2202      	movs	r2, #2
 80030d6:	701a      	strb	r2, [r3, #0]
			//printf("Smash Detected \nX: %d \nY: %d \nZ: %d\r\n ", all_source.wake_up_src.x_wu, all_source.wake_up_src.y_wu, all_source.wake_up_src.z_wu);

			initTapMillis = HAL_GetTick();
 80030d8:	f000 ff00 	bl	8003edc <HAL_GetTick>
 80030dc:	4603      	mov	r3, r0
 80030de:	4a37      	ldr	r2, [pc, #220]	; (80031bc <readAccelerometer+0x140>)
 80030e0:	6013      	str	r3, [r2, #0]

			TxPayload _heartBeatPayload;
			generateUnscheduledTxPayload(sensors, &_heartBeatPayload);
 80030e2:	4c37      	ldr	r4, [pc, #220]	; (80031c0 <readAccelerometer+0x144>)
 80030e4:	f107 030c 	add.w	r3, r7, #12
 80030e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80030ea:	4668      	mov	r0, sp
 80030ec:	f104 0310 	add.w	r3, r4, #16
 80030f0:	224c      	movs	r2, #76	; 0x4c
 80030f2:	4619      	mov	r1, r3
 80030f4:	f006 fb10 	bl	8009718 <memcpy>
 80030f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80030fc:	f7ff fc0a 	bl	8002914 <generateUnscheduledTxPayload>
			sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8003100:	466d      	mov	r5, sp
 8003102:	f107 0414 	add.w	r4, r7, #20
 8003106:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003108:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800310a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800310c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800310e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003112:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003116:	f107 030c 	add.w	r3, r7, #12
 800311a:	cb0c      	ldmia	r3, {r2, r3}
 800311c:	2101      	movs	r1, #1
 800311e:	2003      	movs	r0, #3
 8003120:	f7ff fd1a 	bl	8002b58 <sendToLora>

     		//isTapDetected = false;
 			//isMovementDetected = false;
		}
		if(isTapDetected == true){
 8003124:	4b23      	ldr	r3, [pc, #140]	; (80031b4 <readAccelerometer+0x138>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d03d      	beq.n	80031a8 <readAccelerometer+0x12c>
			if(HAL_GetTick() - initTapMillis > 3000){
 800312c:	f000 fed6 	bl	8003edc <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	4b22      	ldr	r3, [pc, #136]	; (80031bc <readAccelerometer+0x140>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800313c:	4293      	cmp	r3, r2
 800313e:	d933      	bls.n	80031a8 <readAccelerometer+0x12c>
				if(isMovementDetected == false){
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <readAccelerometer+0x13c>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	f083 0301 	eor.w	r3, r3, #1
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d02c      	beq.n	80031a8 <readAccelerometer+0x12c>
					isMovementDetected = true;
 800314e:	4b1a      	ldr	r3, [pc, #104]	; (80031b8 <readAccelerometer+0x13c>)
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
					_accel->status = MOVING;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2203      	movs	r2, #3
 8003158:	701a      	strb	r2, [r3, #0]
					//printf("Movement Detected \r\n ");

					TxPayload _heartBeatPayload;
					generateUnscheduledTxPayload(sensors, &_heartBeatPayload);
 800315a:	4c19      	ldr	r4, [pc, #100]	; (80031c0 <readAccelerometer+0x144>)
 800315c:	f107 030c 	add.w	r3, r7, #12
 8003160:	9313      	str	r3, [sp, #76]	; 0x4c
 8003162:	4668      	mov	r0, sp
 8003164:	f104 0310 	add.w	r3, r4, #16
 8003168:	224c      	movs	r2, #76	; 0x4c
 800316a:	4619      	mov	r1, r3
 800316c:	f006 fad4 	bl	8009718 <memcpy>
 8003170:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003174:	f7ff fbce 	bl	8002914 <generateUnscheduledTxPayload>
					sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8003178:	466d      	mov	r5, sp
 800317a:	f107 0414 	add.w	r4, r7, #20
 800317e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003180:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003182:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003184:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003186:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800318a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	cb0c      	ldmia	r3, {r2, r3}
 8003194:	2101      	movs	r1, #1
 8003196:	2003      	movs	r0, #3
 8003198:	f7ff fcde 	bl	8002b58 <sendToLora>

					isTapDetected = false;
 800319c:	4b05      	ldr	r3, [pc, #20]	; (80031b4 <readAccelerometer+0x138>)
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
					isMovementDetected = false;
 80031a2:	4b05      	ldr	r3, [pc, #20]	; (80031b8 <readAccelerometer+0x13c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	  }
}
 80031a8:	bf00      	nop
 80031aa:	3748      	adds	r7, #72	; 0x48
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bdb0      	pop	{r4, r5, r7, pc}
 80031b0:	200006c0 	.word	0x200006c0
 80031b4:	200006d1 	.word	0x200006d1
 80031b8:	200006d2 	.word	0x200006d2
 80031bc:	200006d4 	.word	0x200006d4
 80031c0:	20000560 	.word	0x20000560
 80031c4:	00000000 	.word	0x00000000

080031c8 <readLTC4015>:

void readLTC4015(LTCStatus *ltc4015){
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af04      	add	r7, sp, #16
 80031ce:	6078      	str	r0, [r7, #4]

	 uint16_t i2c_data = 0;
 80031d0:	2300      	movs	r3, #0
 80031d2:	81fb      	strh	r3, [r7, #14]

	 HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x3A, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&i2c_data, 2, HAL_MAX_DELAY);
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295
 80031d8:	9302      	str	r3, [sp, #8]
 80031da:	2302      	movs	r3, #2
 80031dc:	9301      	str	r3, [sp, #4]
 80031de:	f107 030e 	add.w	r3, r7, #14
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	2301      	movs	r3, #1
 80031e6:	223a      	movs	r2, #58	; 0x3a
 80031e8:	21d0      	movs	r1, #208	; 0xd0
 80031ea:	4835      	ldr	r0, [pc, #212]	; (80032c0 <readLTC4015+0xf8>)
 80031ec:	f001 fdc8 	bl	8004d80 <HAL_I2C_Mem_Read>
	 ltc4015->VBAT= i2c_data * 0.000192264 * 4;
 80031f0:	89fb      	ldrh	r3, [r7, #14]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fd f96e 	bl	80004d4 <__aeabi_i2d>
 80031f8:	a32d      	add	r3, pc, #180	; (adr r3, 80032b0 <readLTC4015+0xe8>)
 80031fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fe:	f7fd f9d3 	bl	80005a8 <__aeabi_dmul>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	4610      	mov	r0, r2
 8003208:	4619      	mov	r1, r3
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	4b2d      	ldr	r3, [pc, #180]	; (80032c4 <readLTC4015+0xfc>)
 8003210:	f7fd f9ca 	bl	80005a8 <__aeabi_dmul>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7fd fcbc 	bl	8000b98 <__aeabi_d2f>
 8003220:	4602      	mov	r2, r0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	605a      	str	r2, [r3, #4]

	 HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x3B, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&i2c_data, 2, HAL_MAX_DELAY);
 8003226:	f04f 33ff 	mov.w	r3, #4294967295
 800322a:	9302      	str	r3, [sp, #8]
 800322c:	2302      	movs	r3, #2
 800322e:	9301      	str	r3, [sp, #4]
 8003230:	f107 030e 	add.w	r3, r7, #14
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	2301      	movs	r3, #1
 8003238:	223b      	movs	r2, #59	; 0x3b
 800323a:	21d0      	movs	r1, #208	; 0xd0
 800323c:	4820      	ldr	r0, [pc, #128]	; (80032c0 <readLTC4015+0xf8>)
 800323e:	f001 fd9f 	bl	8004d80 <HAL_I2C_Mem_Read>
	 ltc4015->VIN = i2c_data * 0.001648;
 8003242:	89fb      	ldrh	r3, [r7, #14]
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd f945 	bl	80004d4 <__aeabi_i2d>
 800324a:	a31b      	add	r3, pc, #108	; (adr r3, 80032b8 <readLTC4015+0xf0>)
 800324c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003250:	f7fd f9aa 	bl	80005a8 <__aeabi_dmul>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4610      	mov	r0, r2
 800325a:	4619      	mov	r1, r3
 800325c:	f7fd fc9c 	bl	8000b98 <__aeabi_d2f>
 8003260:	4602      	mov	r2, r0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	601a      	str	r2, [r3, #0]

	 HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x3C, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&i2c_data, 2, HAL_MAX_DELAY);
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	9302      	str	r3, [sp, #8]
 800326c:	2302      	movs	r3, #2
 800326e:	9301      	str	r3, [sp, #4]
 8003270:	f107 030e 	add.w	r3, r7, #14
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	2301      	movs	r3, #1
 8003278:	223c      	movs	r2, #60	; 0x3c
 800327a:	21d0      	movs	r1, #208	; 0xd0
 800327c:	4810      	ldr	r0, [pc, #64]	; (80032c0 <readLTC4015+0xf8>)
 800327e:	f001 fd7f 	bl	8004d80 <HAL_I2C_Mem_Read>
	 ltc4015->VSYS = i2c_data * 0.001648;
 8003282:	89fb      	ldrh	r3, [r7, #14]
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd f925 	bl	80004d4 <__aeabi_i2d>
 800328a:	a30b      	add	r3, pc, #44	; (adr r3, 80032b8 <readLTC4015+0xf0>)
 800328c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003290:	f7fd f98a 	bl	80005a8 <__aeabi_dmul>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	f7fd fc7c 	bl	8000b98 <__aeabi_d2f>
 80032a0:	4602      	mov	r2, r0
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	611a      	str	r2, [r3, #16]
	 printf("LTC4015 Readings \r\n");
	 printf("VIN  = %.2f \r\n", ltc4015->VIN);
	 printf("VBAT = %.2f \r\n", ltc4015->VBAT);
	 printf("VSYS = %.2f \r\n", ltc4015->VSYS);
#endif
	}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	2f34985a 	.word	0x2f34985a
 80032b4:	3f29334f 	.word	0x3f29334f
 80032b8:	86a4ca4f 	.word	0x86a4ca4f
 80032bc:	3f5b0036 	.word	0x3f5b0036
 80032c0:	20000338 	.word	0x20000338
 80032c4:	40100000 	.word	0x40100000

080032c8 <initQueue>:
    memcpy(&payload->buffer[payload->length], modbus->buffer, modbus->rxIndex);
    payload->length += modbus->rxIndex;
}


void initQueue(TxPayloadQueue *q) {
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    q->front = 0;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    q->rear = 0;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
    q->size = 0;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <enqueue>:

int enqueue(TxPayloadQueue *q, TxPayload element) {
 80032f4:	b084      	sub	sp, #16
 80032f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
 80032fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003302:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if (q->size == QUEUE_MAX_SIZE) {
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800330c:	2b05      	cmp	r3, #5
 800330e:	d102      	bne.n	8003316 <enqueue+0x22>
        // Queue is full
        return -1;
 8003310:	f04f 33ff 	mov.w	r3, #4294967295
 8003314:	e038      	b.n	8003388 <enqueue+0x94>
    }

    q->queue[q->rear] = element;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 800331c:	4619      	mov	r1, r3
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	2334      	movs	r3, #52	; 0x34
 8003322:	fb01 f303 	mul.w	r3, r1, r3
 8003326:	4413      	add	r3, r2
 8003328:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800332c:	469c      	mov	ip, r3
 800332e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8003332:	4665      	mov	r5, ip
 8003334:	4626      	mov	r6, r4
 8003336:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003338:	6028      	str	r0, [r5, #0]
 800333a:	6069      	str	r1, [r5, #4]
 800333c:	60aa      	str	r2, [r5, #8]
 800333e:	60eb      	str	r3, [r5, #12]
 8003340:	3410      	adds	r4, #16
 8003342:	f10c 0c10 	add.w	ip, ip, #16
 8003346:	4574      	cmp	r4, lr
 8003348:	d1f3      	bne.n	8003332 <enqueue+0x3e>
 800334a:	4663      	mov	r3, ip
 800334c:	4622      	mov	r2, r4
 800334e:	6810      	ldr	r0, [r2, #0]
 8003350:	6018      	str	r0, [r3, #0]
    q->rear = (q->rear + 1) % QUEUE_MAX_SIZE;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <enqueue+0xa4>)
 800335c:	fb83 1302 	smull	r1, r3, r3, r2
 8003360:	1059      	asrs	r1, r3, #1
 8003362:	17d3      	asrs	r3, r2, #31
 8003364:	1ac9      	subs	r1, r1, r3
 8003366:	460b      	mov	r3, r1
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	1ad1      	subs	r1, r2, r3
 800336e:	b2ca      	uxtb	r2, r1
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
    q->size++;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800337c:	3301      	adds	r3, #1
 800337e:	b2da      	uxtb	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    return 0;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8003392:	b004      	add	sp, #16
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	66666667 	.word	0x66666667

0800339c <dequeue>:

int dequeue(TxPayloadQueue *q, TxPayload *element) {
 800339c:	b4f0      	push	{r4, r5, r6, r7}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
    if (q->size == 0) {
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d102      	bne.n	80033b6 <dequeue+0x1a>
        // Queue is empty
        return -1;
 80033b0:	f04f 33ff 	mov.w	r3, #4294967295
 80033b4:	e03a      	b.n	800342c <dequeue+0x90>
    }

    *element = q->queue[q->front];
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80033bc:	4618      	mov	r0, r3
 80033be:	6839      	ldr	r1, [r7, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	2334      	movs	r3, #52	; 0x34
 80033c4:	fb00 f303 	mul.w	r3, r0, r3
 80033c8:	4413      	add	r3, r2
 80033ca:	4608      	mov	r0, r1
 80033cc:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80033d0:	4602      	mov	r2, r0
 80033d2:	4619      	mov	r1, r3
 80033d4:	f8d1 c000 	ldr.w	ip, [r1]
 80033d8:	684e      	ldr	r6, [r1, #4]
 80033da:	688d      	ldr	r5, [r1, #8]
 80033dc:	68c9      	ldr	r1, [r1, #12]
 80033de:	f8c2 c000 	str.w	ip, [r2]
 80033e2:	6056      	str	r6, [r2, #4]
 80033e4:	6095      	str	r5, [r2, #8]
 80033e6:	60d1      	str	r1, [r2, #12]
 80033e8:	3310      	adds	r3, #16
 80033ea:	3010      	adds	r0, #16
 80033ec:	42a3      	cmp	r3, r4
 80033ee:	d1ef      	bne.n	80033d0 <dequeue+0x34>
 80033f0:	4602      	mov	r2, r0
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6013      	str	r3, [r2, #0]
    q->front = (q->front + 1) % QUEUE_MAX_SIZE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80033fc:	1c5a      	adds	r2, r3, #1
 80033fe:	4b0e      	ldr	r3, [pc, #56]	; (8003438 <dequeue+0x9c>)
 8003400:	fb83 1302 	smull	r1, r3, r3, r2
 8003404:	1059      	asrs	r1, r3, #1
 8003406:	17d3      	asrs	r3, r2, #31
 8003408:	1ac9      	subs	r1, r1, r3
 800340a:	460b      	mov	r3, r1
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	440b      	add	r3, r1
 8003410:	1ad1      	subs	r1, r2, r3
 8003412:	b2ca      	uxtb	r2, r1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    q->size--;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8003420:	3b01      	subs	r3, #1
 8003422:	b2da      	uxtb	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    return 0;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bcf0      	pop	{r4, r5, r6, r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	66666667 	.word	0x66666667

0800343c <queueUnscheduledPayload>:
int isQueueFull(TxPayloadQueue *q) {
    return (q->size == QUEUE_MAX_SIZE);
}


void queueUnscheduledPayload(void){
 800343c:	b5b0      	push	{r4, r5, r7, lr}
 800343e:	b0a2      	sub	sp, #136	; 0x88
 8003440:	af14      	add	r7, sp, #80	; 0x50

	TxPayload unscheduledPayload;
	generateUnscheduledTxPayload(sensors, &unscheduledPayload);
 8003442:	4c13      	ldr	r4, [pc, #76]	; (8003490 <queueUnscheduledPayload+0x54>)
 8003444:	1d3b      	adds	r3, r7, #4
 8003446:	9313      	str	r3, [sp, #76]	; 0x4c
 8003448:	4668      	mov	r0, sp
 800344a:	f104 0310 	add.w	r3, r4, #16
 800344e:	224c      	movs	r2, #76	; 0x4c
 8003450:	4619      	mov	r1, r3
 8003452:	f006 f961 	bl	8009718 <memcpy>
 8003456:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800345a:	f7ff fa5b 	bl	8002914 <generateUnscheduledTxPayload>
	if(isWarmedUp == true){
 800345e:	4b0d      	ldr	r3, [pc, #52]	; (8003494 <queueUnscheduledPayload+0x58>)
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00f      	beq.n	8003486 <queueUnscheduledPayload+0x4a>
		if (enqueue(&payLoadQueue, unscheduledPayload) == 0) {
 8003466:	466d      	mov	r5, sp
 8003468:	f107 0410 	add.w	r4, r7, #16
 800346c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800346e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003474:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003478:	e885 0003 	stmia.w	r5, {r0, r1}
 800347c:	1d3b      	adds	r3, r7, #4
 800347e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003480:	4805      	ldr	r0, [pc, #20]	; (8003498 <queueUnscheduledPayload+0x5c>)
 8003482:	f7ff ff37 	bl	80032f4 <enqueue>
			//printf("Added to Queue \r\n");
		} else {
			//printf("Queue is full \r\n");
		}
	}
}
 8003486:	bf00      	nop
 8003488:	3738      	adds	r7, #56	; 0x38
 800348a:	46bd      	mov	sp, r7
 800348c:	bdb0      	pop	{r4, r5, r7, pc}
 800348e:	bf00      	nop
 8003490:	20000560 	.word	0x20000560
 8003494:	200006b4 	.word	0x200006b4
 8003498:	200006e0 	.word	0x200006e0

0800349c <queueHeartbeatPayload>:
void queueHeartbeatPayload(void){
 800349c:	b5b0      	push	{r4, r5, r7, lr}
 800349e:	b0a2      	sub	sp, #136	; 0x88
 80034a0:	af14      	add	r7, sp, #80	; 0x50
	TxPayload heartbeatPayload;
	generateHeartbeatTxPayload(sensors, &heartbeatPayload);
 80034a2:	4c13      	ldr	r4, [pc, #76]	; (80034f0 <queueHeartbeatPayload+0x54>)
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	9313      	str	r3, [sp, #76]	; 0x4c
 80034a8:	4668      	mov	r0, sp
 80034aa:	f104 0310 	add.w	r3, r4, #16
 80034ae:	224c      	movs	r2, #76	; 0x4c
 80034b0:	4619      	mov	r1, r3
 80034b2:	f006 f931 	bl	8009718 <memcpy>
 80034b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80034ba:	f7ff fa69 	bl	8002990 <generateHeartbeatTxPayload>

	if(isWarmedUp == true){
 80034be:	4b0d      	ldr	r3, [pc, #52]	; (80034f4 <queueHeartbeatPayload+0x58>)
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00f      	beq.n	80034e6 <queueHeartbeatPayload+0x4a>
		if (enqueue(&payLoadQueue, heartbeatPayload) == 0) {
 80034c6:	466d      	mov	r5, sp
 80034c8:	f107 0410 	add.w	r4, r7, #16
 80034cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80034dc:	1d3b      	adds	r3, r7, #4
 80034de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <queueHeartbeatPayload+0x5c>)
 80034e2:	f7ff ff07 	bl	80032f4 <enqueue>
		} else {
			//printf("Queue is full \r\n");
		}
	}

}
 80034e6:	bf00      	nop
 80034e8:	3738      	adds	r7, #56	; 0x38
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bdb0      	pop	{r4, r5, r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000560 	.word	0x20000560
 80034f4:	200006b4 	.word	0x200006b4
 80034f8:	200006e0 	.word	0x200006e0

080034fc <readWaterLeak>:

void readWaterLeak(WaterLeak *leak){
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
	if(ADS1115_readSingleEnded(ADS1115_MUX_AIN0, &adcRead) == HAL_OK){
 8003504:	490f      	ldr	r1, [pc, #60]	; (8003544 <readWaterLeak+0x48>)
 8003506:	2040      	movs	r0, #64	; 0x40
 8003508:	f7fe f974 	bl	80017f4 <ADS1115_readSingleEnded>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d113      	bne.n	800353a <readWaterLeak+0x3e>
		leak->raw = adcRead;
 8003512:	4b0c      	ldr	r3, [pc, #48]	; (8003544 <readWaterLeak+0x48>)
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	601a      	str	r2, [r3, #0]
		leak->state = (adcRead > WATER_LEAK_TH) ? WET : DRY;
 800351a:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <readWaterLeak+0x48>)
 800351c:	edd3 7a00 	vldr	s15, [r3]
 8003520:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8003548 <readWaterLeak+0x4c>
 8003524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800352c:	bfcc      	ite	gt
 800352e:	2301      	movgt	r3, #1
 8003530:	2300      	movle	r3, #0
 8003532:	b2db      	uxtb	r3, r3
 8003534:	461a      	mov	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	711a      	strb	r2, [r3, #4]
	 }else{
		 //printf("Error Reading Water Leak");
	 }

}
 800353a:	bf00      	nop
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	200007e8 	.word	0x200007e8
 8003548:	44bb8000 	.word	0x44bb8000

0800354c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003550:	b672      	cpsid	i
}
 8003552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003554:	e7fe      	b.n	8003554 <Error_Handler+0x8>

08003556 <SHT40_Measure>:
};

/*
 * Measurement-Taking
 */
HAL_StatusTypeDef SHT40_Measure(I2C_HandleTypeDef* i2cHandle, SHT40_Measurement* result, SHT40_Precision precision) {
 8003556:	b580      	push	{r7, lr}
 8003558:	b086      	sub	sp, #24
 800355a:	af00      	add	r7, sp, #0
 800355c:	60f8      	str	r0, [r7, #12]
 800355e:	60b9      	str	r1, [r7, #8]
 8003560:	4613      	mov	r3, r2
 8003562:	71fb      	strb	r3, [r7, #7]
    uint8_t response[6];
    if (i2c_communicate(i2cHandle, (uint8_t*)&precision, response) == HAL_OK) {
 8003564:	f107 0210 	add.w	r2, r7, #16
 8003568:	1dfb      	adds	r3, r7, #7
 800356a:	4619      	mov	r1, r3
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 f879 	bl	8003664 <i2c_communicate>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <SHT40_Measure+0x32>
        return read_temp_humidity(response, result);
 8003578:	f107 0310 	add.w	r3, r7, #16
 800357c:	68b9      	ldr	r1, [r7, #8]
 800357e:	4618      	mov	r0, r3
 8003580:	f000 f8a4 	bl	80036cc <read_temp_humidity>
 8003584:	4603      	mov	r3, r0
 8003586:	e000      	b.n	800358a <SHT40_Measure+0x34>
    }
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
}
 800358a:	4618      	mov	r0, r3
 800358c:	3718      	adds	r7, #24
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
	...

08003594 <SHT40_ReadSerial>:
}

/*
 * Serial
 */
HAL_StatusTypeDef SHT40_ReadSerial(I2C_HandleTypeDef* i2cHandle, uint32_t* result) {
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
    static uint8_t COMMAND = SHT40_READ_SERIAL;
    uint8_t serial_response[6];

    if( i2c_communicate(i2cHandle, &COMMAND, serial_response) == HAL_OK ) {
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	461a      	mov	r2, r3
 80035a4:	491a      	ldr	r1, [pc, #104]	; (8003610 <SHT40_ReadSerial+0x7c>)
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f85c 	bl	8003664 <i2c_communicate>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d129      	bne.n	8003606 <SHT40_ReadSerial+0x72>
        uint16_t serial_msb = serial_response[0] << 8 | serial_response[1];
 80035b2:	7b3b      	ldrb	r3, [r7, #12]
 80035b4:	021b      	lsls	r3, r3, #8
 80035b6:	b21a      	sxth	r2, r3
 80035b8:	7b7b      	ldrb	r3, [r7, #13]
 80035ba:	b21b      	sxth	r3, r3
 80035bc:	4313      	orrs	r3, r2
 80035be:	b21b      	sxth	r3, r3
 80035c0:	82fb      	strh	r3, [r7, #22]
        uint16_t serial_lsb = serial_response[3] << 8 | serial_response[4];
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	b21a      	sxth	r2, r3
 80035c8:	7c3b      	ldrb	r3, [r7, #16]
 80035ca:	b21b      	sxth	r3, r3
 80035cc:	4313      	orrs	r3, r2
 80035ce:	b21b      	sxth	r3, r3
 80035d0:	82bb      	strh	r3, [r7, #20]

        if( verify_checksum(serial_msb, serial_response[2]) && verify_checksum(serial_lsb, serial_response[5]) ) {
 80035d2:	7bba      	ldrb	r2, [r7, #14]
 80035d4:	8afb      	ldrh	r3, [r7, #22]
 80035d6:	4611      	mov	r1, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 f81b 	bl	8003614 <verify_checksum>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d010      	beq.n	8003606 <SHT40_ReadSerial+0x72>
 80035e4:	7c7a      	ldrb	r2, [r7, #17]
 80035e6:	8abb      	ldrh	r3, [r7, #20]
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 f812 	bl	8003614 <verify_checksum>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d007      	beq.n	8003606 <SHT40_ReadSerial+0x72>
            *result = ((uint32_t)serial_msb << 16) | serial_lsb;
 80035f6:	8afb      	ldrh	r3, [r7, #22]
 80035f8:	041a      	lsls	r2, r3, #16
 80035fa:	8abb      	ldrh	r3, [r7, #20]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	601a      	str	r2, [r3, #0]
            return HAL_OK;
 8003602:	2300      	movs	r3, #0
 8003604:	e000      	b.n	8003608 <SHT40_ReadSerial+0x74>
        }
    }
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	2000003d 	.word	0x2000003d

08003614 <verify_checksum>:

/*
 * Returns whether the provided CRC8 checksum matches that
 * of the provided 16-bit data
 */
static bool verify_checksum(uint16_t data, uint8_t checksum) {
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	460a      	mov	r2, r1
 800361e:	80fb      	strh	r3, [r7, #6]
 8003620:	4613      	mov	r3, r2
 8003622:	717b      	strb	r3, [r7, #5]
    uint8_t calculated_crc = 0xFF;
 8003624:	23ff      	movs	r3, #255	; 0xff
 8003626:	73fb      	strb	r3, [r7, #15]

    calculated_crc = CRC8_TABLE[calculated_crc ^ (data >> 8)];
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	88fa      	ldrh	r2, [r7, #6]
 800362c:	0a12      	lsrs	r2, r2, #8
 800362e:	b292      	uxth	r2, r2
 8003630:	4053      	eors	r3, r2
 8003632:	4a0b      	ldr	r2, [pc, #44]	; (8003660 <verify_checksum+0x4c>)
 8003634:	5cd3      	ldrb	r3, [r2, r3]
 8003636:	73fb      	strb	r3, [r7, #15]
    calculated_crc = CRC8_TABLE[calculated_crc ^ (data & 0xFF)];
 8003638:	7bfa      	ldrb	r2, [r7, #15]
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	4053      	eors	r3, r2
 8003640:	4a07      	ldr	r2, [pc, #28]	; (8003660 <verify_checksum+0x4c>)
 8003642:	5cd3      	ldrb	r3, [r2, r3]
 8003644:	73fb      	strb	r3, [r7, #15]

    return calculated_crc == checksum;
 8003646:	7bfa      	ldrb	r2, [r7, #15]
 8003648:	797b      	ldrb	r3, [r7, #5]
 800364a:	429a      	cmp	r2, r3
 800364c:	bf0c      	ite	eq
 800364e:	2301      	moveq	r3, #1
 8003650:	2300      	movne	r3, #0
 8003652:	b2db      	uxtb	r3, r3
}
 8003654:	4618      	mov	r0, r3
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	0800e624 	.word	0x0800e624

08003664 <i2c_communicate>:

/*
 * Common I2C communication function
 */
static HAL_StatusTypeDef i2c_communicate(I2C_HandleTypeDef* i2cHandle, uint8_t* command, uint8_t* response) {
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af02      	add	r7, sp, #8
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
//        return HAL_ERROR;
//    }

    HAL_StatusTypeDef ret;

    HAL_Delay(100);
 8003670:	2064      	movs	r0, #100	; 0x64
 8003672:	f000 fc4b 	bl	8003f0c <HAL_Delay>

    ret = HAL_I2C_Master_Transmit(i2cHandle, SHT40_I2C_ADDR, command, 1, SHT40_I2C_TIMEOUT);
 8003676:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	2301      	movs	r3, #1
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	2188      	movs	r1, #136	; 0x88
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f001 f87e 	bl	8004784 <HAL_I2C_Master_Transmit>
 8003688:	4603      	mov	r3, r0
 800368a:	75fb      	strb	r3, [r7, #23]

    if(ret != HAL_OK){
 800368c:	7dfb      	ldrb	r3, [r7, #23]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <i2c_communicate+0x32>
    	return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e016      	b.n	80036c4 <i2c_communicate+0x60>
    }

    HAL_Delay(100);
 8003696:	2064      	movs	r0, #100	; 0x64
 8003698:	f000 fc38 	bl	8003f0c <HAL_Delay>

    ret = HAL_I2C_Master_Receive(i2cHandle, SHT40_I2C_ADDR, response, SHT40_I2C_RESP_LEN, SHT40_I2C_TIMEOUT);
 800369c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	2306      	movs	r3, #6
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	2188      	movs	r1, #136	; 0x88
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f001 f95f 	bl	800496c <HAL_I2C_Master_Receive>
 80036ae:	4603      	mov	r3, r0
 80036b0:	75fb      	strb	r3, [r7, #23]

    if(ret != HAL_OK){
 80036b2:	7dfb      	ldrb	r3, [r7, #23]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <i2c_communicate+0x58>
		return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e003      	b.n	80036c4 <i2c_communicate+0x60>
	}

    HAL_Delay(100);
 80036bc:	2064      	movs	r0, #100	; 0x64
 80036be:	f000 fc25 	bl	8003f0c <HAL_Delay>

    return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <read_temp_humidity>:

/*
 * Read temperature and humidity from the I2C response
 */
static HAL_StatusTypeDef read_temp_humidity(uint8_t* response, SHT40_Measurement* result) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
    uint16_t temperature = response[0] << 8 | response[1];
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	021b      	lsls	r3, r3, #8
 80036dc:	b21a      	sxth	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3301      	adds	r3, #1
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	b21b      	sxth	r3, r3
 80036e6:	4313      	orrs	r3, r2
 80036e8:	b21b      	sxth	r3, r3
 80036ea:	81fb      	strh	r3, [r7, #14]
    uint16_t humidity = response[3] << 8 | response[4];
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3303      	adds	r3, #3
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	b21a      	sxth	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3304      	adds	r3, #4
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	b21b      	sxth	r3, r3
 80036fe:	4313      	orrs	r3, r2
 8003700:	b21b      	sxth	r3, r3
 8003702:	81bb      	strh	r3, [r7, #12]

    if( verify_checksum(temperature, response[2]) && verify_checksum(humidity, response[5]) ) {
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3302      	adds	r3, #2
 8003708:	781a      	ldrb	r2, [r3, #0]
 800370a:	89fb      	ldrh	r3, [r7, #14]
 800370c:	4611      	mov	r1, r2
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff ff80 	bl	8003614 <verify_checksum>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d01e      	beq.n	8003758 <read_temp_humidity+0x8c>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3305      	adds	r3, #5
 800371e:	781a      	ldrb	r2, [r3, #0]
 8003720:	89bb      	ldrh	r3, [r7, #12]
 8003722:	4611      	mov	r1, r2
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff ff75 	bl	8003614 <verify_checksum>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d013      	beq.n	8003758 <read_temp_humidity+0x8c>
        result->temperature = hardware_to_celsius(temperature);
 8003730:	89fb      	ldrh	r3, [r7, #14]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 f818 	bl	8003768 <hardware_to_celsius>
 8003738:	eef0 7a40 	vmov.f32	s15, s0
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	edc3 7a00 	vstr	s15, [r3]
        result->rel_humidity = hardware_to_humidity_percentage(humidity);
 8003742:	89bb      	ldrh	r3, [r7, #12]
 8003744:	4618      	mov	r0, r3
 8003746:	f000 f84b 	bl	80037e0 <hardware_to_humidity_percentage>
 800374a:	eef0 7a40 	vmov.f32	s15, s0
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	edc3 7a01 	vstr	s15, [r3, #4]
        return HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	e000      	b.n	800375a <read_temp_humidity+0x8e>
    }
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	0000      	movs	r0, r0
 8003764:	0000      	movs	r0, r0
	...

08003768 <hardware_to_celsius>:

/*
 * Converts hardware representation of temperature to C
 */
static float hardware_to_celsius(uint16_t reading) {
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	80fb      	strh	r3, [r7, #6]
    return -45.0 + 175.0 * (reading / 65535.0);
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc fead 	bl	80004d4 <__aeabi_i2d>
 800377a:	a314      	add	r3, pc, #80	; (adr r3, 80037cc <hardware_to_celsius+0x64>)
 800377c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003780:	f7fd f83c 	bl	80007fc <__aeabi_ddiv>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4610      	mov	r0, r2
 800378a:	4619      	mov	r1, r3
 800378c:	a311      	add	r3, pc, #68	; (adr r3, 80037d4 <hardware_to_celsius+0x6c>)
 800378e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003792:	f7fc ff09 	bl	80005a8 <__aeabi_dmul>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	4610      	mov	r0, r2
 800379c:	4619      	mov	r1, r3
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	4b09      	ldr	r3, [pc, #36]	; (80037c8 <hardware_to_celsius+0x60>)
 80037a4:	f7fc fd48 	bl	8000238 <__aeabi_dsub>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	4610      	mov	r0, r2
 80037ae:	4619      	mov	r1, r3
 80037b0:	f7fd f9f2 	bl	8000b98 <__aeabi_d2f>
 80037b4:	4603      	mov	r3, r0
 80037b6:	ee07 3a90 	vmov	s15, r3
}
 80037ba:	eeb0 0a67 	vmov.f32	s0, s15
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	f3af 8000 	nop.w
 80037c8:	40468000 	.word	0x40468000
 80037cc:	00000000 	.word	0x00000000
 80037d0:	40efffe0 	.word	0x40efffe0
 80037d4:	00000000 	.word	0x00000000
 80037d8:	4065e000 	.word	0x4065e000
 80037dc:	00000000 	.word	0x00000000

080037e0 <hardware_to_humidity_percentage>:

/*
 * Converts hardware representation of humidity to relative humidity as percentage
 */
static float hardware_to_humidity_percentage(uint16_t reading) {
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	80fb      	strh	r3, [r7, #6]
    return -6.0 + 125.0 * (reading / 65535.0);
 80037ea:	88fb      	ldrh	r3, [r7, #6]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7fc fe71 	bl	80004d4 <__aeabi_i2d>
 80037f2:	a315      	add	r3, pc, #84	; (adr r3, 8003848 <hardware_to_humidity_percentage+0x68>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fd f800 	bl	80007fc <__aeabi_ddiv>
 80037fc:	4602      	mov	r2, r0
 80037fe:	460b      	mov	r3, r1
 8003800:	4610      	mov	r0, r2
 8003802:	4619      	mov	r1, r3
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	4b0d      	ldr	r3, [pc, #52]	; (8003840 <hardware_to_humidity_percentage+0x60>)
 800380a:	f7fc fecd 	bl	80005a8 <__aeabi_dmul>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4610      	mov	r0, r2
 8003814:	4619      	mov	r1, r3
 8003816:	f04f 0200 	mov.w	r2, #0
 800381a:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <hardware_to_humidity_percentage+0x64>)
 800381c:	f7fc fd0c 	bl	8000238 <__aeabi_dsub>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4610      	mov	r0, r2
 8003826:	4619      	mov	r1, r3
 8003828:	f7fd f9b6 	bl	8000b98 <__aeabi_d2f>
 800382c:	4603      	mov	r3, r0
 800382e:	ee07 3a90 	vmov	s15, r3
}
 8003832:	eeb0 0a67 	vmov.f32	s0, s15
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	f3af 8000 	nop.w
 8003840:	405f4000 	.word	0x405f4000
 8003844:	40180000 	.word	0x40180000
 8003848:	00000000 	.word	0x00000000
 800384c:	40efffe0 	.word	0x40efffe0

08003850 <LL_AHB2_GRP1_EnableClock>:
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003858:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800385c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800385e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4313      	orrs	r3, r2
 8003866:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003868:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800386c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4013      	ands	r3, r2
 8003872:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003874:	68fb      	ldr	r3, [r7, #12]
}
 8003876:	bf00      	nop
 8003878:	3714      	adds	r7, #20
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003882:	b480      	push	{r7}
 8003884:	b085      	sub	sp, #20
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800388a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800388e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003890:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4313      	orrs	r3, r2
 8003898:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800389a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800389e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4013      	ands	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038a6:	68fb      	ldr	r3, [r7, #12]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80038bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80038c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80038cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4013      	ands	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038d8:	68fb      	ldr	r3, [r7, #12]
}
 80038da:	bf00      	nop
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b085      	sub	sp, #20
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80038ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80038f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80038fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003902:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4013      	ands	r3, r2
 8003908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	bf00      	nop
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800391c:	bf00      	nop
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
	...

08003928 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b09c      	sub	sp, #112	; 0x70
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003930:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	60da      	str	r2, [r3, #12]
 800393e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003940:	f107 030c 	add.w	r3, r7, #12
 8003944:	2250      	movs	r2, #80	; 0x50
 8003946:	2100      	movs	r1, #0
 8003948:	4618      	mov	r0, r3
 800394a:	f005 fef3 	bl	8009734 <memset>
  if(hi2c->Instance==I2C1)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a17      	ldr	r2, [pc, #92]	; (80039b0 <HAL_I2C_MspInit+0x88>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d126      	bne.n	80039a6 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003958:	2304      	movs	r3, #4
 800395a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800395c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003960:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003962:	f107 030c 	add.w	r3, r7, #12
 8003966:	4618      	mov	r0, r3
 8003968:	f003 fba3 	bl	80070b2 <HAL_RCCEx_PeriphCLKConfig>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003972:	f7ff fdeb 	bl	800354c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003976:	2002      	movs	r0, #2
 8003978:	f7ff ff6a 	bl	8003850 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800397c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003980:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003982:	2312      	movs	r3, #18
 8003984:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003986:	2300      	movs	r3, #0
 8003988:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800398a:	2300      	movs	r3, #0
 800398c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800398e:	2304      	movs	r3, #4
 8003990:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003992:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003996:	4619      	mov	r1, r3
 8003998:	4806      	ldr	r0, [pc, #24]	; (80039b4 <HAL_I2C_MspInit+0x8c>)
 800399a:	f000 fcc3 	bl	8004324 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800399e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80039a2:	f7ff ff6e 	bl	8003882 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80039a6:	bf00      	nop
 80039a8:	3770      	adds	r7, #112	; 0x70
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40005400 	.word	0x40005400
 80039b4:	48000400 	.word	0x48000400

080039b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b09c      	sub	sp, #112	; 0x70
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039d0:	f107 030c 	add.w	r3, r7, #12
 80039d4:	2250      	movs	r2, #80	; 0x50
 80039d6:	2100      	movs	r1, #0
 80039d8:	4618      	mov	r0, r3
 80039da:	f005 feab 	bl	8009734 <memset>
  if(huart->Instance==LPUART1)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a33      	ldr	r2, [pc, #204]	; (8003ab0 <HAL_UART_MspInit+0xf8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d12c      	bne.n	8003a42 <HAL_UART_MspInit+0x8a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80039e8:	2302      	movs	r3, #2
 80039ea:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80039ec:	2300      	movs	r3, #0
 80039ee:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039f0:	f107 030c 	add.w	r3, r7, #12
 80039f4:	4618      	mov	r0, r3
 80039f6:	f003 fb5c 	bl	80070b2 <HAL_RCCEx_PeriphCLKConfig>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003a00:	f7ff fda4 	bl	800354c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003a04:	2001      	movs	r0, #1
 8003a06:	f7ff ff55 	bl	80038b4 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a0a:	2004      	movs	r0, #4
 8003a0c:	f7ff ff20 	bl	8003850 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a10:	2303      	movs	r3, #3
 8003a12:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a14:	2302      	movs	r3, #2
 8003a16:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003a20:	2308      	movs	r3, #8
 8003a22:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a24:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003a28:	4619      	mov	r1, r3
 8003a2a:	4822      	ldr	r0, [pc, #136]	; (8003ab4 <HAL_UART_MspInit+0xfc>)
 8003a2c:	f000 fc7a 	bl	8004324 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003a30:	2200      	movs	r2, #0
 8003a32:	2100      	movs	r1, #0
 8003a34:	2025      	movs	r0, #37	; 0x25
 8003a36:	f000 fb7e 	bl	8004136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003a3a:	2025      	movs	r0, #37	; 0x25
 8003a3c:	f000 fb95 	bl	800416a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003a40:	e031      	b.n	8003aa6 <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1c      	ldr	r2, [pc, #112]	; (8003ab8 <HAL_UART_MspInit+0x100>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d12c      	bne.n	8003aa6 <HAL_UART_MspInit+0xee>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003a50:	2300      	movs	r3, #0
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a54:	f107 030c 	add.w	r3, r7, #12
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f003 fb2a 	bl	80070b2 <HAL_RCCEx_PeriphCLKConfig>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <HAL_UART_MspInit+0xb0>
      Error_Handler();
 8003a64:	f7ff fd72 	bl	800354c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a68:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a6c:	f7ff ff3b 	bl	80038e6 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a70:	2002      	movs	r0, #2
 8003a72:	f7ff feed 	bl	8003850 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a76:	23c0      	movs	r3, #192	; 0xc0
 8003a78:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a82:	2300      	movs	r3, #0
 8003a84:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a86:	2307      	movs	r3, #7
 8003a88:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a8a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003a8e:	4619      	mov	r1, r3
 8003a90:	480a      	ldr	r0, [pc, #40]	; (8003abc <HAL_UART_MspInit+0x104>)
 8003a92:	f000 fc47 	bl	8004324 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2100      	movs	r1, #0
 8003a9a:	2024      	movs	r0, #36	; 0x24
 8003a9c:	f000 fb4b 	bl	8004136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003aa0:	2024      	movs	r0, #36	; 0x24
 8003aa2:	f000 fb62 	bl	800416a <HAL_NVIC_EnableIRQ>
}
 8003aa6:	bf00      	nop
 8003aa8:	3770      	adds	r7, #112	; 0x70
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40008000 	.word	0x40008000
 8003ab4:	48000800 	.word	0x48000800
 8003ab8:	40013800 	.word	0x40013800
 8003abc:	48000400 	.word	0x48000400

08003ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ac4:	e7fe      	b.n	8003ac4 <NMI_Handler+0x4>

08003ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aca:	e7fe      	b.n	8003aca <HardFault_Handler+0x4>

08003acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ad0:	e7fe      	b.n	8003ad0 <MemManage_Handler+0x4>

08003ad2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ad6:	e7fe      	b.n	8003ad6 <BusFault_Handler+0x4>

08003ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003adc:	e7fe      	b.n	8003adc <UsageFault_Handler+0x4>

08003ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003af0:	bf00      	nop
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003afa:	b480      	push	{r7}
 8003afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b0c:	f000 f9d2 	bl	8003eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b18:	4802      	ldr	r0, [pc, #8]	; (8003b24 <USART1_IRQHandler+0x10>)
 8003b1a:	f003 fe9b 	bl	8007854 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b1e:	bf00      	nop
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20000430 	.word	0x20000430

08003b28 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003b2c:	4802      	ldr	r0, [pc, #8]	; (8003b38 <LPUART1_IRQHandler+0x10>)
 8003b2e:	f003 fe91 	bl	8007854 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	2000039c 	.word	0x2000039c

08003b3c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SMOKE_B_Pin);
 8003b40:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003b44:	f7fe fc6a 	bl	800241c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SMOKE_A_Pin);
 8003b48:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003b4c:	f7fe fc66 	bl	800241c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003b50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003b54:	f7fe fc62 	bl	800241c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b58:	bf00      	nop
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  return 1;
 8003b60:	2301      	movs	r3, #1
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <_kill>:

int _kill(int pid, int sig)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b76:	f005 fd95 	bl	80096a4 <__errno>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2216      	movs	r2, #22
 8003b7e:	601a      	str	r2, [r3, #0]
  return -1;
 8003b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <_exit>:

void _exit (int status)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b94:	f04f 31ff 	mov.w	r1, #4294967295
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ffe7 	bl	8003b6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b9e:	e7fe      	b.n	8003b9e <_exit+0x12>

08003ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	e00a      	b.n	8003bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003bb2:	f3af 8000 	nop.w
 8003bb6:	4601      	mov	r1, r0
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	60ba      	str	r2, [r7, #8]
 8003bbe:	b2ca      	uxtb	r2, r1
 8003bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	dbf0      	blt.n	8003bb2 <_read+0x12>
  }

  return len;
 8003bd0:	687b      	ldr	r3, [r7, #4]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b086      	sub	sp, #24
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	e009      	b.n	8003c00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	60ba      	str	r2, [r7, #8]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fd fe83 	bl	8001900 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	dbf1      	blt.n	8003bec <_write+0x12>
  }
  return len;
 8003c08:	687b      	ldr	r3, [r7, #4]
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <_close>:

int _close(int file)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c3a:	605a      	str	r2, [r3, #4]
  return 0;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <_isatty>:

int _isatty(int file)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003c52:	2301      	movs	r3, #1
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3714      	adds	r7, #20
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
	...

08003c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c84:	4a14      	ldr	r2, [pc, #80]	; (8003cd8 <_sbrk+0x5c>)
 8003c86:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <_sbrk+0x60>)
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c90:	4b13      	ldr	r3, [pc, #76]	; (8003ce0 <_sbrk+0x64>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d102      	bne.n	8003c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c98:	4b11      	ldr	r3, [pc, #68]	; (8003ce0 <_sbrk+0x64>)
 8003c9a:	4a12      	ldr	r2, [pc, #72]	; (8003ce4 <_sbrk+0x68>)
 8003c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c9e:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <_sbrk+0x64>)
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d207      	bcs.n	8003cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003cac:	f005 fcfa 	bl	80096a4 <__errno>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	220c      	movs	r2, #12
 8003cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cba:	e009      	b.n	8003cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cbc:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <_sbrk+0x64>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cc2:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <_sbrk+0x64>)
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4413      	add	r3, r2
 8003cca:	4a05      	ldr	r2, [pc, #20]	; (8003ce0 <_sbrk+0x64>)
 8003ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003cce:	68fb      	ldr	r3, [r7, #12]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20030000 	.word	0x20030000
 8003cdc:	00000400 	.word	0x00000400
 8003ce0:	200007ec 	.word	0x200007ec
 8003ce4:	20000808 	.word	0x20000808

08003ce8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003cec:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <SystemInit+0x98>)
 8003cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf2:	4a23      	ldr	r2, [pc, #140]	; (8003d80 <SystemInit+0x98>)
 8003cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003d0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d10:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003d14:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003d16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d20:	4b18      	ldr	r3, [pc, #96]	; (8003d84 <SystemInit+0x9c>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d32:	f023 0305 	bic.w	r3, r3, #5
 8003d36:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003d3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d52:	4a0d      	ldr	r2, [pc, #52]	; (8003d88 <SystemInit+0xa0>)
 8003d54:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d5a:	4a0b      	ldr	r2, [pc, #44]	; (8003d88 <SystemInit+0xa0>)
 8003d5c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003d5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d6c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003d6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d72:	2200      	movs	r2, #0
 8003d74:	619a      	str	r2, [r3, #24]
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	e000ed00 	.word	0xe000ed00
 8003d84:	faf6fefb 	.word	0xfaf6fefb
 8003d88:	22041000 	.word	0x22041000

08003d8c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003d8c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d8e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d90:	3304      	adds	r3, #4

08003d92 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d92:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d94:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003d96:	d3f9      	bcc.n	8003d8c <CopyDataInit>
  bx lr
 8003d98:	4770      	bx	lr

08003d9a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003d9a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003d9c:	3004      	adds	r0, #4

08003d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003d9e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003da0:	d3fb      	bcc.n	8003d9a <FillZerobss>
  bx lr
 8003da2:	4770      	bx	lr

08003da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003da4:	480c      	ldr	r0, [pc, #48]	; (8003dd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003da6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003da8:	f7ff ff9e 	bl	8003ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003dac:	480b      	ldr	r0, [pc, #44]	; (8003ddc <LoopForever+0x6>)
 8003dae:	490c      	ldr	r1, [pc, #48]	; (8003de0 <LoopForever+0xa>)
 8003db0:	4a0c      	ldr	r2, [pc, #48]	; (8003de4 <LoopForever+0xe>)
 8003db2:	2300      	movs	r3, #0
 8003db4:	f7ff ffed 	bl	8003d92 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003db8:	480b      	ldr	r0, [pc, #44]	; (8003de8 <LoopForever+0x12>)
 8003dba:	490c      	ldr	r1, [pc, #48]	; (8003dec <LoopForever+0x16>)
 8003dbc:	4a0c      	ldr	r2, [pc, #48]	; (8003df0 <LoopForever+0x1a>)
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	f7ff ffe7 	bl	8003d92 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003dc4:	480b      	ldr	r0, [pc, #44]	; (8003df4 <LoopForever+0x1e>)
 8003dc6:	490c      	ldr	r1, [pc, #48]	; (8003df8 <LoopForever+0x22>)
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f7ff ffe8 	bl	8003d9e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003dce:	f005 fc6f 	bl	80096b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003dd2:	f7fd fda7 	bl	8001924 <main>

08003dd6 <LoopForever>:

LoopForever:
  b LoopForever
 8003dd6:	e7fe      	b.n	8003dd6 <LoopForever>
  ldr   r0, =_estack
 8003dd8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003ddc:	20000008 	.word	0x20000008
 8003de0:	20000220 	.word	0x20000220
 8003de4:	0800ecac 	.word	0x0800ecac
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003de8:	20030000 	.word	0x20030000
 8003dec:	20030000 	.word	0x20030000
 8003df0:	0800eec4 	.word	0x0800eec4
  INIT_BSS _sbss, _ebss
 8003df4:	20000220 	.word	0x20000220
 8003df8:	20000804 	.word	0x20000804

08003dfc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003dfc:	e7fe      	b.n	8003dfc <ADC1_IRQHandler>
	...

08003e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e0a:	4b0c      	ldr	r3, [pc, #48]	; (8003e3c <HAL_Init+0x3c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a0b      	ldr	r2, [pc, #44]	; (8003e3c <HAL_Init+0x3c>)
 8003e10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e14:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e16:	2003      	movs	r0, #3
 8003e18:	f000 f982 	bl	8004120 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e1c:	200f      	movs	r0, #15
 8003e1e:	f000 f80f 	bl	8003e40 <HAL_InitTick>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	71fb      	strb	r3, [r7, #7]
 8003e2c:	e001      	b.n	8003e32 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e2e:	f7ff fd73 	bl	8003918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e32:	79fb      	ldrb	r3, [r7, #7]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	58004000 	.word	0x58004000

08003e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003e4c:	4b17      	ldr	r3, [pc, #92]	; (8003eac <HAL_InitTick+0x6c>)
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d024      	beq.n	8003e9e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003e54:	f002 fe9c 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	4b14      	ldr	r3, [pc, #80]	; (8003eac <HAL_InitTick+0x6c>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	4619      	mov	r1, r3
 8003e60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e64:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f000 f98e 	bl	800418e <HAL_SYSTICK_Config>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10f      	bne.n	8003e98 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b0f      	cmp	r3, #15
 8003e7c:	d809      	bhi.n	8003e92 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	f04f 30ff 	mov.w	r0, #4294967295
 8003e86:	f000 f956 	bl	8004136 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e8a:	4a09      	ldr	r2, [pc, #36]	; (8003eb0 <HAL_InitTick+0x70>)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	e007      	b.n	8003ea2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
 8003e96:	e004      	b.n	8003ea2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
 8003e9c:	e001      	b.n	8003ea2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	20000048 	.word	0x20000048
 8003eb0:	20000044 	.word	0x20000044

08003eb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <HAL_IncTick+0x20>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <HAL_IncTick+0x24>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	4a04      	ldr	r2, [pc, #16]	; (8003ed8 <HAL_IncTick+0x24>)
 8003ec6:	6013      	str	r3, [r2, #0]
}
 8003ec8:	bf00      	nop
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	20000048 	.word	0x20000048
 8003ed8:	200007f0 	.word	0x200007f0

08003edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return uwTick;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <HAL_GetTick+0x14>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	200007f0 	.word	0x200007f0

08003ef4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003ef8:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <HAL_GetTickPrio+0x14>)
 8003efa:	681b      	ldr	r3, [r3, #0]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	20000044 	.word	0x20000044

08003f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f14:	f7ff ffe2 	bl	8003edc <HAL_GetTick>
 8003f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f24:	d005      	beq.n	8003f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f26:	4b0a      	ldr	r3, [pc, #40]	; (8003f50 <HAL_Delay+0x44>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4413      	add	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f32:	bf00      	nop
 8003f34:	f7ff ffd2 	bl	8003edc <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d8f7      	bhi.n	8003f34 <HAL_Delay+0x28>
  {
  }
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000048 	.word	0x20000048

08003f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f64:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <__NVIC_SetPriorityGrouping+0x44>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f70:	4013      	ands	r3, r2
 8003f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f86:	4a04      	ldr	r2, [pc, #16]	; (8003f98 <__NVIC_SetPriorityGrouping+0x44>)
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	60d3      	str	r3, [r2, #12]
}
 8003f8c:	bf00      	nop
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fa0:	4b04      	ldr	r3, [pc, #16]	; (8003fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	0a1b      	lsrs	r3, r3, #8
 8003fa6:	f003 0307 	and.w	r3, r3, #7
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	e000ed00 	.word	0xe000ed00

08003fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	db0b      	blt.n	8003fe2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	f003 021f 	and.w	r2, r3, #31
 8003fd0:	4907      	ldr	r1, [pc, #28]	; (8003ff0 <__NVIC_EnableIRQ+0x38>)
 8003fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	2001      	movs	r0, #1
 8003fda:	fa00 f202 	lsl.w	r2, r0, r2
 8003fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	e000e100 	.word	0xe000e100

08003ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	6039      	str	r1, [r7, #0]
 8003ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004004:	2b00      	cmp	r3, #0
 8004006:	db0a      	blt.n	800401e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	490c      	ldr	r1, [pc, #48]	; (8004040 <__NVIC_SetPriority+0x4c>)
 800400e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004012:	0112      	lsls	r2, r2, #4
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	440b      	add	r3, r1
 8004018:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800401c:	e00a      	b.n	8004034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	b2da      	uxtb	r2, r3
 8004022:	4908      	ldr	r1, [pc, #32]	; (8004044 <__NVIC_SetPriority+0x50>)
 8004024:	79fb      	ldrb	r3, [r7, #7]
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	3b04      	subs	r3, #4
 800402c:	0112      	lsls	r2, r2, #4
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	440b      	add	r3, r1
 8004032:	761a      	strb	r2, [r3, #24]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	e000e100 	.word	0xe000e100
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004048:	b480      	push	{r7}
 800404a:	b089      	sub	sp, #36	; 0x24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	f1c3 0307 	rsb	r3, r3, #7
 8004062:	2b04      	cmp	r3, #4
 8004064:	bf28      	it	cs
 8004066:	2304      	movcs	r3, #4
 8004068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	3304      	adds	r3, #4
 800406e:	2b06      	cmp	r3, #6
 8004070:	d902      	bls.n	8004078 <NVIC_EncodePriority+0x30>
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3b03      	subs	r3, #3
 8004076:	e000      	b.n	800407a <NVIC_EncodePriority+0x32>
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43da      	mvns	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	401a      	ands	r2, r3
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004090:	f04f 31ff 	mov.w	r1, #4294967295
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	fa01 f303 	lsl.w	r3, r1, r3
 800409a:	43d9      	mvns	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a0:	4313      	orrs	r3, r2
         );
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3724      	adds	r7, #36	; 0x24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80040b4:	f3bf 8f4f 	dsb	sy
}
 80040b8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80040ba:	4b06      	ldr	r3, [pc, #24]	; (80040d4 <__NVIC_SystemReset+0x24>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80040c2:	4904      	ldr	r1, [pc, #16]	; (80040d4 <__NVIC_SystemReset+0x24>)
 80040c4:	4b04      	ldr	r3, [pc, #16]	; (80040d8 <__NVIC_SystemReset+0x28>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80040ca:	f3bf 8f4f 	dsb	sy
}
 80040ce:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80040d0:	bf00      	nop
 80040d2:	e7fd      	b.n	80040d0 <__NVIC_SystemReset+0x20>
 80040d4:	e000ed00 	.word	0xe000ed00
 80040d8:	05fa0004 	.word	0x05fa0004

080040dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3b01      	subs	r3, #1
 80040e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040ec:	d301      	bcc.n	80040f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040ee:	2301      	movs	r3, #1
 80040f0:	e00f      	b.n	8004112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040f2:	4a0a      	ldr	r2, [pc, #40]	; (800411c <SysTick_Config+0x40>)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3b01      	subs	r3, #1
 80040f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040fa:	210f      	movs	r1, #15
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	f7ff ff78 	bl	8003ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004104:	4b05      	ldr	r3, [pc, #20]	; (800411c <SysTick_Config+0x40>)
 8004106:	2200      	movs	r2, #0
 8004108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800410a:	4b04      	ldr	r3, [pc, #16]	; (800411c <SysTick_Config+0x40>)
 800410c:	2207      	movs	r2, #7
 800410e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	e000e010 	.word	0xe000e010

08004120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff ff13 	bl	8003f54 <__NVIC_SetPriorityGrouping>
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b086      	sub	sp, #24
 800413a:	af00      	add	r7, sp, #0
 800413c:	4603      	mov	r3, r0
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
 8004142:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004144:	f7ff ff2a 	bl	8003f9c <__NVIC_GetPriorityGrouping>
 8004148:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	6978      	ldr	r0, [r7, #20]
 8004150:	f7ff ff7a 	bl	8004048 <NVIC_EncodePriority>
 8004154:	4602      	mov	r2, r0
 8004156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800415a:	4611      	mov	r1, r2
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff ff49 	bl	8003ff4 <__NVIC_SetPriority>
}
 8004162:	bf00      	nop
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b082      	sub	sp, #8
 800416e:	af00      	add	r7, sp, #0
 8004170:	4603      	mov	r3, r0
 8004172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff ff1d 	bl	8003fb8 <__NVIC_EnableIRQ>
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800418a:	f7ff ff91 	bl	80040b0 <__NVIC_SystemReset>

0800418e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff ffa0 	bl	80040dc <SysTick_Config>
 800419c:	4603      	mov	r3, r0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e04f      	b.n	8004258 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d008      	beq.n	80041d6 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2204      	movs	r2, #4
 80041c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e040      	b.n	8004258 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 020e 	bic.w	r2, r2, #14
 80041e4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f022 0201 	bic.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420a:	f003 021c 	and.w	r2, r3, #28
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	2101      	movs	r1, #1
 8004214:	fa01 f202 	lsl.w	r2, r1, r2
 8004218:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004222:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00c      	beq.n	8004246 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004236:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800423a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004244:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800426c:	2300      	movs	r3, #0
 800426e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d005      	beq.n	8004288 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2204      	movs	r2, #4
 8004280:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	73fb      	strb	r3, [r7, #15]
 8004286:	e047      	b.n	8004318 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 020e 	bic.w	r2, r2, #14
 8004296:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0201 	bic.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042bc:	f003 021c 	and.w	r2, r3, #28
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	2101      	movs	r1, #1
 80042c6:	fa01 f202 	lsl.w	r2, r1, r2
 80042ca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00c      	beq.n	80042f8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	4798      	blx	r3
    }
  }
  return status;
 8004318:	7bfb      	ldrb	r3, [r7, #15]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004332:	e14c      	b.n	80045ce <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	2101      	movs	r1, #1
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	fa01 f303 	lsl.w	r3, r1, r3
 8004340:	4013      	ands	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 813e 	beq.w	80045c8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b01      	cmp	r3, #1
 8004356:	d005      	beq.n	8004364 <HAL_GPIO_Init+0x40>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f003 0303 	and.w	r3, r3, #3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d130      	bne.n	80043c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	2203      	movs	r2, #3
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	43db      	mvns	r3, r3
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	4013      	ands	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	fa02 f303 	lsl.w	r3, r2, r3
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4313      	orrs	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800439a:	2201      	movs	r2, #1
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	fa02 f303 	lsl.w	r3, r2, r3
 80043a2:	43db      	mvns	r3, r3
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4013      	ands	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	091b      	lsrs	r3, r3, #4
 80043b0:	f003 0201 	and.w	r2, r3, #1
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d017      	beq.n	8004402 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	2203      	movs	r2, #3
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4013      	ands	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d123      	bne.n	8004456 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	08da      	lsrs	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	3208      	adds	r2, #8
 8004416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800441a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	220f      	movs	r2, #15
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	43db      	mvns	r3, r3
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4013      	ands	r3, r2
 8004430:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	691a      	ldr	r2, [r3, #16]
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	08da      	lsrs	r2, r3, #3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3208      	adds	r2, #8
 8004450:	6939      	ldr	r1, [r7, #16]
 8004452:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	2203      	movs	r2, #3
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	4013      	ands	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 0203 	and.w	r2, r3, #3
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 8098 	beq.w	80045c8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004498:	4a54      	ldr	r2, [pc, #336]	; (80045ec <HAL_GPIO_Init+0x2c8>)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	3302      	adds	r3, #2
 80044a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	220f      	movs	r2, #15
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	4013      	ands	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80044c2:	d019      	beq.n	80044f8 <HAL_GPIO_Init+0x1d4>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a4a      	ldr	r2, [pc, #296]	; (80045f0 <HAL_GPIO_Init+0x2cc>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d013      	beq.n	80044f4 <HAL_GPIO_Init+0x1d0>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a49      	ldr	r2, [pc, #292]	; (80045f4 <HAL_GPIO_Init+0x2d0>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d00d      	beq.n	80044f0 <HAL_GPIO_Init+0x1cc>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a48      	ldr	r2, [pc, #288]	; (80045f8 <HAL_GPIO_Init+0x2d4>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d007      	beq.n	80044ec <HAL_GPIO_Init+0x1c8>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a47      	ldr	r2, [pc, #284]	; (80045fc <HAL_GPIO_Init+0x2d8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d101      	bne.n	80044e8 <HAL_GPIO_Init+0x1c4>
 80044e4:	2304      	movs	r3, #4
 80044e6:	e008      	b.n	80044fa <HAL_GPIO_Init+0x1d6>
 80044e8:	2307      	movs	r3, #7
 80044ea:	e006      	b.n	80044fa <HAL_GPIO_Init+0x1d6>
 80044ec:	2303      	movs	r3, #3
 80044ee:	e004      	b.n	80044fa <HAL_GPIO_Init+0x1d6>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e002      	b.n	80044fa <HAL_GPIO_Init+0x1d6>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_GPIO_Init+0x1d6>
 80044f8:	2300      	movs	r3, #0
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	f002 0203 	and.w	r2, r2, #3
 8004500:	0092      	lsls	r2, r2, #2
 8004502:	4093      	lsls	r3, r2
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4313      	orrs	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800450a:	4938      	ldr	r1, [pc, #224]	; (80045ec <HAL_GPIO_Init+0x2c8>)
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	089b      	lsrs	r3, r3, #2
 8004510:	3302      	adds	r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004518:	4b39      	ldr	r3, [pc, #228]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	43db      	mvns	r3, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4013      	ands	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800453c:	4a30      	ldr	r2, [pc, #192]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004542:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	43db      	mvns	r3, r3
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4013      	ands	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004566:	4a26      	ldr	r2, [pc, #152]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800456c:	4b24      	ldr	r3, [pc, #144]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 800456e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	43db      	mvns	r3, r3
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	4013      	ands	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4313      	orrs	r3, r2
 8004590:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004592:	4a1b      	ldr	r2, [pc, #108]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800459a:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 800459c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	43db      	mvns	r3, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4013      	ands	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045c0:	4a0f      	ldr	r2, [pc, #60]	; (8004600 <HAL_GPIO_Init+0x2dc>)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	3301      	adds	r3, #1
 80045cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f47f aeab 	bne.w	8004334 <HAL_GPIO_Init+0x10>
  }
}
 80045de:	bf00      	nop
 80045e0:	bf00      	nop
 80045e2:	371c      	adds	r7, #28
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	40010000 	.word	0x40010000
 80045f0:	48000400 	.word	0x48000400
 80045f4:	48000800 	.word	0x48000800
 80045f8:	48000c00 	.word	0x48000c00
 80045fc:	48001000 	.word	0x48001000
 8004600:	58000800 	.word	0x58000800

08004604 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	887b      	ldrh	r3, [r7, #2]
 8004616:	4013      	ands	r3, r2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
 8004620:	e001      	b.n	8004626 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004622:	2300      	movs	r3, #0
 8004624:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	807b      	strh	r3, [r7, #2]
 8004640:	4613      	mov	r3, r2
 8004642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004644:	787b      	ldrb	r3, [r7, #1]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800464a:	887a      	ldrh	r2, [r7, #2]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004650:	e002      	b.n	8004658 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004652:	887a      	ldrh	r2, [r7, #2]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e081      	b.n	800477a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7ff f94c 	bl	8003928 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2224      	movs	r2, #36	; 0x24
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d107      	bne.n	80046de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	e006      	b.n	80046ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80046ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d104      	bne.n	80046fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	6812      	ldr	r2, [r2, #0]
 8004708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800470c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004710:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68da      	ldr	r2, [r3, #12]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004720:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691a      	ldr	r2, [r3, #16]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69d9      	ldr	r1, [r3, #28]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1a      	ldr	r2, [r3, #32]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0201 	orr.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b088      	sub	sp, #32
 8004788:	af02      	add	r7, sp, #8
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	607a      	str	r2, [r7, #4]
 800478e:	461a      	mov	r2, r3
 8004790:	460b      	mov	r3, r1
 8004792:	817b      	strh	r3, [r7, #10]
 8004794:	4613      	mov	r3, r2
 8004796:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b20      	cmp	r3, #32
 80047a2:	f040 80da 	bne.w	800495a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d101      	bne.n	80047b4 <HAL_I2C_Master_Transmit+0x30>
 80047b0:	2302      	movs	r3, #2
 80047b2:	e0d3      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047bc:	f7ff fb8e 	bl	8003edc <HAL_GetTick>
 80047c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	2319      	movs	r3, #25
 80047c8:	2201      	movs	r2, #1
 80047ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fdc4 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e0be      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2221      	movs	r2, #33	; 0x21
 80047e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2210      	movs	r2, #16
 80047ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	893a      	ldrh	r2, [r7, #8]
 80047fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800480a:	b29b      	uxth	r3, r3
 800480c:	2bff      	cmp	r3, #255	; 0xff
 800480e:	d90e      	bls.n	800482e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	22ff      	movs	r2, #255	; 0xff
 8004814:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800481a:	b2da      	uxtb	r2, r3
 800481c:	8979      	ldrh	r1, [r7, #10]
 800481e:	4b51      	ldr	r3, [pc, #324]	; (8004964 <HAL_I2C_Master_Transmit+0x1e0>)
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 ffd4 	bl	80057d4 <I2C_TransferConfig>
 800482c:	e06c      	b.n	8004908 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800483c:	b2da      	uxtb	r2, r3
 800483e:	8979      	ldrh	r1, [r7, #10]
 8004840:	4b48      	ldr	r3, [pc, #288]	; (8004964 <HAL_I2C_Master_Transmit+0x1e0>)
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 ffc3 	bl	80057d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800484e:	e05b      	b.n	8004908 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	6a39      	ldr	r1, [r7, #32]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 fdd0 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e07b      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004868:	781a      	ldrb	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d034      	beq.n	8004908 <HAL_I2C_Master_Transmit+0x184>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d130      	bne.n	8004908 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	9300      	str	r3, [sp, #0]
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	2200      	movs	r2, #0
 80048ae:	2180      	movs	r1, #128	; 0x80
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f000 fd53 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e04d      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	2bff      	cmp	r3, #255	; 0xff
 80048c8:	d90e      	bls.n	80048e8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	22ff      	movs	r2, #255	; 0xff
 80048ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	8979      	ldrh	r1, [r7, #10]
 80048d8:	2300      	movs	r3, #0
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 ff77 	bl	80057d4 <I2C_TransferConfig>
 80048e6:	e00f      	b.n	8004908 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	8979      	ldrh	r1, [r7, #10]
 80048fa:	2300      	movs	r3, #0
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 ff66 	bl	80057d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d19e      	bne.n	8004850 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	6a39      	ldr	r1, [r7, #32]
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 fdb6 	bl	8005488 <I2C_WaitOnSTOPFlagUntilTimeout>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e01a      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2220      	movs	r2, #32
 800492c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6859      	ldr	r1, [r3, #4]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <HAL_I2C_Master_Transmit+0x1e4>)
 800493a:	400b      	ands	r3, r1
 800493c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004956:	2300      	movs	r3, #0
 8004958:	e000      	b.n	800495c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800495a:	2302      	movs	r3, #2
  }
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	80002000 	.word	0x80002000
 8004968:	fe00e800 	.word	0xfe00e800

0800496c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b088      	sub	sp, #32
 8004970:	af02      	add	r7, sp, #8
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	607a      	str	r2, [r7, #4]
 8004976:	461a      	mov	r2, r3
 8004978:	460b      	mov	r3, r1
 800497a:	817b      	strh	r3, [r7, #10]
 800497c:	4613      	mov	r3, r2
 800497e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b20      	cmp	r3, #32
 800498a:	f040 80db 	bne.w	8004b44 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004994:	2b01      	cmp	r3, #1
 8004996:	d101      	bne.n	800499c <HAL_I2C_Master_Receive+0x30>
 8004998:	2302      	movs	r3, #2
 800499a:	e0d4      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80049a4:	f7ff fa9a 	bl	8003edc <HAL_GetTick>
 80049a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	2319      	movs	r3, #25
 80049b0:	2201      	movs	r2, #1
 80049b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 fcd0 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e0bf      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2222      	movs	r2, #34	; 0x22
 80049ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2210      	movs	r2, #16
 80049d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	893a      	ldrh	r2, [r7, #8]
 80049e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2bff      	cmp	r3, #255	; 0xff
 80049f6:	d90e      	bls.n	8004a16 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	22ff      	movs	r2, #255	; 0xff
 80049fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	8979      	ldrh	r1, [r7, #10]
 8004a06:	4b52      	ldr	r3, [pc, #328]	; (8004b50 <HAL_I2C_Master_Receive+0x1e4>)
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 fee0 	bl	80057d4 <I2C_TransferConfig>
 8004a14:	e06d      	b.n	8004af2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	b2da      	uxtb	r2, r3
 8004a26:	8979      	ldrh	r1, [r7, #10]
 8004a28:	4b49      	ldr	r3, [pc, #292]	; (8004b50 <HAL_I2C_Master_Receive+0x1e4>)
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 fecf 	bl	80057d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004a36:	e05c      	b.n	8004af2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	6a39      	ldr	r1, [r7, #32]
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fd67 	bl	8005510 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e07c      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5e:	1c5a      	adds	r2, r3, #1
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d034      	beq.n	8004af2 <HAL_I2C_Master_Receive+0x186>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d130      	bne.n	8004af2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	2200      	movs	r2, #0
 8004a98:	2180      	movs	r1, #128	; 0x80
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fc5e 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e04d      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	2bff      	cmp	r3, #255	; 0xff
 8004ab2:	d90e      	bls.n	8004ad2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	22ff      	movs	r2, #255	; 0xff
 8004ab8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	8979      	ldrh	r1, [r7, #10]
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 fe82 	bl	80057d4 <I2C_TransferConfig>
 8004ad0:	e00f      	b.n	8004af2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	8979      	ldrh	r1, [r7, #10]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004aec:	68f8      	ldr	r0, [r7, #12]
 8004aee:	f000 fe71 	bl	80057d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d19d      	bne.n	8004a38 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	6a39      	ldr	r1, [r7, #32]
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 fcc1 	bl	8005488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e01a      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2220      	movs	r2, #32
 8004b16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6859      	ldr	r1, [r3, #4]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b0c      	ldr	r3, [pc, #48]	; (8004b54 <HAL_I2C_Master_Receive+0x1e8>)
 8004b24:	400b      	ands	r3, r1
 8004b26:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	e000      	b.n	8004b46 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004b44:	2302      	movs	r3, #2
  }
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	80002400 	.word	0x80002400
 8004b54:	fe00e800 	.word	0xfe00e800

08004b58 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	4608      	mov	r0, r1
 8004b62:	4611      	mov	r1, r2
 8004b64:	461a      	mov	r2, r3
 8004b66:	4603      	mov	r3, r0
 8004b68:	817b      	strh	r3, [r7, #10]
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	813b      	strh	r3, [r7, #8]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	f040 80f9 	bne.w	8004d72 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d002      	beq.n	8004b8c <HAL_I2C_Mem_Write+0x34>
 8004b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d105      	bne.n	8004b98 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b92:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e0ed      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d101      	bne.n	8004ba6 <HAL_I2C_Mem_Write+0x4e>
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	e0e6      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004bae:	f7ff f995 	bl	8003edc <HAL_GetTick>
 8004bb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2319      	movs	r3, #25
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fbcb 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e0d1      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2221      	movs	r2, #33	; 0x21
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2240      	movs	r2, #64	; 0x40
 8004bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a3a      	ldr	r2, [r7, #32]
 8004bea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004bf0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004bf8:	88f8      	ldrh	r0, [r7, #6]
 8004bfa:	893a      	ldrh	r2, [r7, #8]
 8004bfc:	8979      	ldrh	r1, [r7, #10]
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	9301      	str	r3, [sp, #4]
 8004c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	4603      	mov	r3, r0
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fadb 	bl	80051c4 <I2C_RequestMemoryWrite>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e0a9      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	2bff      	cmp	r3, #255	; 0xff
 8004c28:	d90e      	bls.n	8004c48 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	22ff      	movs	r2, #255	; 0xff
 8004c2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	8979      	ldrh	r1, [r7, #10]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 fdc7 	bl	80057d4 <I2C_TransferConfig>
 8004c46:	e00f      	b.n	8004c68 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	8979      	ldrh	r1, [r7, #10]
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 fdb6 	bl	80057d4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 fbc4 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e07b      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c80:	781a      	ldrb	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d034      	beq.n	8004d20 <HAL_I2C_Mem_Write+0x1c8>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d130      	bne.n	8004d20 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2180      	movs	r1, #128	; 0x80
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fb47 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d001      	beq.n	8004cd8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e04d      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2bff      	cmp	r3, #255	; 0xff
 8004ce0:	d90e      	bls.n	8004d00 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	22ff      	movs	r2, #255	; 0xff
 8004ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	8979      	ldrh	r1, [r7, #10]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fd6b 	bl	80057d4 <I2C_TransferConfig>
 8004cfe:	e00f      	b.n	8004d20 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0e:	b2da      	uxtb	r2, r3
 8004d10:	8979      	ldrh	r1, [r7, #10]
 8004d12:	2300      	movs	r3, #0
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f000 fd5a 	bl	80057d4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d19e      	bne.n	8004c68 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fbaa 	bl	8005488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e01a      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2220      	movs	r2, #32
 8004d44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6859      	ldr	r1, [r3, #4]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	4b0a      	ldr	r3, [pc, #40]	; (8004d7c <HAL_I2C_Mem_Write+0x224>)
 8004d52:	400b      	ands	r3, r1
 8004d54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e000      	b.n	8004d74 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004d72:	2302      	movs	r3, #2
  }
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3718      	adds	r7, #24
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	fe00e800 	.word	0xfe00e800

08004d80 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	4608      	mov	r0, r1
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4603      	mov	r3, r0
 8004d90:	817b      	strh	r3, [r7, #10]
 8004d92:	460b      	mov	r3, r1
 8004d94:	813b      	strh	r3, [r7, #8]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	f040 80fd 	bne.w	8004fa2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_I2C_Mem_Read+0x34>
 8004dae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d105      	bne.n	8004dc0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e0f1      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_I2C_Mem_Read+0x4e>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0ea      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dd6:	f7ff f881 	bl	8003edc <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	2319      	movs	r3, #25
 8004de2:	2201      	movs	r2, #1
 8004de4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fab7 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e0d5      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2222      	movs	r2, #34	; 0x22
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2240      	movs	r2, #64	; 0x40
 8004e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a3a      	ldr	r2, [r7, #32]
 8004e12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004e18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e20:	88f8      	ldrh	r0, [r7, #6]
 8004e22:	893a      	ldrh	r2, [r7, #8]
 8004e24:	8979      	ldrh	r1, [r7, #10]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	9301      	str	r3, [sp, #4]
 8004e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	4603      	mov	r3, r0
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 fa1b 	bl	800526c <I2C_RequestMemoryRead>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0ad      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2bff      	cmp	r3, #255	; 0xff
 8004e50:	d90e      	bls.n	8004e70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	22ff      	movs	r2, #255	; 0xff
 8004e56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	8979      	ldrh	r1, [r7, #10]
 8004e60:	4b52      	ldr	r3, [pc, #328]	; (8004fac <HAL_I2C_Mem_Read+0x22c>)
 8004e62:	9300      	str	r3, [sp, #0]
 8004e64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 fcb3 	bl	80057d4 <I2C_TransferConfig>
 8004e6e:	e00f      	b.n	8004e90 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	8979      	ldrh	r1, [r7, #10]
 8004e82:	4b4a      	ldr	r3, [pc, #296]	; (8004fac <HAL_I2C_Mem_Read+0x22c>)
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fca2 	bl	80057d4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e96:	2200      	movs	r2, #0
 8004e98:	2104      	movs	r1, #4
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fa5e 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e07c      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d034      	beq.n	8004f50 <HAL_I2C_Mem_Read+0x1d0>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d130      	bne.n	8004f50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	2180      	movs	r1, #128	; 0x80
 8004ef8:	68f8      	ldr	r0, [r7, #12]
 8004efa:	f000 fa2f 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e04d      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	2bff      	cmp	r3, #255	; 0xff
 8004f10:	d90e      	bls.n	8004f30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	22ff      	movs	r2, #255	; 0xff
 8004f16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	8979      	ldrh	r1, [r7, #10]
 8004f20:	2300      	movs	r3, #0
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fc53 	bl	80057d4 <I2C_TransferConfig>
 8004f2e:	e00f      	b.n	8004f50 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3e:	b2da      	uxtb	r2, r3
 8004f40:	8979      	ldrh	r1, [r7, #10]
 8004f42:	2300      	movs	r3, #0
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 fc42 	bl	80057d4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d19a      	bne.n	8004e90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fa92 	bl	8005488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e01a      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2220      	movs	r2, #32
 8004f74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6859      	ldr	r1, [r3, #4]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	4b0b      	ldr	r3, [pc, #44]	; (8004fb0 <HAL_I2C_Mem_Read+0x230>)
 8004f82:	400b      	ands	r3, r1
 8004f84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	e000      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004fa2:	2302      	movs	r3, #2
  }
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	80002400 	.word	0x80002400
 8004fb0:	fe00e800 	.word	0xfe00e800

08004fb4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08a      	sub	sp, #40	; 0x28
 8004fb8:	af02      	add	r7, sp, #8
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	f040 80f1 	bne.w	80051b8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe4:	d101      	bne.n	8004fea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e0e7      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_I2C_IsDeviceReady+0x44>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e0e0      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2224      	movs	r2, #36	; 0x24
 8005004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d107      	bne.n	8005026 <HAL_I2C_IsDeviceReady+0x72>
 8005016:	897b      	ldrh	r3, [r7, #10]
 8005018:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800501c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005020:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005024:	e004      	b.n	8005030 <HAL_I2C_IsDeviceReady+0x7c>
 8005026:	897b      	ldrh	r3, [r7, #10]
 8005028:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800502c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	6812      	ldr	r2, [r2, #0]
 8005034:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005036:	f7fe ff51 	bl	8003edc <HAL_GetTick>
 800503a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	f003 0320 	and.w	r3, r3, #32
 8005046:	2b20      	cmp	r3, #32
 8005048:	bf0c      	ite	eq
 800504a:	2301      	moveq	r3, #1
 800504c:	2300      	movne	r3, #0
 800504e:	b2db      	uxtb	r3, r3
 8005050:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	2b10      	cmp	r3, #16
 800505e:	bf0c      	ite	eq
 8005060:	2301      	moveq	r3, #1
 8005062:	2300      	movne	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005068:	e034      	b.n	80050d4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005070:	d01a      	beq.n	80050a8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005072:	f7fe ff33 	bl	8003edc <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d302      	bcc.n	8005088 <HAL_I2C_IsDeviceReady+0xd4>
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10f      	bne.n	80050a8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005094:	f043 0220 	orr.w	r2, r3, #32
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e088      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	f003 0320 	and.w	r3, r3, #32
 80050b2:	2b20      	cmp	r3, #32
 80050b4:	bf0c      	ite	eq
 80050b6:	2301      	moveq	r3, #1
 80050b8:	2300      	movne	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	f003 0310 	and.w	r3, r3, #16
 80050c8:	2b10      	cmp	r3, #16
 80050ca:	bf0c      	ite	eq
 80050cc:	2301      	moveq	r3, #1
 80050ce:	2300      	movne	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80050d4:	7ffb      	ldrb	r3, [r7, #31]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HAL_I2C_IsDeviceReady+0x12c>
 80050da:	7fbb      	ldrb	r3, [r7, #30]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0c4      	beq.n	800506a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b10      	cmp	r3, #16
 80050ec:	d01a      	beq.n	8005124 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2200      	movs	r2, #0
 80050f6:	2120      	movs	r1, #32
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f92f 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e058      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2220      	movs	r2, #32
 800510e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8005120:	2300      	movs	r3, #0
 8005122:	e04a      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2200      	movs	r2, #0
 800512c:	2120      	movs	r1, #32
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f914 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e03d      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2210      	movs	r2, #16
 8005144:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2220      	movs	r2, #32
 800514c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	429a      	cmp	r2, r3
 8005154:	d118      	bne.n	8005188 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005164:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2200      	movs	r2, #0
 800516e:	2120      	movs	r1, #32
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f8f3 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e01c      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2220      	movs	r2, #32
 8005186:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3301      	adds	r3, #1
 800518c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	429a      	cmp	r2, r3
 8005194:	f63f af3b 	bhi.w	800500e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a4:	f043 0220 	orr.w	r2, r3, #32
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80051b8:	2302      	movs	r3, #2
  }
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3720      	adds	r7, #32
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
	...

080051c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af02      	add	r7, sp, #8
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	4608      	mov	r0, r1
 80051ce:	4611      	mov	r1, r2
 80051d0:	461a      	mov	r2, r3
 80051d2:	4603      	mov	r3, r0
 80051d4:	817b      	strh	r3, [r7, #10]
 80051d6:	460b      	mov	r3, r1
 80051d8:	813b      	strh	r3, [r7, #8]
 80051da:	4613      	mov	r3, r2
 80051dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80051de:	88fb      	ldrh	r3, [r7, #6]
 80051e0:	b2da      	uxtb	r2, r3
 80051e2:	8979      	ldrh	r1, [r7, #10]
 80051e4:	4b20      	ldr	r3, [pc, #128]	; (8005268 <I2C_RequestMemoryWrite+0xa4>)
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 faf1 	bl	80057d4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	69b9      	ldr	r1, [r7, #24]
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f8ff 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e02c      	b.n	8005260 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005206:	88fb      	ldrh	r3, [r7, #6]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d105      	bne.n	8005218 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800520c:	893b      	ldrh	r3, [r7, #8]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	629a      	str	r2, [r3, #40]	; 0x28
 8005216:	e015      	b.n	8005244 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005218:	893b      	ldrh	r3, [r7, #8]
 800521a:	0a1b      	lsrs	r3, r3, #8
 800521c:	b29b      	uxth	r3, r3
 800521e:	b2da      	uxtb	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005226:	69fa      	ldr	r2, [r7, #28]
 8005228:	69b9      	ldr	r1, [r7, #24]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 f8e5 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e012      	b.n	8005260 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800523a:	893b      	ldrh	r3, [r7, #8]
 800523c:	b2da      	uxtb	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	2200      	movs	r2, #0
 800524c:	2180      	movs	r1, #128	; 0x80
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 f884 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e000      	b.n	8005260 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	80002000 	.word	0x80002000

0800526c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	4608      	mov	r0, r1
 8005276:	4611      	mov	r1, r2
 8005278:	461a      	mov	r2, r3
 800527a:	4603      	mov	r3, r0
 800527c:	817b      	strh	r3, [r7, #10]
 800527e:	460b      	mov	r3, r1
 8005280:	813b      	strh	r3, [r7, #8]
 8005282:	4613      	mov	r3, r2
 8005284:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005286:	88fb      	ldrh	r3, [r7, #6]
 8005288:	b2da      	uxtb	r2, r3
 800528a:	8979      	ldrh	r1, [r7, #10]
 800528c:	4b20      	ldr	r3, [pc, #128]	; (8005310 <I2C_RequestMemoryRead+0xa4>)
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	2300      	movs	r3, #0
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f000 fa9e 	bl	80057d4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005298:	69fa      	ldr	r2, [r7, #28]
 800529a:	69b9      	ldr	r1, [r7, #24]
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 f8ac 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e02c      	b.n	8005306 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d105      	bne.n	80052be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052b2:	893b      	ldrh	r3, [r7, #8]
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	629a      	str	r2, [r3, #40]	; 0x28
 80052bc:	e015      	b.n	80052ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052be:	893b      	ldrh	r3, [r7, #8]
 80052c0:	0a1b      	lsrs	r3, r3, #8
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052cc:	69fa      	ldr	r2, [r7, #28]
 80052ce:	69b9      	ldr	r1, [r7, #24]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 f892 	bl	80053fa <I2C_WaitOnTXISFlagUntilTimeout>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e012      	b.n	8005306 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052e0:	893b      	ldrh	r3, [r7, #8]
 80052e2:	b2da      	uxtb	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	2200      	movs	r2, #0
 80052f2:	2140      	movs	r1, #64	; 0x40
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f831 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e000      	b.n	8005306 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	80002000 	.word	0x80002000

08005314 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b02      	cmp	r3, #2
 8005328:	d103      	bne.n	8005332 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2200      	movs	r2, #0
 8005330:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b01      	cmp	r3, #1
 800533e:	d007      	beq.n	8005350 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699a      	ldr	r2, [r3, #24]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0201 	orr.w	r2, r2, #1
 800534e:	619a      	str	r2, [r3, #24]
  }
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800536c:	e031      	b.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005374:	d02d      	beq.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005376:	f7fe fdb1 	bl	8003edc <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	429a      	cmp	r2, r3
 8005384:	d302      	bcc.n	800538c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d122      	bne.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699a      	ldr	r2, [r3, #24]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	4013      	ands	r3, r2
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	429a      	cmp	r2, r3
 800539a:	bf0c      	ite	eq
 800539c:	2301      	moveq	r3, #1
 800539e:	2300      	movne	r3, #0
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	461a      	mov	r2, r3
 80053a4:	79fb      	ldrb	r3, [r7, #7]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d113      	bne.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ae:	f043 0220 	orr.w	r2, r3, #32
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2220      	movs	r2, #32
 80053ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e00f      	b.n	80053f2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	699a      	ldr	r2, [r3, #24]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	4013      	ands	r3, r2
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	429a      	cmp	r2, r3
 80053e0:	bf0c      	ite	eq
 80053e2:	2301      	moveq	r3, #1
 80053e4:	2300      	movne	r3, #0
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	461a      	mov	r2, r3
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d0be      	beq.n	800536e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b084      	sub	sp, #16
 80053fe:	af00      	add	r7, sp, #0
 8005400:	60f8      	str	r0, [r7, #12]
 8005402:	60b9      	str	r1, [r7, #8]
 8005404:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005406:	e033      	b.n	8005470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f901 	bl	8005614 <I2C_IsErrorOccurred>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e031      	b.n	8005480 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005422:	d025      	beq.n	8005470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005424:	f7fe fd5a 	bl	8003edc <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	429a      	cmp	r2, r3
 8005432:	d302      	bcc.n	800543a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d11a      	bne.n	8005470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b02      	cmp	r3, #2
 8005446:	d013      	beq.n	8005470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544c:	f043 0220 	orr.w	r2, r3, #32
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e007      	b.n	8005480 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b02      	cmp	r3, #2
 800547c:	d1c4      	bne.n	8005408 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800547e:	2300      	movs	r3, #0
}
 8005480:	4618      	mov	r0, r3
 8005482:	3710      	adds	r7, #16
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005494:	e02f      	b.n	80054f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f8ba 	bl	8005614 <I2C_IsErrorOccurred>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e02d      	b.n	8005506 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054aa:	f7fe fd17 	bl	8003edc <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d302      	bcc.n	80054c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d11a      	bne.n	80054f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	f003 0320 	and.w	r3, r3, #32
 80054ca:	2b20      	cmp	r3, #32
 80054cc:	d013      	beq.n	80054f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d2:	f043 0220 	orr.w	r2, r3, #32
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2220      	movs	r2, #32
 80054de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e007      	b.n	8005506 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	f003 0320 	and.w	r3, r3, #32
 8005500:	2b20      	cmp	r3, #32
 8005502:	d1c8      	bne.n	8005496 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
	...

08005510 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800551c:	e06b      	b.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	68b9      	ldr	r1, [r7, #8]
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f000 f876 	bl	8005614 <I2C_IsErrorOccurred>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e069      	b.n	8005606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b20      	cmp	r3, #32
 800553e:	d138      	bne.n	80055b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b04      	cmp	r3, #4
 800554c:	d105      	bne.n	800555a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	e055      	b.n	8005606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b10      	cmp	r3, #16
 8005566:	d107      	bne.n	8005578 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2210      	movs	r2, #16
 800556e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2204      	movs	r2, #4
 8005574:	645a      	str	r2, [r3, #68]	; 0x44
 8005576:	e002      	b.n	800557e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2220      	movs	r2, #32
 8005584:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6859      	ldr	r1, [r3, #4]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	4b1f      	ldr	r3, [pc, #124]	; (8005610 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8005592:	400b      	ands	r3, r1
 8005594:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2220      	movs	r2, #32
 800559a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e029      	b.n	8005606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fe fc93 	bl	8003edc <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d116      	bne.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	f003 0304 	and.w	r3, r3, #4
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d00f      	beq.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055da:	f043 0220 	orr.w	r2, r3, #32
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2220      	movs	r2, #32
 80055e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e007      	b.n	8005606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b04      	cmp	r3, #4
 8005602:	d18c      	bne.n	800551e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	fe00e800 	.word	0xfe00e800

08005614 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08a      	sub	sp, #40	; 0x28
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800562e:	2300      	movs	r3, #0
 8005630:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	f003 0310 	and.w	r3, r3, #16
 800563c:	2b00      	cmp	r3, #0
 800563e:	d068      	beq.n	8005712 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2210      	movs	r2, #16
 8005646:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005648:	e049      	b.n	80056de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005650:	d045      	beq.n	80056de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005652:	f7fe fc43 	bl	8003edc <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	429a      	cmp	r2, r3
 8005660:	d302      	bcc.n	8005668 <I2C_IsErrorOccurred+0x54>
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d13a      	bne.n	80056de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005672:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800567a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800568a:	d121      	bne.n	80056d0 <I2C_IsErrorOccurred+0xbc>
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005692:	d01d      	beq.n	80056d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005694:	7cfb      	ldrb	r3, [r7, #19]
 8005696:	2b20      	cmp	r3, #32
 8005698:	d01a      	beq.n	80056d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80056aa:	f7fe fc17 	bl	8003edc <HAL_GetTick>
 80056ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056b0:	e00e      	b.n	80056d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80056b2:	f7fe fc13 	bl	8003edc <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b19      	cmp	r3, #25
 80056be:	d907      	bls.n	80056d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	f043 0320 	orr.w	r3, r3, #32
 80056c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80056ce:	e006      	b.n	80056de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	f003 0320 	and.w	r3, r3, #32
 80056da:	2b20      	cmp	r3, #32
 80056dc:	d1e9      	bne.n	80056b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b20      	cmp	r3, #32
 80056ea:	d003      	beq.n	80056f4 <I2C_IsErrorOccurred+0xe0>
 80056ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d0aa      	beq.n	800564a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80056f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d103      	bne.n	8005704 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2220      	movs	r2, #32
 8005702:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	f043 0304 	orr.w	r3, r3, #4
 800570a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00b      	beq.n	800573c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005734:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00b      	beq.n	800575e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005746:	6a3b      	ldr	r3, [r7, #32]
 8005748:	f043 0308 	orr.w	r3, r3, #8
 800574c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005756:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00b      	beq.n	8005780 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	f043 0302 	orr.w	r3, r3, #2
 800576e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005778:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005784:	2b00      	cmp	r3, #0
 8005786:	d01c      	beq.n	80057c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f7ff fdc3 	bl	8005314 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6859      	ldr	r1, [r3, #4]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	4b0d      	ldr	r3, [pc, #52]	; (80057d0 <I2C_IsErrorOccurred+0x1bc>)
 800579a:	400b      	ands	r3, r1
 800579c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057a2:	6a3b      	ldr	r3, [r7, #32]
 80057a4:	431a      	orrs	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2220      	movs	r2, #32
 80057ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80057c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3728      	adds	r7, #40	; 0x28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	fe00e800 	.word	0xfe00e800

080057d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	607b      	str	r3, [r7, #4]
 80057de:	460b      	mov	r3, r1
 80057e0:	817b      	strh	r3, [r7, #10]
 80057e2:	4613      	mov	r3, r2
 80057e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057e6:	897b      	ldrh	r3, [r7, #10]
 80057e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80057ec:	7a7b      	ldrb	r3, [r7, #9]
 80057ee:	041b      	lsls	r3, r3, #16
 80057f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057f4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005802:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685a      	ldr	r2, [r3, #4]
 800580a:	6a3b      	ldr	r3, [r7, #32]
 800580c:	0d5b      	lsrs	r3, r3, #21
 800580e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005812:	4b08      	ldr	r3, [pc, #32]	; (8005834 <I2C_TransferConfig+0x60>)
 8005814:	430b      	orrs	r3, r1
 8005816:	43db      	mvns	r3, r3
 8005818:	ea02 0103 	and.w	r1, r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	430a      	orrs	r2, r1
 8005824:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	03ff63ff 	.word	0x03ff63ff

08005838 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b20      	cmp	r3, #32
 800584c:	d138      	bne.n	80058c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005854:	2b01      	cmp	r3, #1
 8005856:	d101      	bne.n	800585c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005858:	2302      	movs	r3, #2
 800585a:	e032      	b.n	80058c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2224      	movs	r2, #36	; 0x24
 8005868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800588a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6819      	ldr	r1, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	e000      	b.n	80058c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80058c0:	2302      	movs	r3, #2
  }
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b085      	sub	sp, #20
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b20      	cmp	r3, #32
 80058e2:	d139      	bne.n	8005958 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e033      	b.n	800595a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2224      	movs	r2, #36	; 0x24
 80058fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f022 0201 	bic.w	r2, r2, #1
 8005910:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005920:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	021b      	lsls	r3, r3, #8
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0201 	orr.w	r2, r2, #1
 8005942:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	e000      	b.n	800595a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005958:	2302      	movs	r3, #2
  }
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b084      	sub	sp, #16
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e041      	b.n	80059fc <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005980:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f245 5255 	movw	r2, #21845	; 0x5555
 800598a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	6852      	ldr	r2, [r2, #4]
 8005994:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	6892      	ldr	r2, [r2, #8]
 800599e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80059a0:	f7fe fa9c 	bl	8003edc <HAL_GetTick>
 80059a4:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80059a6:	e00f      	b.n	80059c8 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80059a8:	f7fe fa98 	bl	8003edc <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	2b31      	cmp	r3, #49	; 0x31
 80059b4:	d908      	bls.n	80059c8 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	f003 0307 	and.w	r3, r3, #7
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e019      	b.n	80059fc <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e8      	bne.n	80059a8 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	691a      	ldr	r2, [r3, #16]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d005      	beq.n	80059f0 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	68d2      	ldr	r2, [r2, #12]
 80059ec:	611a      	str	r2, [r3, #16]
 80059ee:	e004      	b.n	80059fa <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80059f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005a14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a24:	b480      	push	{r7}
 8005a26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a28:	4b05      	ldr	r3, [pc, #20]	; (8005a40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a04      	ldr	r2, [pc, #16]	; (8005a40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a32:	6013      	str	r3, [r2, #0]
}
 8005a34:	bf00      	nop
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	58000400 	.word	0x58000400

08005a44 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005a48:	4b04      	ldr	r3, [pc, #16]	; (8005a5c <HAL_PWREx_GetVoltageRange+0x18>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	58000400 	.word	0x58000400

08005a60 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8005a60:	b480      	push	{r7}
 8005a62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a72:	d101      	bne.n	8005a78 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005a74:	2301      	movs	r3, #1
 8005a76:	e000      	b.n	8005a7a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005a88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a96:	6013      	str	r3, [r2, #0]
}
 8005a98:	bf00      	nop
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr

08005aa2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8005aa2:	b480      	push	{r7}
 8005aa4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ab4:	6013      	str	r3, [r2, #0]
}
 8005ab6:	bf00      	nop
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005ac4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ace:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ad2:	d101      	bne.n	8005ad8 <LL_RCC_HSE_IsReady+0x18>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e000      	b.n	8005ada <LL_RCC_HSE_IsReady+0x1a>
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ae8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005af6:	6013      	str	r3, [r2, #0]
}
 8005af8:	bf00      	nop
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8005b02:	b480      	push	{r7}
 8005b04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005b06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b14:	6013      	str	r3, [r2, #0]
}
 8005b16:	bf00      	nop
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b32:	d101      	bne.n	8005b38 <LL_RCC_HSI_IsReady+0x18>
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <LL_RCC_HSI_IsReady+0x1a>
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	061b      	lsls	r3, r3, #24
 8005b5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	604b      	str	r3, [r1, #4]
}
 8005b62:	bf00      	nop
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b7e:	f043 0301 	orr.w	r3, r3, #1
 8005b82:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005b86:	bf00      	nop
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8005b90:	b480      	push	{r7}
 8005b92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ba0:	f023 0301 	bic.w	r3, r3, #1
 8005ba4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005ba8:	bf00      	nop
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d101      	bne.n	8005bca <LL_RCC_HSI48_IsReady+0x18>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <LL_RCC_HSI48_IsReady+0x1a>
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005bda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005be6:	f043 0301 	orr.w	r3, r3, #1
 8005bea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bee:	bf00      	nop
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c08:	f023 0301 	bic.w	r3, r3, #1
 8005c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c10:	bf00      	nop
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c2a:	f043 0304 	orr.w	r3, r3, #4
 8005c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c32:	bf00      	nop
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005c40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c4c:	f023 0304 	bic.w	r3, r3, #4
 8005c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c54:	bf00      	nop
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005c62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d101      	bne.n	8005c76 <LL_RCC_LSE_IsReady+0x18>
 8005c72:	2301      	movs	r3, #1
 8005c74:	e000      	b.n	8005c78 <LL_RCC_LSE_IsReady+0x1a>
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8005c82:	b480      	push	{r7}
 8005c84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c9a:	bf00      	nop
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cb4:	f023 0301 	bic.w	r3, r3, #1
 8005cb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005cbc:	bf00      	nop
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d101      	bne.n	8005cde <LL_RCC_LSI1_IsReady+0x18>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <LL_RCC_LSI1_IsReady+0x1a>
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr

08005cea <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8005cea:	b480      	push	{r7}
 8005cec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cfa:	f043 0304 	orr.w	r3, r3, #4
 8005cfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005d02:	bf00      	nop
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005d10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d1c:	f023 0304 	bic.w	r3, r3, #4
 8005d20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d3a:	f003 0308 	and.w	r3, r3, #8
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d101      	bne.n	8005d46 <LL_RCC_LSI2_IsReady+0x18>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e000      	b.n	8005d48 <LL_RCC_LSI2_IsReady+0x1a>
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d62:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	021b      	lsls	r3, r3, #8
 8005d6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8005d80:	b480      	push	{r7}
 8005d82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d8e:	f043 0301 	orr.w	r3, r3, #1
 8005d92:	6013      	str	r3, [r2, #0]
}
 8005d94:	bf00      	nop
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dac:	f023 0301 	bic.w	r3, r3, #1
 8005db0:	6013      	str	r3, [r2, #0]
}
 8005db2:	bf00      	nop
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d101      	bne.n	8005dd2 <LL_RCC_MSI_IsReady+0x16>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e000      	b.n	8005dd4 <LL_RCC_MSI_IsReady+0x18>
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b083      	sub	sp, #12
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005de6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005df0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	600b      	str	r3, [r1, #0]
}
 8005dfa:	bf00      	nop
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8005e06:	b480      	push	{r7}
 8005e08:	b083      	sub	sp, #12
 8005e0a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005e0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e16:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2bb0      	cmp	r3, #176	; 0xb0
 8005e1c:	d901      	bls.n	8005e22 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8005e1e:	23b0      	movs	r3, #176	; 0xb0
 8005e20:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8005e22:	687b      	ldr	r3, [r7, #4]
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	604b      	str	r3, [r1, #4]
}
 8005e4e:	bf00      	nop
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f023 0203 	bic.w	r2, r3, #3
 8005e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	608b      	str	r3, [r1, #8]
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005e82:	b480      	push	{r7}
 8005e84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005e86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f003 030c 	and.w	r3, r3, #12
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005ea2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005eac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	608b      	str	r3, [r1, #8]
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr

08005ec2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	b083      	sub	sp, #12
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005eca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ece:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005ed2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ed6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005ee2:	bf00      	nop
 8005ee4:	370c      	adds	r7, #12
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr

08005eee <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	b083      	sub	sp, #12
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005ef6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005efa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005efe:	f023 020f 	bic.w	r2, r3, #15
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	091b      	lsrs	r3, r3, #4
 8005f06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005f24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	608b      	str	r3, [r1, #8]
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005f56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	608b      	str	r3, [r1, #8]
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005f88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f8c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005fd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fe2:	6013      	str	r3, [r2, #0]
}
 8005fe4:	bf00      	nop
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005ff2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ffc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006000:	6013      	str	r3, [r2, #0]
}
 8006002:	bf00      	nop
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800600c:	b480      	push	{r7}
 800600e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800601a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800601e:	d101      	bne.n	8006024 <LL_RCC_PLL_IsReady+0x18>
 8006020:	2301      	movs	r3, #1
 8006022:	e000      	b.n	8006026 <LL_RCC_PLL_IsReady+0x1a>
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006034:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	0a1b      	lsrs	r3, r3, #8
 800603c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr

0800604a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800604a:	b480      	push	{r7}
 800604c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800604e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8006058:	4618      	mov	r0, r3
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr

08006062 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006062:	b480      	push	{r7}
 8006064:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8006070:	4618      	mov	r0, r3
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800607a:	b480      	push	{r7}
 800607c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800607e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	f003 0303 	and.w	r3, r3, #3
}
 8006088:	4618      	mov	r0, r3
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr

08006092 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006092:	b480      	push	{r7}
 8006094:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060a4:	d101      	bne.n	80060aa <LL_RCC_IsActiveFlag_HPRE+0x18>
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr

080060b6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80060b6:	b480      	push	{r7}
 80060b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80060ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060be:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80060c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060ca:	d101      	bne.n	80060d0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80060cc:	2301      	movs	r3, #1
 80060ce:	e000      	b.n	80060d2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80060e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80060e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060f0:	d101      	bne.n	80060f6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr

08006102 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006102:	b480      	push	{r7}
 8006104:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006110:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006114:	d101      	bne.n	800611a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006116:	2301      	movs	r3, #1
 8006118:	e000      	b.n	800611c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006126:	b480      	push	{r7}
 8006128:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800612a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006134:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006138:	d101      	bne.n	800613e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800613a:	2301      	movs	r3, #1
 800613c:	e000      	b.n	8006140 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
	...

0800614c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800614c:	b590      	push	{r4, r7, lr}
 800614e:	b08d      	sub	sp, #52	; 0x34
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e363      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b00      	cmp	r3, #0
 8006168:	f000 808d 	beq.w	8006286 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800616c:	f7ff fe89 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006170:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006172:	f7ff ff82 	bl	800607a <LL_RCC_PLL_GetMainSource>
 8006176:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <HAL_RCC_OscConfig+0x3e>
 800617e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006180:	2b0c      	cmp	r3, #12
 8006182:	d147      	bne.n	8006214 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006186:	2b01      	cmp	r3, #1
 8006188:	d144      	bne.n	8006214 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e347      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800619a:	f7ff fe34 	bl	8005e06 <LL_RCC_MSI_GetRange>
 800619e:	4603      	mov	r3, r0
 80061a0:	429c      	cmp	r4, r3
 80061a2:	d914      	bls.n	80061ce <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 fd31 	bl	8006c10 <RCC_SetFlashLatencyFromMSIRange>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e336      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061bc:	4618      	mov	r0, r3
 80061be:	f7ff fe0e 	bl	8005dde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff fe32 	bl	8005e30 <LL_RCC_MSI_SetCalibTrimming>
 80061cc:	e013      	b.n	80061f6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff fe03 	bl	8005dde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a1b      	ldr	r3, [r3, #32]
 80061dc:	4618      	mov	r0, r3
 80061de:	f7ff fe27 	bl	8005e30 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fd12 	bl	8006c10 <RCC_SetFlashLatencyFromMSIRange>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e317      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80061f6:	f000 fccb 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 80061fa:	4603      	mov	r3, r0
 80061fc:	4aa4      	ldr	r2, [pc, #656]	; (8006490 <HAL_RCC_OscConfig+0x344>)
 80061fe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006200:	4ba4      	ldr	r3, [pc, #656]	; (8006494 <HAL_RCC_OscConfig+0x348>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f7fd fe1b 	bl	8003e40 <HAL_InitTick>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d039      	beq.n	8006284 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e308      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01e      	beq.n	800625a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800621c:	f7ff fdb0 	bl	8005d80 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006220:	f7fd fe5c 	bl	8003edc <HAL_GetTick>
 8006224:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006228:	f7fd fe58 	bl	8003edc <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b02      	cmp	r3, #2
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e2f5      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800623a:	f7ff fdbf 	bl	8005dbc <LL_RCC_MSI_IsReady>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f1      	beq.n	8006228 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff fdc8 	bl	8005dde <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	4618      	mov	r0, r3
 8006254:	f7ff fdec 	bl	8005e30 <LL_RCC_MSI_SetCalibTrimming>
 8006258:	e015      	b.n	8006286 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800625a:	f7ff fda0 	bl	8005d9e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800625e:	f7fd fe3d 	bl	8003edc <HAL_GetTick>
 8006262:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006264:	e008      	b.n	8006278 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006266:	f7fd fe39 	bl	8003edc <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d901      	bls.n	8006278 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e2d6      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006278:	f7ff fda0 	bl	8005dbc <LL_RCC_MSI_IsReady>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1f1      	bne.n	8006266 <HAL_RCC_OscConfig+0x11a>
 8006282:	e000      	b.n	8006286 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006284:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d047      	beq.n	8006322 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006292:	f7ff fdf6 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006296:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006298:	f7ff feef 	bl	800607a <LL_RCC_PLL_GetMainSource>
 800629c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d005      	beq.n	80062b0 <HAL_RCC_OscConfig+0x164>
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	2b0c      	cmp	r3, #12
 80062a8:	d108      	bne.n	80062bc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	2b03      	cmp	r3, #3
 80062ae:	d105      	bne.n	80062bc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d134      	bne.n	8006322 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e2b4      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062c4:	d102      	bne.n	80062cc <HAL_RCC_OscConfig+0x180>
 80062c6:	f7ff fbdd 	bl	8005a84 <LL_RCC_HSE_Enable>
 80062ca:	e001      	b.n	80062d0 <HAL_RCC_OscConfig+0x184>
 80062cc:	f7ff fbe9 	bl	8005aa2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d012      	beq.n	80062fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d8:	f7fd fe00 	bl	8003edc <HAL_GetTick>
 80062dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062e0:	f7fd fdfc 	bl	8003edc <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b64      	cmp	r3, #100	; 0x64
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e299      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80062f2:	f7ff fbe5 	bl	8005ac0 <LL_RCC_HSE_IsReady>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0f1      	beq.n	80062e0 <HAL_RCC_OscConfig+0x194>
 80062fc:	e011      	b.n	8006322 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062fe:	f7fd fded 	bl	8003edc <HAL_GetTick>
 8006302:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006304:	e008      	b.n	8006318 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006306:	f7fd fde9 	bl	8003edc <HAL_GetTick>
 800630a:	4602      	mov	r2, r0
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	2b64      	cmp	r3, #100	; 0x64
 8006312:	d901      	bls.n	8006318 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e286      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006318:	f7ff fbd2 	bl	8005ac0 <LL_RCC_HSE_IsReady>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1f1      	bne.n	8006306 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d04c      	beq.n	80063c8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800632e:	f7ff fda8 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006332:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006334:	f7ff fea1 	bl	800607a <LL_RCC_PLL_GetMainSource>
 8006338:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	2b04      	cmp	r3, #4
 800633e:	d005      	beq.n	800634c <HAL_RCC_OscConfig+0x200>
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	2b0c      	cmp	r3, #12
 8006344:	d10e      	bne.n	8006364 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d10b      	bne.n	8006364 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e266      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fbf1 	bl	8005b44 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006362:	e031      	b.n	80063c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d019      	beq.n	80063a0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800636c:	f7ff fbba 	bl	8005ae4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006370:	f7fd fdb4 	bl	8003edc <HAL_GetTick>
 8006374:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006376:	e008      	b.n	800638a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006378:	f7fd fdb0 	bl	8003edc <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	2b02      	cmp	r3, #2
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e24d      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800638a:	f7ff fbc9 	bl	8005b20 <LL_RCC_HSI_IsReady>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0f1      	beq.n	8006378 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	4618      	mov	r0, r3
 800639a:	f7ff fbd3 	bl	8005b44 <LL_RCC_HSI_SetCalibTrimming>
 800639e:	e013      	b.n	80063c8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063a0:	f7ff fbaf 	bl	8005b02 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a4:	f7fd fd9a 	bl	8003edc <HAL_GetTick>
 80063a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80063aa:	e008      	b.n	80063be <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ac:	f7fd fd96 	bl	8003edc <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d901      	bls.n	80063be <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e233      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80063be:	f7ff fbaf 	bl	8005b20 <LL_RCC_HSI_IsReady>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1f1      	bne.n	80063ac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0308 	and.w	r3, r3, #8
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d106      	bne.n	80063e2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80a3 	beq.w	8006528 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d076      	beq.n	80064d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0310 	and.w	r3, r3, #16
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d046      	beq.n	8006484 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80063f6:	f7ff fc66 	bl	8005cc6 <LL_RCC_LSI1_IsReady>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d113      	bne.n	8006428 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006400:	f7ff fc3f 	bl	8005c82 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006404:	f7fd fd6a 	bl	8003edc <HAL_GetTick>
 8006408:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800640a:	e008      	b.n	800641e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800640c:	f7fd fd66 	bl	8003edc <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	2b02      	cmp	r3, #2
 8006418:	d901      	bls.n	800641e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e203      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800641e:	f7ff fc52 	bl	8005cc6 <LL_RCC_LSI1_IsReady>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0f1      	beq.n	800640c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006428:	f7ff fc5f 	bl	8005cea <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642c:	f7fd fd56 	bl	8003edc <HAL_GetTick>
 8006430:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006432:	e008      	b.n	8006446 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006434:	f7fd fd52 	bl	8003edc <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b03      	cmp	r3, #3
 8006440:	d901      	bls.n	8006446 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e1ef      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006446:	f7ff fc72 	bl	8005d2e <LL_RCC_LSI2_IsReady>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f1      	beq.n	8006434 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff fc7c 	bl	8005d52 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800645a:	f7ff fc23 	bl	8005ca4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800645e:	f7fd fd3d 	bl	8003edc <HAL_GetTick>
 8006462:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006464:	e008      	b.n	8006478 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006466:	f7fd fd39 	bl	8003edc <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b02      	cmp	r3, #2
 8006472:	d901      	bls.n	8006478 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e1d6      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006478:	f7ff fc25 	bl	8005cc6 <LL_RCC_LSI1_IsReady>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1f1      	bne.n	8006466 <HAL_RCC_OscConfig+0x31a>
 8006482:	e051      	b.n	8006528 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8006484:	f7ff fbfd 	bl	8005c82 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006488:	f7fd fd28 	bl	8003edc <HAL_GetTick>
 800648c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800648e:	e00c      	b.n	80064aa <HAL_RCC_OscConfig+0x35e>
 8006490:	20000040 	.word	0x20000040
 8006494:	20000044 	.word	0x20000044
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006498:	f7fd fd20 	bl	8003edc <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e1bd      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80064aa:	f7ff fc0c 	bl	8005cc6 <LL_RCC_LSI1_IsReady>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0f1      	beq.n	8006498 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80064b4:	f7ff fc2a 	bl	8005d0c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80064b8:	e008      	b.n	80064cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80064ba:	f7fd fd0f 	bl	8003edc <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d901      	bls.n	80064cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e1ac      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80064cc:	f7ff fc2f 	bl	8005d2e <LL_RCC_LSI2_IsReady>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1f1      	bne.n	80064ba <HAL_RCC_OscConfig+0x36e>
 80064d6:	e027      	b.n	8006528 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80064d8:	f7ff fc18 	bl	8005d0c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064dc:	f7fd fcfe 	bl	8003edc <HAL_GetTick>
 80064e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80064e2:	e008      	b.n	80064f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80064e4:	f7fd fcfa 	bl	8003edc <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	2b03      	cmp	r3, #3
 80064f0:	d901      	bls.n	80064f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e197      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80064f6:	f7ff fc1a 	bl	8005d2e <LL_RCC_LSI2_IsReady>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f1      	bne.n	80064e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8006500:	f7ff fbd0 	bl	8005ca4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006504:	f7fd fcea 	bl	8003edc <HAL_GetTick>
 8006508:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800650c:	f7fd fce6 	bl	8003edc <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e183      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800651e:	f7ff fbd2 	bl	8005cc6 <LL_RCC_LSI1_IsReady>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1f1      	bne.n	800650c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b00      	cmp	r3, #0
 8006532:	d05b      	beq.n	80065ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006534:	4ba7      	ldr	r3, [pc, #668]	; (80067d4 <HAL_RCC_OscConfig+0x688>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800653c:	2b00      	cmp	r3, #0
 800653e:	d114      	bne.n	800656a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006540:	f7ff fa70 	bl	8005a24 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006544:	f7fd fcca 	bl	8003edc <HAL_GetTick>
 8006548:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800654a:	e008      	b.n	800655e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800654c:	f7fd fcc6 	bl	8003edc <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b02      	cmp	r3, #2
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e163      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800655e:	4b9d      	ldr	r3, [pc, #628]	; (80067d4 <HAL_RCC_OscConfig+0x688>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006566:	2b00      	cmp	r3, #0
 8006568:	d0f0      	beq.n	800654c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d102      	bne.n	8006578 <HAL_RCC_OscConfig+0x42c>
 8006572:	f7ff fb30 	bl	8005bd6 <LL_RCC_LSE_Enable>
 8006576:	e00c      	b.n	8006592 <HAL_RCC_OscConfig+0x446>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	2b05      	cmp	r3, #5
 800657e:	d104      	bne.n	800658a <HAL_RCC_OscConfig+0x43e>
 8006580:	f7ff fb4b 	bl	8005c1a <LL_RCC_LSE_EnableBypass>
 8006584:	f7ff fb27 	bl	8005bd6 <LL_RCC_LSE_Enable>
 8006588:	e003      	b.n	8006592 <HAL_RCC_OscConfig+0x446>
 800658a:	f7ff fb35 	bl	8005bf8 <LL_RCC_LSE_Disable>
 800658e:	f7ff fb55 	bl	8005c3c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d014      	beq.n	80065c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800659a:	f7fd fc9f 	bl	8003edc <HAL_GetTick>
 800659e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80065a0:	e00a      	b.n	80065b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a2:	f7fd fc9b 	bl	8003edc <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d901      	bls.n	80065b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80065b4:	2303      	movs	r3, #3
 80065b6:	e136      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80065b8:	f7ff fb51 	bl	8005c5e <LL_RCC_LSE_IsReady>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0ef      	beq.n	80065a2 <HAL_RCC_OscConfig+0x456>
 80065c2:	e013      	b.n	80065ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c4:	f7fd fc8a 	bl	8003edc <HAL_GetTick>
 80065c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80065ca:	e00a      	b.n	80065e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065cc:	f7fd fc86 	bl	8003edc <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065da:	4293      	cmp	r3, r2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e121      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80065e2:	f7ff fb3c 	bl	8005c5e <LL_RCC_LSE_IsReady>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1ef      	bne.n	80065cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d02c      	beq.n	8006652 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d014      	beq.n	800662a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006600:	f7ff fab5 	bl	8005b6e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006604:	f7fd fc6a 	bl	8003edc <HAL_GetTick>
 8006608:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800660c:	f7fd fc66 	bl	8003edc <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e103      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800661e:	f7ff fac8 	bl	8005bb2 <LL_RCC_HSI48_IsReady>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0f1      	beq.n	800660c <HAL_RCC_OscConfig+0x4c0>
 8006628:	e013      	b.n	8006652 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800662a:	f7ff fab1 	bl	8005b90 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800662e:	f7fd fc55 	bl	8003edc <HAL_GetTick>
 8006632:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006634:	e008      	b.n	8006648 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006636:	f7fd fc51 	bl	8003edc <HAL_GetTick>
 800663a:	4602      	mov	r2, r0
 800663c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d901      	bls.n	8006648 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e0ee      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006648:	f7ff fab3 	bl	8005bb2 <LL_RCC_HSI48_IsReady>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f1      	bne.n	8006636 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006656:	2b00      	cmp	r3, #0
 8006658:	f000 80e4 	beq.w	8006824 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800665c:	f7ff fc11 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006660:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006662:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800666e:	2b02      	cmp	r3, #2
 8006670:	f040 80b4 	bne.w	80067dc <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f003 0203 	and.w	r2, r3, #3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667e:	429a      	cmp	r2, r3
 8006680:	d123      	bne.n	80066ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800668c:	429a      	cmp	r2, r3
 800668e:	d11c      	bne.n	80066ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	0a1b      	lsrs	r3, r3, #8
 8006694:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800669c:	429a      	cmp	r2, r3
 800669e:	d114      	bne.n	80066ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d10d      	bne.n	80066ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d106      	bne.n	80066ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d05d      	beq.n	8006786 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b0c      	cmp	r3, #12
 80066ce:	d058      	beq.n	8006782 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80066d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e0a1      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80066e2:	f7ff fc84 	bl	8005fee <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80066e6:	f7fd fbf9 	bl	8003edc <HAL_GetTick>
 80066ea:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066ec:	e008      	b.n	8006700 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066ee:	f7fd fbf5 	bl	8003edc <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e092      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006700:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1ef      	bne.n	80066ee <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800670e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	4b30      	ldr	r3, [pc, #192]	; (80067d8 <HAL_RCC_OscConfig+0x68c>)
 8006716:	4013      	ands	r3, r2
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006720:	4311      	orrs	r1, r2
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006726:	0212      	lsls	r2, r2, #8
 8006728:	4311      	orrs	r1, r2
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800672e:	4311      	orrs	r1, r2
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006734:	4311      	orrs	r1, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800673a:	430a      	orrs	r2, r1
 800673c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006740:	4313      	orrs	r3, r2
 8006742:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006744:	f7ff fc44 	bl	8005fd0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006748:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006756:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006758:	f7fd fbc0 	bl	8003edc <HAL_GetTick>
 800675c:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800675e:	e008      	b.n	8006772 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006760:	f7fd fbbc 	bl	8003edc <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d901      	bls.n	8006772 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e059      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006772:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0ef      	beq.n	8006760 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006780:	e050      	b.n	8006824 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e04f      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006786:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d147      	bne.n	8006824 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006794:	f7ff fc1c 	bl	8005fd0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006798:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80067a8:	f7fd fb98 	bl	8003edc <HAL_GetTick>
 80067ac:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067ae:	e008      	b.n	80067c2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067b0:	f7fd fb94 	bl	8003edc <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e031      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0ef      	beq.n	80067b0 <HAL_RCC_OscConfig+0x664>
 80067d0:	e028      	b.n	8006824 <HAL_RCC_OscConfig+0x6d8>
 80067d2:	bf00      	nop
 80067d4:	58000400 	.word	0x58000400
 80067d8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	2b0c      	cmp	r3, #12
 80067e0:	d01e      	beq.n	8006820 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067e2:	f7ff fc04 	bl	8005fee <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067e6:	f7fd fb79 	bl	8003edc <HAL_GetTick>
 80067ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067ec:	e008      	b.n	8006800 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ee:	f7fd fb75 	bl	8003edc <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d901      	bls.n	8006800 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e012      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006800:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1ef      	bne.n	80067ee <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800680e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006812:	68da      	ldr	r2, [r3, #12]
 8006814:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006818:	4b05      	ldr	r3, [pc, #20]	; (8006830 <HAL_RCC_OscConfig+0x6e4>)
 800681a:	4013      	ands	r3, r2
 800681c:	60cb      	str	r3, [r1, #12]
 800681e:	e001      	b.n	8006824 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e000      	b.n	8006826 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3734      	adds	r7, #52	; 0x34
 800682a:	46bd      	mov	sp, r7
 800682c:	bd90      	pop	{r4, r7, pc}
 800682e:	bf00      	nop
 8006830:	eefefffc 	.word	0xeefefffc

08006834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e12d      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006848:	4b98      	ldr	r3, [pc, #608]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d91b      	bls.n	800688e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006856:	4b95      	ldr	r3, [pc, #596]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f023 0207 	bic.w	r2, r3, #7
 800685e:	4993      	ldr	r1, [pc, #588]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	4313      	orrs	r3, r2
 8006864:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006866:	f7fd fb39 	bl	8003edc <HAL_GetTick>
 800686a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800686c:	e008      	b.n	8006880 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800686e:	f7fd fb35 	bl	8003edc <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	2b02      	cmp	r3, #2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e111      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006880:	4b8a      	ldr	r3, [pc, #552]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d1ef      	bne.n	800686e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f003 0302 	and.w	r3, r3, #2
 8006896:	2b00      	cmp	r3, #0
 8006898:	d016      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	4618      	mov	r0, r3
 80068a0:	f7ff fafb 	bl	8005e9a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068a4:	f7fd fb1a 	bl	8003edc <HAL_GetTick>
 80068a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80068aa:	e008      	b.n	80068be <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068ac:	f7fd fb16 	bl	8003edc <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e0f2      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80068be:	f7ff fbe8 	bl	8006092 <LL_RCC_IsActiveFlag_HPRE>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d0f1      	beq.n	80068ac <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0320 	and.w	r3, r3, #32
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d016      	beq.n	8006902 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	4618      	mov	r0, r3
 80068da:	f7ff faf2 	bl	8005ec2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068de:	f7fd fafd 	bl	8003edc <HAL_GetTick>
 80068e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80068e4:	e008      	b.n	80068f8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068e6:	f7fd faf9 	bl	8003edc <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d901      	bls.n	80068f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e0d5      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80068f8:	f7ff fbdd 	bl	80060b6 <LL_RCC_IsActiveFlag_C2HPRE>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0f1      	beq.n	80068e6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690a:	2b00      	cmp	r3, #0
 800690c:	d016      	beq.n	800693c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	4618      	mov	r0, r3
 8006914:	f7ff faeb 	bl	8005eee <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006918:	f7fd fae0 	bl	8003edc <HAL_GetTick>
 800691c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800691e:	e008      	b.n	8006932 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006920:	f7fd fadc 	bl	8003edc <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b02      	cmp	r3, #2
 800692c:	d901      	bls.n	8006932 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e0b8      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006932:	f7ff fbd3 	bl	80060dc <LL_RCC_IsActiveFlag_SHDHPRE>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d0f1      	beq.n	8006920 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b00      	cmp	r3, #0
 8006946:	d016      	beq.n	8006976 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	4618      	mov	r0, r3
 800694e:	f7ff fae5 	bl	8005f1c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006952:	f7fd fac3 	bl	8003edc <HAL_GetTick>
 8006956:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006958:	e008      	b.n	800696c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800695a:	f7fd fabf 	bl	8003edc <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	2b02      	cmp	r3, #2
 8006966:	d901      	bls.n	800696c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e09b      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800696c:	f7ff fbc9 	bl	8006102 <LL_RCC_IsActiveFlag_PPRE1>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d0f1      	beq.n	800695a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0308 	and.w	r3, r3, #8
 800697e:	2b00      	cmp	r3, #0
 8006980:	d017      	beq.n	80069b2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	4618      	mov	r0, r3
 800698a:	f7ff fadb 	bl	8005f44 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800698e:	f7fd faa5 	bl	8003edc <HAL_GetTick>
 8006992:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006994:	e008      	b.n	80069a8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006996:	f7fd faa1 	bl	8003edc <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d901      	bls.n	80069a8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e07d      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80069a8:	f7ff fbbd 	bl	8006126 <LL_RCC_IsActiveFlag_PPRE2>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d0f1      	beq.n	8006996 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d043      	beq.n	8006a46 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d106      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80069c6:	f7ff f87b 	bl	8005ac0 <LL_RCC_HSE_IsReady>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d11e      	bne.n	8006a0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e067      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	2b03      	cmp	r3, #3
 80069da:	d106      	bne.n	80069ea <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80069dc:	f7ff fb16 	bl	800600c <LL_RCC_PLL_IsReady>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d113      	bne.n	8006a0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e05c      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80069f2:	f7ff f9e3 	bl	8005dbc <LL_RCC_MSI_IsReady>
 80069f6:	4603      	mov	r3, r0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d108      	bne.n	8006a0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e051      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006a00:	f7ff f88e 	bl	8005b20 <LL_RCC_HSI_IsReady>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e04a      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff fa21 	bl	8005e5a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a18:	f7fd fa60 	bl	8003edc <HAL_GetTick>
 8006a1c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a1e:	e00a      	b.n	8006a36 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a20:	f7fd fa5c 	bl	8003edc <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d901      	bls.n	8006a36 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e036      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a36:	f7ff fa24 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d1ec      	bne.n	8006a20 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a46:	4b19      	ldr	r3, [pc, #100]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	683a      	ldr	r2, [r7, #0]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d21b      	bcs.n	8006a8c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a54:	4b15      	ldr	r3, [pc, #84]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f023 0207 	bic.w	r2, r3, #7
 8006a5c:	4913      	ldr	r1, [pc, #76]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a64:	f7fd fa3a 	bl	8003edc <HAL_GetTick>
 8006a68:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a6a:	e008      	b.n	8006a7e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a6c:	f7fd fa36 	bl	8003edc <HAL_GetTick>
 8006a70:	4602      	mov	r2, r0
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e012      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a7e:	4b0b      	ldr	r3, [pc, #44]	; (8006aac <HAL_RCC_ClockConfig+0x278>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0307 	and.w	r3, r3, #7
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d1ef      	bne.n	8006a6c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006a8c:	f000 f880 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8006a90:	4603      	mov	r3, r0
 8006a92:	4a07      	ldr	r2, [pc, #28]	; (8006ab0 <HAL_RCC_ClockConfig+0x27c>)
 8006a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006a96:	f7fd fa2d 	bl	8003ef4 <HAL_GetTickPrio>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7fd f9cf 	bl	8003e40 <HAL_InitTick>
 8006aa2:	4603      	mov	r3, r0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	58004000 	.word	0x58004000
 8006ab0:	20000040 	.word	0x20000040

08006ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ab4:	b590      	push	{r4, r7, lr}
 8006ab6:	b085      	sub	sp, #20
 8006ab8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006aba:	f7ff f9e2 	bl	8005e82 <LL_RCC_GetSysClkSource>
 8006abe:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006ac6:	f7ff f99e 	bl	8005e06 <LL_RCC_MSI_GetRange>
 8006aca:	4603      	mov	r3, r0
 8006acc:	091b      	lsrs	r3, r3, #4
 8006ace:	f003 030f 	and.w	r3, r3, #15
 8006ad2:	4a2b      	ldr	r2, [pc, #172]	; (8006b80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ad8:	60fb      	str	r3, [r7, #12]
 8006ada:	e04b      	b.n	8006b74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	d102      	bne.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ae2:	4b28      	ldr	r3, [pc, #160]	; (8006b84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006ae4:	60fb      	str	r3, [r7, #12]
 8006ae6:	e045      	b.n	8006b74 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b08      	cmp	r3, #8
 8006aec:	d10a      	bne.n	8006b04 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006aee:	f7fe ffb7 	bl	8005a60 <LL_RCC_HSE_IsEnabledDiv2>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d102      	bne.n	8006afe <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006af8:	4b23      	ldr	r3, [pc, #140]	; (8006b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006afa:	60fb      	str	r3, [r7, #12]
 8006afc:	e03a      	b.n	8006b74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006afe:	4b23      	ldr	r3, [pc, #140]	; (8006b8c <HAL_RCC_GetSysClockFreq+0xd8>)
 8006b00:	60fb      	str	r3, [r7, #12]
 8006b02:	e037      	b.n	8006b74 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006b04:	f7ff fab9 	bl	800607a <LL_RCC_PLL_GetMainSource>
 8006b08:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	d003      	beq.n	8006b18 <HAL_RCC_GetSysClockFreq+0x64>
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	2b03      	cmp	r3, #3
 8006b14:	d003      	beq.n	8006b1e <HAL_RCC_GetSysClockFreq+0x6a>
 8006b16:	e00d      	b.n	8006b34 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006b18:	4b1a      	ldr	r3, [pc, #104]	; (8006b84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006b1a:	60bb      	str	r3, [r7, #8]
        break;
 8006b1c:	e015      	b.n	8006b4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006b1e:	f7fe ff9f 	bl	8005a60 <LL_RCC_HSE_IsEnabledDiv2>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d102      	bne.n	8006b2e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006b28:	4b17      	ldr	r3, [pc, #92]	; (8006b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006b2a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006b2c:	e00d      	b.n	8006b4a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006b2e:	4b17      	ldr	r3, [pc, #92]	; (8006b8c <HAL_RCC_GetSysClockFreq+0xd8>)
 8006b30:	60bb      	str	r3, [r7, #8]
        break;
 8006b32:	e00a      	b.n	8006b4a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006b34:	f7ff f967 	bl	8005e06 <LL_RCC_MSI_GetRange>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	091b      	lsrs	r3, r3, #4
 8006b3c:	f003 030f 	and.w	r3, r3, #15
 8006b40:	4a0f      	ldr	r2, [pc, #60]	; (8006b80 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b46:	60bb      	str	r3, [r7, #8]
        break;
 8006b48:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006b4a:	f7ff fa71 	bl	8006030 <LL_RCC_PLL_GetN>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	fb03 f402 	mul.w	r4, r3, r2
 8006b56:	f7ff fa84 	bl	8006062 <LL_RCC_PLL_GetDivider>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	091b      	lsrs	r3, r3, #4
 8006b5e:	3301      	adds	r3, #1
 8006b60:	fbb4 f4f3 	udiv	r4, r4, r3
 8006b64:	f7ff fa71 	bl	800604a <LL_RCC_PLL_GetR>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	0f5b      	lsrs	r3, r3, #29
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006b72:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006b74:	68fb      	ldr	r3, [r7, #12]
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd90      	pop	{r4, r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	0800e784 	.word	0x0800e784
 8006b84:	00f42400 	.word	0x00f42400
 8006b88:	003d0900 	.word	0x003d0900
 8006b8c:	007a1200 	.word	0x007a1200

08006b90 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b90:	b598      	push	{r3, r4, r7, lr}
 8006b92:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006b94:	f7ff ff8e 	bl	8006ab4 <HAL_RCC_GetSysClockFreq>
 8006b98:	4604      	mov	r4, r0
 8006b9a:	f7ff f9e7 	bl	8005f6c <LL_RCC_GetAHBPrescaler>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	091b      	lsrs	r3, r3, #4
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	4a03      	ldr	r2, [pc, #12]	; (8006bb4 <HAL_RCC_GetHCLKFreq+0x24>)
 8006ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bac:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	bd98      	pop	{r3, r4, r7, pc}
 8006bb4:	0800e724 	.word	0x0800e724

08006bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bb8:	b598      	push	{r3, r4, r7, lr}
 8006bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006bbc:	f7ff ffe8 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8006bc0:	4604      	mov	r4, r0
 8006bc2:	f7ff f9ed 	bl	8005fa0 <LL_RCC_GetAPB1Prescaler>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	0a1b      	lsrs	r3, r3, #8
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	4a04      	ldr	r2, [pc, #16]	; (8006be0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd4:	f003 031f 	and.w	r3, r3, #31
 8006bd8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	bd98      	pop	{r3, r4, r7, pc}
 8006be0:	0800e764 	.word	0x0800e764

08006be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006be4:	b598      	push	{r3, r4, r7, lr}
 8006be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006be8:	f7ff ffd2 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8006bec:	4604      	mov	r4, r0
 8006bee:	f7ff f9e3 	bl	8005fb8 <LL_RCC_GetAPB2Prescaler>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	0adb      	lsrs	r3, r3, #11
 8006bf6:	f003 0307 	and.w	r3, r3, #7
 8006bfa:	4a04      	ldr	r2, [pc, #16]	; (8006c0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c00:	f003 031f 	and.w	r3, r3, #31
 8006c04:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	bd98      	pop	{r3, r4, r7, pc}
 8006c0c:	0800e764 	.word	0x0800e764

08006c10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006c10:	b590      	push	{r4, r7, lr}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2bb0      	cmp	r3, #176	; 0xb0
 8006c1c:	d903      	bls.n	8006c26 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006c1e:	4b15      	ldr	r3, [pc, #84]	; (8006c74 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	e007      	b.n	8006c36 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	091b      	lsrs	r3, r3, #4
 8006c2a:	f003 030f 	and.w	r3, r3, #15
 8006c2e:	4a11      	ldr	r2, [pc, #68]	; (8006c74 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c34:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006c36:	f7ff f9a5 	bl	8005f84 <LL_RCC_GetAHB4Prescaler>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	091b      	lsrs	r3, r3, #4
 8006c3e:	f003 030f 	and.w	r3, r3, #15
 8006c42:	4a0d      	ldr	r2, [pc, #52]	; (8006c78 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c4e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	4a0a      	ldr	r2, [pc, #40]	; (8006c7c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006c54:	fba2 2303 	umull	r2, r3, r2, r3
 8006c58:	0c9c      	lsrs	r4, r3, #18
 8006c5a:	f7fe fef3 	bl	8005a44 <HAL_PWREx_GetVoltageRange>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	4619      	mov	r1, r3
 8006c62:	4620      	mov	r0, r4
 8006c64:	f000 f80c 	bl	8006c80 <RCC_SetFlashLatency>
 8006c68:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd90      	pop	{r4, r7, pc}
 8006c72:	bf00      	nop
 8006c74:	0800e784 	.word	0x0800e784
 8006c78:	0800e724 	.word	0x0800e724
 8006c7c:	431bde83 	.word	0x431bde83

08006c80 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006c80:	b590      	push	{r4, r7, lr}
 8006c82:	b093      	sub	sp, #76	; 0x4c
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006c8a:	4b37      	ldr	r3, [pc, #220]	; (8006d68 <RCC_SetFlashLatency+0xe8>)
 8006c8c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006c90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006c96:	4a35      	ldr	r2, [pc, #212]	; (8006d6c <RCC_SetFlashLatency+0xec>)
 8006c98:	f107 031c 	add.w	r3, r7, #28
 8006c9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8006c9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006ca2:	4b33      	ldr	r3, [pc, #204]	; (8006d70 <RCC_SetFlashLatency+0xf0>)
 8006ca4:	f107 040c 	add.w	r4, r7, #12
 8006ca8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006caa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006cae:	2300      	movs	r3, #0
 8006cb0:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cb8:	d11a      	bne.n	8006cf0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006cba:	2300      	movs	r3, #0
 8006cbc:	643b      	str	r3, [r7, #64]	; 0x40
 8006cbe:	e013      	b.n	8006ce8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006cc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	3348      	adds	r3, #72	; 0x48
 8006cc6:	443b      	add	r3, r7
 8006cc8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d807      	bhi.n	8006ce2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	3348      	adds	r3, #72	; 0x48
 8006cd8:	443b      	add	r3, r7
 8006cda:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006cde:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006ce0:	e020      	b.n	8006d24 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ce2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	643b      	str	r3, [r7, #64]	; 0x40
 8006ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d9e8      	bls.n	8006cc0 <RCC_SetFlashLatency+0x40>
 8006cee:	e019      	b.n	8006d24 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cf4:	e013      	b.n	8006d1e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	3348      	adds	r3, #72	; 0x48
 8006cfc:	443b      	add	r3, r7
 8006cfe:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d807      	bhi.n	8006d18 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	3348      	adds	r3, #72	; 0x48
 8006d0e:	443b      	add	r3, r7
 8006d10:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006d14:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006d16:	e005      	b.n	8006d24 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d9e8      	bls.n	8006cf6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006d24:	4b13      	ldr	r3, [pc, #76]	; (8006d74 <RCC_SetFlashLatency+0xf4>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f023 0207 	bic.w	r2, r3, #7
 8006d2c:	4911      	ldr	r1, [pc, #68]	; (8006d74 <RCC_SetFlashLatency+0xf4>)
 8006d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d30:	4313      	orrs	r3, r2
 8006d32:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006d34:	f7fd f8d2 	bl	8003edc <HAL_GetTick>
 8006d38:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006d3a:	e008      	b.n	8006d4e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006d3c:	f7fd f8ce 	bl	8003edc <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d901      	bls.n	8006d4e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e007      	b.n	8006d5e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006d4e:	4b09      	ldr	r3, [pc, #36]	; (8006d74 <RCC_SetFlashLatency+0xf4>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d1ef      	bne.n	8006d3c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	374c      	adds	r7, #76	; 0x4c
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd90      	pop	{r4, r7, pc}
 8006d66:	bf00      	nop
 8006d68:	0800e5f8 	.word	0x0800e5f8
 8006d6c:	0800e608 	.word	0x0800e608
 8006d70:	0800e614 	.word	0x0800e614
 8006d74:	58004000 	.word	0x58004000

08006d78 <LL_RCC_LSE_IsEnabled>:
{
 8006d78:	b480      	push	{r7}
 8006d7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d101      	bne.n	8006d90 <LL_RCC_LSE_IsEnabled+0x18>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <LL_RCC_LSE_IsEnabled+0x1a>
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <LL_RCC_LSE_IsReady>:
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d101      	bne.n	8006db4 <LL_RCC_LSE_IsReady+0x18>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <LL_RCC_LSE_IsReady+0x1a>
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <LL_RCC_SetRFWKPClockSource>:
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006dd0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006dd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <LL_RCC_SetSMPSClockSource>:
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006df4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfa:	f023 0203 	bic.w	r2, r3, #3
 8006dfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <LL_RCC_SetSMPSPrescaler>:
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <LL_RCC_SetUSARTClockSource>:
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006e44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e4c:	f023 0203 	bic.w	r2, r3, #3
 8006e50:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <LL_RCC_SetLPUARTClockSource>:
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006e70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <LL_RCC_SetI2CClockSource>:
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ea0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	091b      	lsrs	r3, r3, #4
 8006ea8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006eac:	43db      	mvns	r3, r3
 8006eae:	401a      	ands	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006eb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ec2:	bf00      	nop
 8006ec4:	370c      	adds	r7, #12
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr

08006ece <LL_RCC_SetLPTIMClockSource>:
{
 8006ece:	b480      	push	{r7}
 8006ed0:	b083      	sub	sp, #12
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eda:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	0c1b      	lsrs	r3, r3, #16
 8006ee2:	041b      	lsls	r3, r3, #16
 8006ee4:	43db      	mvns	r3, r3
 8006ee6:	401a      	ands	r2, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	041b      	lsls	r3, r3, #16
 8006eec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <LL_RCC_SetSAIClockSource>:
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006f0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <LL_RCC_SetRNGClockSource>:
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f3e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006f42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f4e:	bf00      	nop
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr

08006f5a <LL_RCC_SetCLK48ClockSource>:
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f7a:	bf00      	nop
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <LL_RCC_SetUSBClockSource>:
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b082      	sub	sp, #8
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f7ff ffe3 	bl	8006f5a <LL_RCC_SetCLK48ClockSource>
}
 8006f94:	bf00      	nop
 8006f96:	3708      	adds	r7, #8
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <LL_RCC_SetADCClockSource>:
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006fb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <LL_RCC_SetRTCClockSource>:
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006fd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fdc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <LL_RCC_GetRTCClockSource>:
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007000:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8007004:	4618      	mov	r0, r3
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <LL_RCC_ForceBackupDomainReset>:
{
 800700e:	b480      	push	{r7}
 8007010:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007012:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800701e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007022:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007026:	bf00      	nop
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007030:	b480      	push	{r7}
 8007032:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007034:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800703c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007040:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007048:	bf00      	nop
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <LL_RCC_PLLSAI1_Enable>:
{
 8007052:	b480      	push	{r7}
 8007054:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007056:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007060:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007064:	6013      	str	r3, [r2, #0]
}
 8007066:	bf00      	nop
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <LL_RCC_PLLSAI1_Disable>:
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007074:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800707e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007082:	6013      	str	r3, [r2, #0]
}
 8007084:	bf00      	nop
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr

0800708e <LL_RCC_PLLSAI1_IsReady>:
{
 800708e:	b480      	push	{r7}
 8007090:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800709c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070a0:	d101      	bne.n	80070a6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80070a2:	2301      	movs	r3, #1
 80070a4:	e000      	b.n	80070a8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b088      	sub	sp, #32
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80070ba:	2300      	movs	r3, #0
 80070bc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80070be:	2300      	movs	r3, #0
 80070c0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d034      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80070d6:	d021      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80070d8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80070dc:	d81b      	bhi.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80070de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070e2:	d01d      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80070e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070e8:	d815      	bhi.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d00b      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80070ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070f2:	d110      	bne.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80070f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007102:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007104:	e00d      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	3304      	adds	r3, #4
 800710a:	4618      	mov	r0, r3
 800710c:	f000 f947 	bl	800739e <RCCEx_PLLSAI1_ConfigNP>
 8007110:	4603      	mov	r3, r0
 8007112:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007114:	e005      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	77fb      	strb	r3, [r7, #31]
        break;
 800711a:	e002      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800711c:	bf00      	nop
 800711e:	e000      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007122:	7ffb      	ldrb	r3, [r7, #31]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d105      	bne.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712c:	4618      	mov	r0, r3
 800712e:	f7ff fee8 	bl	8006f02 <LL_RCC_SetSAIClockSource>
 8007132:	e001      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007134:	7ffb      	ldrb	r3, [r7, #31]
 8007136:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007140:	2b00      	cmp	r3, #0
 8007142:	d046      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007144:	f7ff ff56 	bl	8006ff4 <LL_RCC_GetRTCClockSource>
 8007148:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714e:	69ba      	ldr	r2, [r7, #24]
 8007150:	429a      	cmp	r2, r3
 8007152:	d03c      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007154:	f7fe fc66 	bl	8005a24 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d105      	bne.n	800716a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff ff30 	bl	8006fc8 <LL_RCC_SetRTCClockSource>
 8007168:	e02e      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800716a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800716e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007172:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007174:	f7ff ff4b 	bl	800700e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007178:	f7ff ff5a 	bl	8007030 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007186:	4313      	orrs	r3, r2
 8007188:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800718a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007194:	f7ff fdf0 	bl	8006d78 <LL_RCC_LSE_IsEnabled>
 8007198:	4603      	mov	r3, r0
 800719a:	2b01      	cmp	r3, #1
 800719c:	d114      	bne.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800719e:	f7fc fe9d 	bl	8003edc <HAL_GetTick>
 80071a2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80071a4:	e00b      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071a6:	f7fc fe99 	bl	8003edc <HAL_GetTick>
 80071aa:	4602      	mov	r2, r0
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	1ad3      	subs	r3, r2, r3
 80071b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d902      	bls.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	77fb      	strb	r3, [r7, #31]
              break;
 80071bc:	e004      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80071be:	f7ff fded 	bl	8006d9c <LL_RCC_LSE_IsReady>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d1ee      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80071c8:	7ffb      	ldrb	r3, [r7, #31]
 80071ca:	77bb      	strb	r3, [r7, #30]
 80071cc:	e001      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ce:	7ffb      	ldrb	r3, [r7, #31]
 80071d0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d004      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	4618      	mov	r0, r3
 80071e4:	f7ff fe2a 	bl	8006e3c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d004      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	69db      	ldr	r3, [r3, #28]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7ff fe35 	bl	8006e68 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 0310 	and.w	r3, r3, #16
 8007206:	2b00      	cmp	r3, #0
 8007208:	d004      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff fe5d 	bl	8006ece <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 0320 	and.w	r3, r3, #32
 800721c:	2b00      	cmp	r3, #0
 800721e:	d004      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007224:	4618      	mov	r0, r3
 8007226:	f7ff fe52 	bl	8006ece <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0304 	and.w	r3, r3, #4
 8007232:	2b00      	cmp	r3, #0
 8007234:	d004      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	4618      	mov	r0, r3
 800723c:	f7ff fe2a 	bl	8006e94 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0308 	and.w	r3, r3, #8
 8007248:	2b00      	cmp	r3, #0
 800724a:	d004      	beq.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff fe1f 	bl	8006e94 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800725e:	2b00      	cmp	r3, #0
 8007260:	d022      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff fe8d 	bl	8006f86 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007270:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007274:	d107      	bne.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007276:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007280:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007284:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800728a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800728e:	d10b      	bne.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	3304      	adds	r3, #4
 8007294:	4618      	mov	r0, r3
 8007296:	f000 f8dd 	bl	8007454 <RCCEx_PLLSAI1_ConfigNQ>
 800729a:	4603      	mov	r3, r0
 800729c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800729e:	7ffb      	ldrb	r3, [r7, #31]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80072a4:	7ffb      	ldrb	r3, [r7, #31]
 80072a6:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d02b      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072bc:	d008      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072c6:	d003      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d105      	bne.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7ff fe2a 	bl	8006f2e <LL_RCC_SetRNGClockSource>
 80072da:	e00a      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	2000      	movs	r0, #0
 80072e8:	f7ff fe21 	bl	8006f2e <LL_RCC_SetRNGClockSource>
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff fe34 	bl	8006f5a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80072fa:	d107      	bne.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80072fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007306:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800730a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007314:	2b00      	cmp	r3, #0
 8007316:	d022      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff fe3d 	bl	8006f9c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007326:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800732a:	d107      	bne.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800732c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800733a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007340:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007344:	d10b      	bne.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	3304      	adds	r3, #4
 800734a:	4618      	mov	r0, r3
 800734c:	f000 f8dd 	bl	800750a <RCCEx_PLLSAI1_ConfigNR>
 8007350:	4603      	mov	r3, r0
 8007352:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007354:	7ffb      	ldrb	r3, [r7, #31]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800735a:	7ffb      	ldrb	r3, [r7, #31]
 800735c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d004      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736e:	4618      	mov	r0, r3
 8007370:	f7ff fd26 	bl	8006dc0 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d009      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007384:	4618      	mov	r0, r3
 8007386:	f7ff fd45 	bl	8006e14 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800738e:	4618      	mov	r0, r3
 8007390:	f7ff fd2c 	bl	8006dec <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007394:	7fbb      	ldrb	r3, [r7, #30]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3720      	adds	r7, #32
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b084      	sub	sp, #16
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80073aa:	f7ff fe61 	bl	8007070 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073ae:	f7fc fd95 	bl	8003edc <HAL_GetTick>
 80073b2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80073b4:	e009      	b.n	80073ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073b6:	f7fc fd91 	bl	8003edc <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d902      	bls.n	80073ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	73fb      	strb	r3, [r7, #15]
      break;
 80073c8:	e004      	b.n	80073d4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80073ca:	f7ff fe60 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1f0      	bne.n	80073b6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80073d4:	7bfb      	ldrb	r3, [r7, #15]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d137      	bne.n	800744a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80073da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	021b      	lsls	r3, r3, #8
 80073ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80073ee:	4313      	orrs	r3, r2
 80073f0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80073f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007404:	4313      	orrs	r3, r2
 8007406:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007408:	f7ff fe23 	bl	8007052 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800740c:	f7fc fd66 	bl	8003edc <HAL_GetTick>
 8007410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007412:	e009      	b.n	8007428 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007414:	f7fc fd62 	bl	8003edc <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b02      	cmp	r3, #2
 8007420:	d902      	bls.n	8007428 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	73fb      	strb	r3, [r7, #15]
        break;
 8007426:	e004      	b.n	8007432 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007428:	f7ff fe31 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 800742c:	4603      	mov	r3, r0
 800742e:	2b01      	cmp	r3, #1
 8007430:	d1f0      	bne.n	8007414 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8007432:	7bfb      	ldrb	r3, [r7, #15]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d108      	bne.n	800744a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800743c:	691a      	ldr	r2, [r3, #16]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007446:	4313      	orrs	r3, r2
 8007448:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800744a:	7bfb      	ldrb	r3, [r7, #15]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800745c:	2300      	movs	r3, #0
 800745e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007460:	f7ff fe06 	bl	8007070 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007464:	f7fc fd3a 	bl	8003edc <HAL_GetTick>
 8007468:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800746a:	e009      	b.n	8007480 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800746c:	f7fc fd36 	bl	8003edc <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b02      	cmp	r3, #2
 8007478:	d902      	bls.n	8007480 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	73fb      	strb	r3, [r7, #15]
      break;
 800747e:	e004      	b.n	800748a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007480:	f7ff fe05 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1f0      	bne.n	800746c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800748a:	7bfb      	ldrb	r3, [r7, #15]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d137      	bne.n	8007500 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007490:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	021b      	lsls	r3, r3, #8
 80074a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074a4:	4313      	orrs	r3, r2
 80074a6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80074a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074ba:	4313      	orrs	r3, r2
 80074bc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80074be:	f7ff fdc8 	bl	8007052 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074c2:	f7fc fd0b 	bl	8003edc <HAL_GetTick>
 80074c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074c8:	e009      	b.n	80074de <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074ca:	f7fc fd07 	bl	8003edc <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d902      	bls.n	80074de <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	73fb      	strb	r3, [r7, #15]
        break;
 80074dc:	e004      	b.n	80074e8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074de:	f7ff fdd6 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d1f0      	bne.n	80074ca <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d108      	bne.n	8007500 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80074ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074f2:	691a      	ldr	r2, [r3, #16]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074fc:	4313      	orrs	r3, r2
 80074fe:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007500:	7bfb      	ldrb	r3, [r7, #15]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007516:	f7ff fdab 	bl	8007070 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800751a:	f7fc fcdf 	bl	8003edc <HAL_GetTick>
 800751e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007520:	e009      	b.n	8007536 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007522:	f7fc fcdb 	bl	8003edc <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d902      	bls.n	8007536 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	73fb      	strb	r3, [r7, #15]
      break;
 8007534:	e004      	b.n	8007540 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007536:	f7ff fdaa 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 800753a:	4603      	mov	r3, r0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1f0      	bne.n	8007522 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8007540:	7bfb      	ldrb	r3, [r7, #15]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d137      	bne.n	80075b6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	021b      	lsls	r3, r3, #8
 8007556:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800755a:	4313      	orrs	r3, r2
 800755c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800755e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007570:	4313      	orrs	r3, r2
 8007572:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007574:	f7ff fd6d 	bl	8007052 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007578:	f7fc fcb0 	bl	8003edc <HAL_GetTick>
 800757c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800757e:	e009      	b.n	8007594 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007580:	f7fc fcac 	bl	8003edc <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b02      	cmp	r3, #2
 800758c:	d902      	bls.n	8007594 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	73fb      	strb	r3, [r7, #15]
        break;
 8007592:	e004      	b.n	800759e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007594:	f7ff fd7b 	bl	800708e <LL_RCC_PLLSAI1_IsReady>
 8007598:	4603      	mov	r3, r0
 800759a:	2b01      	cmp	r3, #1
 800759c:	d1f0      	bne.n	8007580 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800759e:	7bfb      	ldrb	r3, [r7, #15]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d108      	bne.n	80075b6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80075a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075a8:	691a      	ldr	r2, [r3, #16]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075b2:	4313      	orrs	r3, r2
 80075b4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80075b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <LL_RCC_GetUSARTClockSource>:
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80075c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4013      	ands	r3, r2
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <LL_RCC_GetLPUARTClockSource>:
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80075e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4013      	ands	r3, r2
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e042      	b.n	8007698 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007618:	2b00      	cmp	r3, #0
 800761a:	d106      	bne.n	800762a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f7fc f9c7 	bl	80039b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2224      	movs	r2, #36	; 0x24
 800762e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0201 	bic.w	r2, r2, #1
 8007640:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fc4a 	bl	8007edc <UART_SetConfig>
 8007648:	4603      	mov	r3, r0
 800764a:	2b01      	cmp	r3, #1
 800764c:	d101      	bne.n	8007652 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e022      	b.n	8007698 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fe66 	bl	800832c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	685a      	ldr	r2, [r3, #4]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800766e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689a      	ldr	r2, [r3, #8]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800767e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 feed 	bl	8008470 <UART_CheckIdleState>
 8007696:	4603      	mov	r3, r0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b08a      	sub	sp, #40	; 0x28
 80076a4:	af02      	add	r7, sp, #8
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	603b      	str	r3, [r7, #0]
 80076ac:	4613      	mov	r3, r2
 80076ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b6:	2b20      	cmp	r3, #32
 80076b8:	d17b      	bne.n	80077b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d002      	beq.n	80076c6 <HAL_UART_Transmit+0x26>
 80076c0:	88fb      	ldrh	r3, [r7, #6]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e074      	b.n	80077b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2221      	movs	r2, #33	; 0x21
 80076d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076da:	f7fc fbff 	bl	8003edc <HAL_GetTick>
 80076de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	88fa      	ldrh	r2, [r7, #6]
 80076ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f8:	d108      	bne.n	800770c <HAL_UART_Transmit+0x6c>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d104      	bne.n	800770c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007702:	2300      	movs	r3, #0
 8007704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	61bb      	str	r3, [r7, #24]
 800770a:	e003      	b.n	8007714 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007710:	2300      	movs	r3, #0
 8007712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007714:	e030      	b.n	8007778 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	2200      	movs	r2, #0
 800771e:	2180      	movs	r1, #128	; 0x80
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 ff4f 	bl	80085c4 <UART_WaitOnFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d005      	beq.n	8007738 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2220      	movs	r2, #32
 8007730:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	e03d      	b.n	80077b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10b      	bne.n	8007756 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	881b      	ldrh	r3, [r3, #0]
 8007742:	461a      	mov	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800774c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	3302      	adds	r3, #2
 8007752:	61bb      	str	r3, [r7, #24]
 8007754:	e007      	b.n	8007766 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	781a      	ldrb	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	3301      	adds	r3, #1
 8007764:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800776c:	b29b      	uxth	r3, r3
 800776e:	3b01      	subs	r3, #1
 8007770:	b29a      	uxth	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800777e:	b29b      	uxth	r3, r3
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1c8      	bne.n	8007716 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	2200      	movs	r2, #0
 800778c:	2140      	movs	r1, #64	; 0x40
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 ff18 	bl	80085c4 <UART_WaitOnFlagUntilTimeout>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d005      	beq.n	80077a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2220      	movs	r2, #32
 800779e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e006      	b.n	80077b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80077ae:	2300      	movs	r3, #0
 80077b0:	e000      	b.n	80077b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80077b2:	2302      	movs	r3, #2
  }
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3720      	adds	r7, #32
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08a      	sub	sp, #40	; 0x28
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	4613      	mov	r3, r2
 80077c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077d0:	2b20      	cmp	r3, #32
 80077d2:	d137      	bne.n	8007844 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d002      	beq.n	80077e0 <HAL_UART_Receive_IT+0x24>
 80077da:	88fb      	ldrh	r3, [r7, #6]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e030      	b.n	8007846 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a18      	ldr	r2, [pc, #96]	; (8007850 <HAL_UART_Receive_IT+0x94>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d01f      	beq.n	8007834 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d018      	beq.n	8007834 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	e853 3f00 	ldrex	r3, [r3]
 800780e:	613b      	str	r3, [r7, #16]
   return(result);
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	461a      	mov	r2, r3
 800781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007820:	623b      	str	r3, [r7, #32]
 8007822:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007824:	69f9      	ldr	r1, [r7, #28]
 8007826:	6a3a      	ldr	r2, [r7, #32]
 8007828:	e841 2300 	strex	r3, r2, [r1]
 800782c:	61bb      	str	r3, [r7, #24]
   return(result);
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1e6      	bne.n	8007802 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007834:	88fb      	ldrh	r3, [r7, #6]
 8007836:	461a      	mov	r2, r3
 8007838:	68b9      	ldr	r1, [r7, #8]
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 ff2a 	bl	8008694 <UART_Start_Receive_IT>
 8007840:	4603      	mov	r3, r0
 8007842:	e000      	b.n	8007846 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007844:	2302      	movs	r3, #2
  }
}
 8007846:	4618      	mov	r0, r3
 8007848:	3728      	adds	r7, #40	; 0x28
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	40008000 	.word	0x40008000

08007854 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b0ba      	sub	sp, #232	; 0xe8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800787a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800787e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007882:	4013      	ands	r3, r2
 8007884:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007888:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800788c:	2b00      	cmp	r3, #0
 800788e:	d11b      	bne.n	80078c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007894:	f003 0320 	and.w	r3, r3, #32
 8007898:	2b00      	cmp	r3, #0
 800789a:	d015      	beq.n	80078c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800789c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078a0:	f003 0320 	and.w	r3, r3, #32
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d105      	bne.n	80078b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80078a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d009      	beq.n	80078c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 82e3 	beq.w	8007e84 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	4798      	blx	r3
      }
      return;
 80078c6:	e2dd      	b.n	8007e84 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80078c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f000 8123 	beq.w	8007b18 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80078d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80078d6:	4b8d      	ldr	r3, [pc, #564]	; (8007b0c <HAL_UART_IRQHandler+0x2b8>)
 80078d8:	4013      	ands	r3, r2
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d106      	bne.n	80078ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80078de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80078e2:	4b8b      	ldr	r3, [pc, #556]	; (8007b10 <HAL_UART_IRQHandler+0x2bc>)
 80078e4:	4013      	ands	r3, r2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 8116 	beq.w	8007b18 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d011      	beq.n	800791c <HAL_UART_IRQHandler+0xc8>
 80078f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00b      	beq.n	800791c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2201      	movs	r2, #1
 800790a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007912:	f043 0201 	orr.w	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800791c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007920:	f003 0302 	and.w	r3, r3, #2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d011      	beq.n	800794c <HAL_UART_IRQHandler+0xf8>
 8007928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00b      	beq.n	800794c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2202      	movs	r2, #2
 800793a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007942:	f043 0204 	orr.w	r2, r3, #4
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800794c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b00      	cmp	r3, #0
 8007956:	d011      	beq.n	800797c <HAL_UART_IRQHandler+0x128>
 8007958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00b      	beq.n	800797c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	2204      	movs	r2, #4
 800796a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007972:	f043 0202 	orr.w	r2, r3, #2
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800797c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007980:	f003 0308 	and.w	r3, r3, #8
 8007984:	2b00      	cmp	r3, #0
 8007986:	d017      	beq.n	80079b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b00      	cmp	r3, #0
 8007992:	d105      	bne.n	80079a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007994:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007998:	4b5c      	ldr	r3, [pc, #368]	; (8007b0c <HAL_UART_IRQHandler+0x2b8>)
 800799a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800799c:	2b00      	cmp	r3, #0
 800799e:	d00b      	beq.n	80079b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2208      	movs	r2, #8
 80079a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079ae:	f043 0208 	orr.w	r2, r3, #8
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80079b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d012      	beq.n	80079ea <HAL_UART_IRQHandler+0x196>
 80079c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00c      	beq.n	80079ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079e0:	f043 0220 	orr.w	r2, r3, #32
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f000 8249 	beq.w	8007e88 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80079f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d013      	beq.n	8007a2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a06:	f003 0320 	and.w	r3, r3, #32
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d105      	bne.n	8007a1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a30:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a3e:	2b40      	cmp	r3, #64	; 0x40
 8007a40:	d005      	beq.n	8007a4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007a46:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d054      	beq.n	8007af8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 ff42 	bl	80088d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a5e:	2b40      	cmp	r3, #64	; 0x40
 8007a60:	d146      	bne.n	8007af0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3308      	adds	r3, #8
 8007a68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007a8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007a92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007a9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007aa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1d9      	bne.n	8007a62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d017      	beq.n	8007ae8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007abe:	4a15      	ldr	r2, [pc, #84]	; (8007b14 <HAL_UART_IRQHandler+0x2c0>)
 8007ac0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7fc fbcb 	bl	8004264 <HAL_DMA_Abort_IT>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d019      	beq.n	8007b08 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007ae2:	4610      	mov	r0, r2
 8007ae4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae6:	e00f      	b.n	8007b08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 f9e1 	bl	8007eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aee:	e00b      	b.n	8007b08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f9dd 	bl	8007eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af6:	e007      	b.n	8007b08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f9d9 	bl	8007eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007b06:	e1bf      	b.n	8007e88 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b08:	bf00      	nop
    return;
 8007b0a:	e1bd      	b.n	8007e88 <HAL_UART_IRQHandler+0x634>
 8007b0c:	10000001 	.word	0x10000001
 8007b10:	04000120 	.word	0x04000120
 8007b14:	080089a5 	.word	0x080089a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	f040 8153 	bne.w	8007dc8 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b26:	f003 0310 	and.w	r3, r3, #16
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 814c 	beq.w	8007dc8 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b34:	f003 0310 	and.w	r3, r3, #16
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 8145 	beq.w	8007dc8 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	2210      	movs	r2, #16
 8007b44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b50:	2b40      	cmp	r3, #64	; 0x40
 8007b52:	f040 80bb 	bne.w	8007ccc <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 818f 	beq.w	8007e8c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	f080 8187 	bcs.w	8007e8c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b84:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 0320 	and.w	r3, r3, #32
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f040 8087 	bne.w	8007caa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007bb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007bb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007bc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007bca:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007bd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1da      	bne.n	8007b9c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	3308      	adds	r3, #8
 8007bec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bf0:	e853 3f00 	ldrex	r3, [r3]
 8007bf4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007bf6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bf8:	f023 0301 	bic.w	r3, r3, #1
 8007bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3308      	adds	r3, #8
 8007c06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007c0a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007c0e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c10:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007c1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e1      	bne.n	8007be6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3308      	adds	r3, #8
 8007c28:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c2c:	e853 3f00 	ldrex	r3, [r3]
 8007c30:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007c32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3308      	adds	r3, #8
 8007c42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007c46:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007c48:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007c4c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007c4e:	e841 2300 	strex	r3, r2, [r1]
 8007c52:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007c54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e3      	bne.n	8007c22 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c70:	e853 3f00 	ldrex	r3, [r3]
 8007c74:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c78:	f023 0310 	bic.w	r3, r3, #16
 8007c7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	461a      	mov	r2, r3
 8007c86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c8a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c8c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1e4      	bne.n	8007c68 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7fc fa7e 	bl	80041a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2202      	movs	r2, #2
 8007cae:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	1ad3      	subs	r3, r2, r3
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 f8fd 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007cca:	e0df      	b.n	8007e8c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007cd8:	b29b      	uxth	r3, r3
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 80d1 	beq.w	8007e90 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007cee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 80cc 	beq.w	8007e90 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d00:	e853 3f00 	ldrex	r3, [r3]
 8007d04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	461a      	mov	r2, r3
 8007d16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007d1a:	647b      	str	r3, [r7, #68]	; 0x44
 8007d1c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007d20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d22:	e841 2300 	strex	r3, r2, [r1]
 8007d26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1e4      	bne.n	8007cf8 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3308      	adds	r3, #8
 8007d34:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d44:	f023 0301 	bic.w	r3, r3, #1
 8007d48:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	3308      	adds	r3, #8
 8007d52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007d56:	633a      	str	r2, [r7, #48]	; 0x30
 8007d58:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d5e:	e841 2300 	strex	r3, r2, [r1]
 8007d62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e1      	bne.n	8007d2e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	e853 3f00 	ldrex	r3, [r3]
 8007d8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0310 	bic.w	r3, r3, #16
 8007d92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007da0:	61fb      	str	r3, [r7, #28]
 8007da2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da4:	69b9      	ldr	r1, [r7, #24]
 8007da6:	69fa      	ldr	r2, [r7, #28]
 8007da8:	e841 2300 	strex	r3, r2, [r1]
 8007dac:	617b      	str	r3, [r7, #20]
   return(result);
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1e4      	bne.n	8007d7e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2202      	movs	r2, #2
 8007db8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007dba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f87f 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007dc6:	e063      	b.n	8007e90 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00e      	beq.n	8007df2 <HAL_UART_IRQHandler+0x59e>
 8007dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d008      	beq.n	8007df2 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007de8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f001 fb38 	bl	8009460 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007df0:	e051      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d014      	beq.n	8007e28 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d105      	bne.n	8007e16 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d008      	beq.n	8007e28 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d03a      	beq.n	8007e94 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	4798      	blx	r3
    }
    return;
 8007e26:	e035      	b.n	8007e94 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d009      	beq.n	8007e48 <HAL_UART_IRQHandler+0x5f4>
 8007e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d003      	beq.n	8007e48 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fdc5 	bl	80089d0 <UART_EndTransmit_IT>
    return;
 8007e46:	e026      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d009      	beq.n	8007e68 <HAL_UART_IRQHandler+0x614>
 8007e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e58:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d003      	beq.n	8007e68 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f001 fb11 	bl	8009488 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e66:	e016      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d010      	beq.n	8007e96 <HAL_UART_IRQHandler+0x642>
 8007e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	da0c      	bge.n	8007e96 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f001 faf9 	bl	8009474 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e82:	e008      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
      return;
 8007e84:	bf00      	nop
 8007e86:	e006      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
    return;
 8007e88:	bf00      	nop
 8007e8a:	e004      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
      return;
 8007e8c:	bf00      	nop
 8007e8e:	e002      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
      return;
 8007e90:	bf00      	nop
 8007e92:	e000      	b.n	8007e96 <HAL_UART_IRQHandler+0x642>
    return;
 8007e94:	bf00      	nop
  }
}
 8007e96:	37e8      	adds	r7, #232	; 0xe8
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007ea4:	bf00      	nop
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	460b      	mov	r3, r1
 8007ece:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ee0:	b08c      	sub	sp, #48	; 0x30
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	431a      	orrs	r2, r3
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	695b      	ldr	r3, [r3, #20]
 8007efa:	431a      	orrs	r2, r3
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	69db      	ldr	r3, [r3, #28]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	4baf      	ldr	r3, [pc, #700]	; (80081c8 <UART_SetConfig+0x2ec>)
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	6812      	ldr	r2, [r2, #0]
 8007f12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f14:	430b      	orrs	r3, r1
 8007f16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	68da      	ldr	r2, [r3, #12]
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4aa4      	ldr	r2, [pc, #656]	; (80081cc <UART_SetConfig+0x2f0>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d004      	beq.n	8007f48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f44:	4313      	orrs	r3, r2
 8007f46:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007f52:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	6812      	ldr	r2, [r2, #0]
 8007f5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f5c:	430b      	orrs	r3, r1
 8007f5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f66:	f023 010f 	bic.w	r1, r3, #15
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	430a      	orrs	r2, r1
 8007f74:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a95      	ldr	r2, [pc, #596]	; (80081d0 <UART_SetConfig+0x2f4>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d125      	bne.n	8007fcc <UART_SetConfig+0xf0>
 8007f80:	2003      	movs	r0, #3
 8007f82:	f7ff fb1d 	bl	80075c0 <LL_RCC_GetUSARTClockSource>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d81b      	bhi.n	8007fc4 <UART_SetConfig+0xe8>
 8007f8c:	a201      	add	r2, pc, #4	; (adr r2, 8007f94 <UART_SetConfig+0xb8>)
 8007f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f92:	bf00      	nop
 8007f94:	08007fa5 	.word	0x08007fa5
 8007f98:	08007fb5 	.word	0x08007fb5
 8007f9c:	08007fad 	.word	0x08007fad
 8007fa0:	08007fbd 	.word	0x08007fbd
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007faa:	e042      	b.n	8008032 <UART_SetConfig+0x156>
 8007fac:	2302      	movs	r3, #2
 8007fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fb2:	e03e      	b.n	8008032 <UART_SetConfig+0x156>
 8007fb4:	2304      	movs	r3, #4
 8007fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fba:	e03a      	b.n	8008032 <UART_SetConfig+0x156>
 8007fbc:	2308      	movs	r3, #8
 8007fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fc2:	e036      	b.n	8008032 <UART_SetConfig+0x156>
 8007fc4:	2310      	movs	r3, #16
 8007fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fca:	e032      	b.n	8008032 <UART_SetConfig+0x156>
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a7e      	ldr	r2, [pc, #504]	; (80081cc <UART_SetConfig+0x2f0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d12a      	bne.n	800802c <UART_SetConfig+0x150>
 8007fd6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007fda:	f7ff fb01 	bl	80075e0 <LL_RCC_GetLPUARTClockSource>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007fe4:	d01a      	beq.n	800801c <UART_SetConfig+0x140>
 8007fe6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007fea:	d81b      	bhi.n	8008024 <UART_SetConfig+0x148>
 8007fec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ff0:	d00c      	beq.n	800800c <UART_SetConfig+0x130>
 8007ff2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ff6:	d815      	bhi.n	8008024 <UART_SetConfig+0x148>
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d003      	beq.n	8008004 <UART_SetConfig+0x128>
 8007ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008000:	d008      	beq.n	8008014 <UART_SetConfig+0x138>
 8008002:	e00f      	b.n	8008024 <UART_SetConfig+0x148>
 8008004:	2300      	movs	r3, #0
 8008006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800800a:	e012      	b.n	8008032 <UART_SetConfig+0x156>
 800800c:	2302      	movs	r3, #2
 800800e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008012:	e00e      	b.n	8008032 <UART_SetConfig+0x156>
 8008014:	2304      	movs	r3, #4
 8008016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800801a:	e00a      	b.n	8008032 <UART_SetConfig+0x156>
 800801c:	2308      	movs	r3, #8
 800801e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008022:	e006      	b.n	8008032 <UART_SetConfig+0x156>
 8008024:	2310      	movs	r3, #16
 8008026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800802a:	e002      	b.n	8008032 <UART_SetConfig+0x156>
 800802c:	2310      	movs	r3, #16
 800802e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a65      	ldr	r2, [pc, #404]	; (80081cc <UART_SetConfig+0x2f0>)
 8008038:	4293      	cmp	r3, r2
 800803a:	f040 8097 	bne.w	800816c <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800803e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008042:	2b08      	cmp	r3, #8
 8008044:	d823      	bhi.n	800808e <UART_SetConfig+0x1b2>
 8008046:	a201      	add	r2, pc, #4	; (adr r2, 800804c <UART_SetConfig+0x170>)
 8008048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800804c:	08008071 	.word	0x08008071
 8008050:	0800808f 	.word	0x0800808f
 8008054:	08008079 	.word	0x08008079
 8008058:	0800808f 	.word	0x0800808f
 800805c:	0800807f 	.word	0x0800807f
 8008060:	0800808f 	.word	0x0800808f
 8008064:	0800808f 	.word	0x0800808f
 8008068:	0800808f 	.word	0x0800808f
 800806c:	08008087 	.word	0x08008087
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008070:	f7fe fda2 	bl	8006bb8 <HAL_RCC_GetPCLK1Freq>
 8008074:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008076:	e010      	b.n	800809a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008078:	4b56      	ldr	r3, [pc, #344]	; (80081d4 <UART_SetConfig+0x2f8>)
 800807a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800807c:	e00d      	b.n	800809a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800807e:	f7fe fd19 	bl	8006ab4 <HAL_RCC_GetSysClockFreq>
 8008082:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008084:	e009      	b.n	800809a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008086:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800808a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800808c:	e005      	b.n	800809a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800808e:	2300      	movs	r3, #0
 8008090:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008098:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800809a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809c:	2b00      	cmp	r3, #0
 800809e:	f000 812b 	beq.w	80082f8 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a6:	4a4c      	ldr	r2, [pc, #304]	; (80081d8 <UART_SetConfig+0x2fc>)
 80080a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080ac:	461a      	mov	r2, r3
 80080ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	4613      	mov	r3, r2
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	4413      	add	r3, r2
 80080c0:	69ba      	ldr	r2, [r7, #24]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d305      	bcc.n	80080d2 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080cc:	69ba      	ldr	r2, [r7, #24]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d903      	bls.n	80080da <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80080d8:	e10e      	b.n	80082f8 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	2200      	movs	r2, #0
 80080de:	60bb      	str	r3, [r7, #8]
 80080e0:	60fa      	str	r2, [r7, #12]
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e6:	4a3c      	ldr	r2, [pc, #240]	; (80081d8 <UART_SetConfig+0x2fc>)
 80080e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	2200      	movs	r2, #0
 80080f0:	603b      	str	r3, [r7, #0]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080fc:	f7f8 fd9c 	bl	8000c38 <__aeabi_uldivmod>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	4610      	mov	r0, r2
 8008106:	4619      	mov	r1, r3
 8008108:	f04f 0200 	mov.w	r2, #0
 800810c:	f04f 0300 	mov.w	r3, #0
 8008110:	020b      	lsls	r3, r1, #8
 8008112:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008116:	0202      	lsls	r2, r0, #8
 8008118:	6979      	ldr	r1, [r7, #20]
 800811a:	6849      	ldr	r1, [r1, #4]
 800811c:	0849      	lsrs	r1, r1, #1
 800811e:	2000      	movs	r0, #0
 8008120:	460c      	mov	r4, r1
 8008122:	4605      	mov	r5, r0
 8008124:	eb12 0804 	adds.w	r8, r2, r4
 8008128:	eb43 0905 	adc.w	r9, r3, r5
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	469a      	mov	sl, r3
 8008134:	4693      	mov	fp, r2
 8008136:	4652      	mov	r2, sl
 8008138:	465b      	mov	r3, fp
 800813a:	4640      	mov	r0, r8
 800813c:	4649      	mov	r1, r9
 800813e:	f7f8 fd7b 	bl	8000c38 <__aeabi_uldivmod>
 8008142:	4602      	mov	r2, r0
 8008144:	460b      	mov	r3, r1
 8008146:	4613      	mov	r3, r2
 8008148:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008150:	d308      	bcc.n	8008164 <UART_SetConfig+0x288>
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008158:	d204      	bcs.n	8008164 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	6a3a      	ldr	r2, [r7, #32]
 8008160:	60da      	str	r2, [r3, #12]
 8008162:	e0c9      	b.n	80082f8 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800816a:	e0c5      	b.n	80082f8 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	69db      	ldr	r3, [r3, #28]
 8008170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008174:	d16d      	bne.n	8008252 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8008176:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800817a:	3b01      	subs	r3, #1
 800817c:	2b07      	cmp	r3, #7
 800817e:	d82d      	bhi.n	80081dc <UART_SetConfig+0x300>
 8008180:	a201      	add	r2, pc, #4	; (adr r2, 8008188 <UART_SetConfig+0x2ac>)
 8008182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008186:	bf00      	nop
 8008188:	080081a9 	.word	0x080081a9
 800818c:	080081b1 	.word	0x080081b1
 8008190:	080081dd 	.word	0x080081dd
 8008194:	080081b7 	.word	0x080081b7
 8008198:	080081dd 	.word	0x080081dd
 800819c:	080081dd 	.word	0x080081dd
 80081a0:	080081dd 	.word	0x080081dd
 80081a4:	080081bf 	.word	0x080081bf
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081a8:	f7fe fd1c 	bl	8006be4 <HAL_RCC_GetPCLK2Freq>
 80081ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081ae:	e01b      	b.n	80081e8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081b0:	4b08      	ldr	r3, [pc, #32]	; (80081d4 <UART_SetConfig+0x2f8>)
 80081b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081b4:	e018      	b.n	80081e8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081b6:	f7fe fc7d 	bl	8006ab4 <HAL_RCC_GetSysClockFreq>
 80081ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081bc:	e014      	b.n	80081e8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081c4:	e010      	b.n	80081e8 <UART_SetConfig+0x30c>
 80081c6:	bf00      	nop
 80081c8:	cfff69f3 	.word	0xcfff69f3
 80081cc:	40008000 	.word	0x40008000
 80081d0:	40013800 	.word	0x40013800
 80081d4:	00f42400 	.word	0x00f42400
 80081d8:	0800e7c4 	.word	0x0800e7c4
      default:
        pclk = 0U;
 80081dc:	2300      	movs	r3, #0
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 8084 	beq.w	80082f8 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f4:	4a4b      	ldr	r2, [pc, #300]	; (8008324 <UART_SetConfig+0x448>)
 80081f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8008202:	005a      	lsls	r2, r3, #1
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	085b      	lsrs	r3, r3, #1
 800820a:	441a      	add	r2, r3
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	fbb2 f3f3 	udiv	r3, r2, r3
 8008214:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	2b0f      	cmp	r3, #15
 800821a:	d916      	bls.n	800824a <UART_SetConfig+0x36e>
 800821c:	6a3b      	ldr	r3, [r7, #32]
 800821e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008222:	d212      	bcs.n	800824a <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	b29b      	uxth	r3, r3
 8008228:	f023 030f 	bic.w	r3, r3, #15
 800822c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800822e:	6a3b      	ldr	r3, [r7, #32]
 8008230:	085b      	lsrs	r3, r3, #1
 8008232:	b29b      	uxth	r3, r3
 8008234:	f003 0307 	and.w	r3, r3, #7
 8008238:	b29a      	uxth	r2, r3
 800823a:	8bfb      	ldrh	r3, [r7, #30]
 800823c:	4313      	orrs	r3, r2
 800823e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	8bfa      	ldrh	r2, [r7, #30]
 8008246:	60da      	str	r2, [r3, #12]
 8008248:	e056      	b.n	80082f8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008250:	e052      	b.n	80082f8 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008252:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008256:	3b01      	subs	r3, #1
 8008258:	2b07      	cmp	r3, #7
 800825a:	d822      	bhi.n	80082a2 <UART_SetConfig+0x3c6>
 800825c:	a201      	add	r2, pc, #4	; (adr r2, 8008264 <UART_SetConfig+0x388>)
 800825e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008262:	bf00      	nop
 8008264:	08008285 	.word	0x08008285
 8008268:	0800828d 	.word	0x0800828d
 800826c:	080082a3 	.word	0x080082a3
 8008270:	08008293 	.word	0x08008293
 8008274:	080082a3 	.word	0x080082a3
 8008278:	080082a3 	.word	0x080082a3
 800827c:	080082a3 	.word	0x080082a3
 8008280:	0800829b 	.word	0x0800829b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008284:	f7fe fcae 	bl	8006be4 <HAL_RCC_GetPCLK2Freq>
 8008288:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800828a:	e010      	b.n	80082ae <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800828c:	4b26      	ldr	r3, [pc, #152]	; (8008328 <UART_SetConfig+0x44c>)
 800828e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008290:	e00d      	b.n	80082ae <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008292:	f7fe fc0f 	bl	8006ab4 <HAL_RCC_GetSysClockFreq>
 8008296:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008298:	e009      	b.n	80082ae <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800829a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800829e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082a0:	e005      	b.n	80082ae <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80082ac:	bf00      	nop
    }

    if (pclk != 0U)
 80082ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d021      	beq.n	80082f8 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b8:	4a1a      	ldr	r2, [pc, #104]	; (8008324 <UART_SetConfig+0x448>)
 80082ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082be:	461a      	mov	r2, r3
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	085b      	lsrs	r3, r3, #1
 80082cc:	441a      	add	r2, r3
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082d8:	6a3b      	ldr	r3, [r7, #32]
 80082da:	2b0f      	cmp	r3, #15
 80082dc:	d909      	bls.n	80082f2 <UART_SetConfig+0x416>
 80082de:	6a3b      	ldr	r3, [r7, #32]
 80082e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082e4:	d205      	bcs.n	80082f2 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80082e6:	6a3b      	ldr	r3, [r7, #32]
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60da      	str	r2, [r3, #12]
 80082f0:	e002      	b.n	80082f8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2201      	movs	r2, #1
 8008304:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2200      	movs	r2, #0
 800830c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	2200      	movs	r2, #0
 8008312:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008314:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008318:	4618      	mov	r0, r3
 800831a:	3730      	adds	r7, #48	; 0x30
 800831c:	46bd      	mov	sp, r7
 800831e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008322:	bf00      	nop
 8008324:	0800e7c4 	.word	0x0800e7c4
 8008328:	00f42400 	.word	0x00f42400

0800832c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008338:	f003 0301 	and.w	r3, r3, #1
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00a      	beq.n	8008356 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835a:	f003 0302 	and.w	r3, r3, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00a      	beq.n	8008378 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	430a      	orrs	r2, r1
 8008376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837c:	f003 0304 	and.w	r3, r3, #4
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839e:	f003 0308 	and.w	r3, r3, #8
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c0:	f003 0310 	and.w	r3, r3, #16
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00a      	beq.n	80083de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e2:	f003 0320 	and.w	r3, r3, #32
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008408:	2b00      	cmp	r3, #0
 800840a:	d01a      	beq.n	8008442 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	430a      	orrs	r2, r1
 8008420:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008426:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800842a:	d10a      	bne.n	8008442 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	430a      	orrs	r2, r1
 8008440:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800844a:	2b00      	cmp	r3, #0
 800844c:	d00a      	beq.n	8008464 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	430a      	orrs	r2, r1
 8008462:	605a      	str	r2, [r3, #4]
  }
}
 8008464:	bf00      	nop
 8008466:	370c      	adds	r7, #12
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b098      	sub	sp, #96	; 0x60
 8008474:	af02      	add	r7, sp, #8
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008480:	f7fb fd2c 	bl	8003edc <HAL_GetTick>
 8008484:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 0308 	and.w	r3, r3, #8
 8008490:	2b08      	cmp	r3, #8
 8008492:	d12f      	bne.n	80084f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008494:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008498:	9300      	str	r3, [sp, #0]
 800849a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800849c:	2200      	movs	r2, #0
 800849e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f88e 	bl	80085c4 <UART_WaitOnFlagUntilTimeout>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d022      	beq.n	80084f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b6:	e853 3f00 	ldrex	r3, [r3]
 80084ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80084bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084c2:	653b      	str	r3, [r7, #80]	; 0x50
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	461a      	mov	r2, r3
 80084ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084cc:	647b      	str	r3, [r7, #68]	; 0x44
 80084ce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084d4:	e841 2300 	strex	r3, r2, [r1]
 80084d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1e6      	bne.n	80084ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e063      	b.n	80085bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 0304 	and.w	r3, r3, #4
 80084fe:	2b04      	cmp	r3, #4
 8008500:	d149      	bne.n	8008596 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008502:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008506:	9300      	str	r3, [sp, #0]
 8008508:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800850a:	2200      	movs	r2, #0
 800850c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 f857 	bl	80085c4 <UART_WaitOnFlagUntilTimeout>
 8008516:	4603      	mov	r3, r0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d03c      	beq.n	8008596 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008524:	e853 3f00 	ldrex	r3, [r3]
 8008528:	623b      	str	r3, [r7, #32]
   return(result);
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008530:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	461a      	mov	r2, r3
 8008538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800853a:	633b      	str	r3, [r7, #48]	; 0x30
 800853c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1e6      	bne.n	800851c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3308      	adds	r3, #8
 8008554:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	e853 3f00 	ldrex	r3, [r3]
 800855c:	60fb      	str	r3, [r7, #12]
   return(result);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f023 0301 	bic.w	r3, r3, #1
 8008564:	64bb      	str	r3, [r7, #72]	; 0x48
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	3308      	adds	r3, #8
 800856c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800856e:	61fa      	str	r2, [r7, #28]
 8008570:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008572:	69b9      	ldr	r1, [r7, #24]
 8008574:	69fa      	ldr	r2, [r7, #28]
 8008576:	e841 2300 	strex	r3, r2, [r1]
 800857a:	617b      	str	r3, [r7, #20]
   return(result);
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e5      	bne.n	800854e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2220      	movs	r2, #32
 8008586:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e012      	b.n	80085bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2220      	movs	r2, #32
 800859a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2220      	movs	r2, #32
 80085a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3758      	adds	r7, #88	; 0x58
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	4613      	mov	r3, r2
 80085d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085d4:	e049      	b.n	800866a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085dc:	d045      	beq.n	800866a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085de:	f7fb fc7d 	bl	8003edc <HAL_GetTick>
 80085e2:	4602      	mov	r2, r0
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	69ba      	ldr	r2, [r7, #24]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d302      	bcc.n	80085f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d101      	bne.n	80085f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e048      	b.n	800868a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0304 	and.w	r3, r3, #4
 8008602:	2b00      	cmp	r3, #0
 8008604:	d031      	beq.n	800866a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	69db      	ldr	r3, [r3, #28]
 800860c:	f003 0308 	and.w	r3, r3, #8
 8008610:	2b08      	cmp	r3, #8
 8008612:	d110      	bne.n	8008636 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2208      	movs	r2, #8
 800861a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800861c:	68f8      	ldr	r0, [r7, #12]
 800861e:	f000 f95b 	bl	80088d8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2208      	movs	r2, #8
 8008626:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e029      	b.n	800868a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	69db      	ldr	r3, [r3, #28]
 800863c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008640:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008644:	d111      	bne.n	800866a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800864e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f000 f941 	bl	80088d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2220      	movs	r2, #32
 800865a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2200      	movs	r2, #0
 8008662:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e00f      	b.n	800868a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	69da      	ldr	r2, [r3, #28]
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	4013      	ands	r3, r2
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	429a      	cmp	r2, r3
 8008678:	bf0c      	ite	eq
 800867a:	2301      	moveq	r3, #1
 800867c:	2300      	movne	r3, #0
 800867e:	b2db      	uxtb	r3, r3
 8008680:	461a      	mov	r2, r3
 8008682:	79fb      	ldrb	r3, [r7, #7]
 8008684:	429a      	cmp	r2, r3
 8008686:	d0a6      	beq.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
	...

08008694 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008694:	b480      	push	{r7}
 8008696:	b0a3      	sub	sp, #140	; 0x8c
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	4613      	mov	r3, r2
 80086a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	88fa      	ldrh	r2, [r7, #6]
 80086ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	88fa      	ldrh	r2, [r7, #6]
 80086b4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086c6:	d10e      	bne.n	80086e6 <UART_Start_Receive_IT+0x52>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	691b      	ldr	r3, [r3, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d105      	bne.n	80086dc <UART_Start_Receive_IT+0x48>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80086d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086da:	e02d      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	22ff      	movs	r2, #255	; 0xff
 80086e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086e4:	e028      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d10d      	bne.n	800870a <UART_Start_Receive_IT+0x76>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d104      	bne.n	8008700 <UART_Start_Receive_IT+0x6c>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	22ff      	movs	r2, #255	; 0xff
 80086fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086fe:	e01b      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	227f      	movs	r2, #127	; 0x7f
 8008704:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008708:	e016      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008712:	d10d      	bne.n	8008730 <UART_Start_Receive_IT+0x9c>
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d104      	bne.n	8008726 <UART_Start_Receive_IT+0x92>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	227f      	movs	r2, #127	; 0x7f
 8008720:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008724:	e008      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	223f      	movs	r2, #63	; 0x3f
 800872a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800872e:	e003      	b.n	8008738 <UART_Start_Receive_IT+0xa4>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2200      	movs	r2, #0
 800873c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2222      	movs	r2, #34	; 0x22
 8008744:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	3308      	adds	r3, #8
 800874e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008752:	e853 3f00 	ldrex	r3, [r3]
 8008756:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008758:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800875a:	f043 0301 	orr.w	r3, r3, #1
 800875e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3308      	adds	r3, #8
 8008768:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800876c:	673a      	str	r2, [r7, #112]	; 0x70
 800876e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008772:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800877a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e3      	bne.n	8008748 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008784:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008788:	d14f      	bne.n	800882a <UART_Start_Receive_IT+0x196>
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008790:	88fa      	ldrh	r2, [r7, #6]
 8008792:	429a      	cmp	r2, r3
 8008794:	d349      	bcc.n	800882a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800879e:	d107      	bne.n	80087b0 <UART_Start_Receive_IT+0x11c>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	691b      	ldr	r3, [r3, #16]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d103      	bne.n	80087b0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	4a47      	ldr	r2, [pc, #284]	; (80088c8 <UART_Start_Receive_IT+0x234>)
 80087ac:	675a      	str	r2, [r3, #116]	; 0x74
 80087ae:	e002      	b.n	80087b6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	4a46      	ldr	r2, [pc, #280]	; (80088cc <UART_Start_Receive_IT+0x238>)
 80087b4:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d01a      	beq.n	80087f4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087c6:	e853 3f00 	ldrex	r3, [r3]
 80087ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80087cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80087e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087e2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087e8:	e841 2300 	strex	r3, r2, [r1]
 80087ec:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80087ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1e4      	bne.n	80087be <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	3308      	adds	r3, #8
 80087fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087fe:	e853 3f00 	ldrex	r3, [r3]
 8008802:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800880a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	3308      	adds	r3, #8
 8008812:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008814:	64ba      	str	r2, [r7, #72]	; 0x48
 8008816:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008818:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800881a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800881c:	e841 2300 	strex	r3, r2, [r1]
 8008820:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1e5      	bne.n	80087f4 <UART_Start_Receive_IT+0x160>
 8008828:	e046      	b.n	80088b8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008832:	d107      	bne.n	8008844 <UART_Start_Receive_IT+0x1b0>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d103      	bne.n	8008844 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	4a24      	ldr	r2, [pc, #144]	; (80088d0 <UART_Start_Receive_IT+0x23c>)
 8008840:	675a      	str	r2, [r3, #116]	; 0x74
 8008842:	e002      	b.n	800884a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	4a23      	ldr	r2, [pc, #140]	; (80088d4 <UART_Start_Receive_IT+0x240>)
 8008848:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	691b      	ldr	r3, [r3, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d019      	beq.n	8008886 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885a:	e853 3f00 	ldrex	r3, [r3]
 800885e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008866:	677b      	str	r3, [r7, #116]	; 0x74
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	461a      	mov	r2, r3
 800886e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008870:	637b      	str	r3, [r7, #52]	; 0x34
 8008872:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008876:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800887e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e6      	bne.n	8008852 <UART_Start_Receive_IT+0x1be>
 8008884:	e018      	b.n	80088b8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	e853 3f00 	ldrex	r3, [r3]
 8008892:	613b      	str	r3, [r7, #16]
   return(result);
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	f043 0320 	orr.w	r3, r3, #32
 800889a:	67bb      	str	r3, [r7, #120]	; 0x78
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	461a      	mov	r2, r3
 80088a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088a4:	623b      	str	r3, [r7, #32]
 80088a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a8:	69f9      	ldr	r1, [r7, #28]
 80088aa:	6a3a      	ldr	r2, [r7, #32]
 80088ac:	e841 2300 	strex	r3, r2, [r1]
 80088b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1e6      	bne.n	8008886 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	378c      	adds	r7, #140	; 0x8c
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	080090f9 	.word	0x080090f9
 80088cc:	08008d99 	.word	0x08008d99
 80088d0:	08008be1 	.word	0x08008be1
 80088d4:	08008a29 	.word	0x08008a29

080088d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088d8:	b480      	push	{r7}
 80088da:	b095      	sub	sp, #84	; 0x54
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	461a      	mov	r2, r3
 80088fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088fe:	643b      	str	r3, [r7, #64]	; 0x40
 8008900:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008902:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008904:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008906:	e841 2300 	strex	r3, r2, [r1]
 800890a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800890c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1e6      	bne.n	80088e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3308      	adds	r3, #8
 8008918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	6a3b      	ldr	r3, [r7, #32]
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	61fb      	str	r3, [r7, #28]
   return(result);
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008928:	f023 0301 	bic.w	r3, r3, #1
 800892c:	64bb      	str	r3, [r7, #72]	; 0x48
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3308      	adds	r3, #8
 8008934:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008936:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008938:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800893c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800893e:	e841 2300 	strex	r3, r2, [r1]
 8008942:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1e3      	bne.n	8008912 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800894e:	2b01      	cmp	r3, #1
 8008950:	d118      	bne.n	8008984 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	e853 3f00 	ldrex	r3, [r3]
 800895e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	f023 0310 	bic.w	r3, r3, #16
 8008966:	647b      	str	r3, [r7, #68]	; 0x44
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	461a      	mov	r2, r3
 800896e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008970:	61bb      	str	r3, [r7, #24]
 8008972:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008974:	6979      	ldr	r1, [r7, #20]
 8008976:	69ba      	ldr	r2, [r7, #24]
 8008978:	e841 2300 	strex	r3, r2, [r1]
 800897c:	613b      	str	r3, [r7, #16]
   return(result);
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d1e6      	bne.n	8008952 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2220      	movs	r2, #32
 8008988:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008998:	bf00      	nop
 800899a:	3754      	adds	r7, #84	; 0x54
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2200      	movs	r2, #0
 80089be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f7ff fa74 	bl	8007eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089c8:	bf00      	nop
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b088      	sub	sp, #32
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	e853 3f00 	ldrex	r3, [r3]
 80089e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089ec:	61fb      	str	r3, [r7, #28]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	461a      	mov	r2, r3
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	61bb      	str	r3, [r7, #24]
 80089f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	6979      	ldr	r1, [r7, #20]
 80089fc:	69ba      	ldr	r2, [r7, #24]
 80089fe:	e841 2300 	strex	r3, r2, [r1]
 8008a02:	613b      	str	r3, [r7, #16]
   return(result);
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1e6      	bne.n	80089d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2220      	movs	r2, #32
 8008a0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff fa3f 	bl	8007e9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a1e:	bf00      	nop
 8008a20:	3720      	adds	r7, #32
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
	...

08008a28 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b09c      	sub	sp, #112	; 0x70
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008a36:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a40:	2b22      	cmp	r3, #34	; 0x22
 8008a42:	f040 80be 	bne.w	8008bc2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008a54:	b2d9      	uxtb	r1, r3
 8008a56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008a5a:	b2da      	uxtb	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a60:	400a      	ands	r2, r1
 8008a62:	b2d2      	uxtb	r2, r2
 8008a64:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a6a:	1c5a      	adds	r2, r3, #1
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	b29a      	uxth	r2, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f040 80a1 	bne.w	8008bd2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008aa0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008aa4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	461a      	mov	r2, r3
 8008aac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008aae:	65bb      	str	r3, [r7, #88]	; 0x58
 8008ab0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008ab4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008abc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e6      	bne.n	8008a90 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3308      	adds	r3, #8
 8008ac8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ad4:	f023 0301 	bic.w	r3, r3, #1
 8008ad8:	667b      	str	r3, [r7, #100]	; 0x64
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3308      	adds	r3, #8
 8008ae0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008ae2:	647a      	str	r2, [r7, #68]	; 0x44
 8008ae4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ae8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1e5      	bne.n	8008ac2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2220      	movs	r2, #32
 8008afa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a33      	ldr	r2, [pc, #204]	; (8008bdc <UART_RxISR_8BIT+0x1b4>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d01f      	beq.n	8008b54 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d018      	beq.n	8008b54 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2a:	e853 3f00 	ldrex	r3, [r3]
 8008b2e:	623b      	str	r3, [r7, #32]
   return(result);
 8008b30:	6a3b      	ldr	r3, [r7, #32]
 8008b32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b36:	663b      	str	r3, [r7, #96]	; 0x60
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b40:	633b      	str	r3, [r7, #48]	; 0x30
 8008b42:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1e6      	bne.n	8008b22 <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d12e      	bne.n	8008bba <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	e853 3f00 	ldrex	r3, [r3]
 8008b6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f023 0310 	bic.w	r3, r3, #16
 8008b76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b80:	61fb      	str	r3, [r7, #28]
 8008b82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b84:	69b9      	ldr	r1, [r7, #24]
 8008b86:	69fa      	ldr	r2, [r7, #28]
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e6      	bne.n	8008b62 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	69db      	ldr	r3, [r3, #28]
 8008b9a:	f003 0310 	and.w	r3, r3, #16
 8008b9e:	2b10      	cmp	r3, #16
 8008ba0:	d103      	bne.n	8008baa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2210      	movs	r2, #16
 8008ba8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f7ff f986 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bb8:	e00b      	b.n	8008bd2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f7f9 fcd2 	bl	8002564 <HAL_UART_RxCpltCallback>
}
 8008bc0:	e007      	b.n	8008bd2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	699a      	ldr	r2, [r3, #24]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f042 0208 	orr.w	r2, r2, #8
 8008bd0:	619a      	str	r2, [r3, #24]
}
 8008bd2:	bf00      	nop
 8008bd4:	3770      	adds	r7, #112	; 0x70
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	40008000 	.word	0x40008000

08008be0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b09c      	sub	sp, #112	; 0x70
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008bee:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bf8:	2b22      	cmp	r3, #34	; 0x22
 8008bfa:	f040 80be 	bne.w	8008d7a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c04:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c0c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008c0e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008c12:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008c16:	4013      	ands	r3, r2
 8008c18:	b29a      	uxth	r2, r3
 8008c1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c22:	1c9a      	adds	r2, r3, #2
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	3b01      	subs	r3, #1
 8008c32:	b29a      	uxth	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f040 80a1 	bne.w	8008d8a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c5c:	667b      	str	r3, [r7, #100]	; 0x64
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c66:	657b      	str	r3, [r7, #84]	; 0x54
 8008c68:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c6e:	e841 2300 	strex	r3, r2, [r1]
 8008c72:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1e6      	bne.n	8008c48 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	3308      	adds	r3, #8
 8008c80:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c84:	e853 3f00 	ldrex	r3, [r3]
 8008c88:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8c:	f023 0301 	bic.w	r3, r3, #1
 8008c90:	663b      	str	r3, [r7, #96]	; 0x60
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	3308      	adds	r3, #8
 8008c98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008c9a:	643a      	str	r2, [r7, #64]	; 0x40
 8008c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ca0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ca2:	e841 2300 	strex	r3, r2, [r1]
 8008ca6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1e5      	bne.n	8008c7a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a33      	ldr	r2, [pc, #204]	; (8008d94 <UART_RxISR_16BIT+0x1b4>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d01f      	beq.n	8008d0c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d018      	beq.n	8008d0c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce0:	6a3b      	ldr	r3, [r7, #32]
 8008ce2:	e853 3f00 	ldrex	r3, [r3]
 8008ce6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008cee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cfa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008cfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d00:	e841 2300 	strex	r3, r2, [r1]
 8008d04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1e6      	bne.n	8008cda <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d12e      	bne.n	8008d72 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	e853 3f00 	ldrex	r3, [r3]
 8008d26:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	f023 0310 	bic.w	r3, r3, #16
 8008d2e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	461a      	mov	r2, r3
 8008d36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d38:	61bb      	str	r3, [r7, #24]
 8008d3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	6979      	ldr	r1, [r7, #20]
 8008d3e:	69ba      	ldr	r2, [r7, #24]
 8008d40:	e841 2300 	strex	r3, r2, [r1]
 8008d44:	613b      	str	r3, [r7, #16]
   return(result);
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1e6      	bne.n	8008d1a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	69db      	ldr	r3, [r3, #28]
 8008d52:	f003 0310 	and.w	r3, r3, #16
 8008d56:	2b10      	cmp	r3, #16
 8008d58:	d103      	bne.n	8008d62 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2210      	movs	r2, #16
 8008d60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d68:	4619      	mov	r1, r3
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7ff f8aa 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d70:	e00b      	b.n	8008d8a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f7f9 fbf6 	bl	8002564 <HAL_UART_RxCpltCallback>
}
 8008d78:	e007      	b.n	8008d8a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	699a      	ldr	r2, [r3, #24]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f042 0208 	orr.w	r2, r2, #8
 8008d88:	619a      	str	r2, [r3, #24]
}
 8008d8a:	bf00      	nop
 8008d8c:	3770      	adds	r7, #112	; 0x70
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	40008000 	.word	0x40008000

08008d98 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b0ac      	sub	sp, #176	; 0xb0
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008da6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008dce:	2b22      	cmp	r3, #34	; 0x22
 8008dd0:	f040 8182 	bne.w	80090d8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008dda:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008dde:	e125      	b.n	800902c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008dea:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8008dee:	b2d9      	uxtb	r1, r3
 8008df0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008df4:	b2da      	uxtb	r2, r3
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dfa:	400a      	ands	r2, r1
 8008dfc:	b2d2      	uxtb	r2, r2
 8008dfe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e04:	1c5a      	adds	r2, r3, #1
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	69db      	ldr	r3, [r3, #28]
 8008e22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008e26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e2a:	f003 0307 	and.w	r3, r3, #7
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d053      	beq.n	8008eda <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d011      	beq.n	8008e62 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00b      	beq.n	8008e62 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e58:	f043 0201 	orr.w	r2, r3, #1
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e66:	f003 0302 	and.w	r3, r3, #2
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d011      	beq.n	8008e92 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008e6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d00b      	beq.n	8008e92 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e88:	f043 0204 	orr.w	r2, r3, #4
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e96:	f003 0304 	and.w	r3, r3, #4
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d011      	beq.n	8008ec2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008e9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008ea2:	f003 0301 	and.w	r3, r3, #1
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00b      	beq.n	8008ec2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2204      	movs	r2, #4
 8008eb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008eb8:	f043 0202 	orr.w	r2, r3, #2
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d006      	beq.n	8008eda <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7fe ffef 	bl	8007eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f040 80a2 	bne.w	800902c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8008ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008efc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	461a      	mov	r2, r3
 8008f06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f0c:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008f10:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8008f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e4      	bne.n	8008ee8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3308      	adds	r3, #8
 8008f24:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f28:	e853 3f00 	ldrex	r3, [r3]
 8008f2c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8008f2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f34:	f023 0301 	bic.w	r3, r3, #1
 8008f38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	3308      	adds	r3, #8
 8008f42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008f46:	66ba      	str	r2, [r7, #104]	; 0x68
 8008f48:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008f4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f4e:	e841 2300 	strex	r3, r2, [r1]
 8008f52:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008f54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1e1      	bne.n	8008f1e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a5f      	ldr	r2, [pc, #380]	; (80090f0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d021      	beq.n	8008fbc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d01a      	beq.n	8008fbc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f8e:	e853 3f00 	ldrex	r3, [r3]
 8008f92:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008f9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008fa8:	657b      	str	r3, [r7, #84]	; 0x54
 8008faa:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008fae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fb0:	e841 2300 	strex	r3, r2, [r1]
 8008fb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e4      	bne.n	8008f86 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d130      	bne.n	8009026 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fd2:	e853 3f00 	ldrex	r3, [r3]
 8008fd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fda:	f023 0310 	bic.w	r3, r3, #16
 8008fde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008fec:	643b      	str	r3, [r7, #64]	; 0x40
 8008fee:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ff2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ff4:	e841 2300 	strex	r3, r2, [r1]
 8008ff8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e4      	bne.n	8008fca <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	69db      	ldr	r3, [r3, #28]
 8009006:	f003 0310 	and.w	r3, r3, #16
 800900a:	2b10      	cmp	r3, #16
 800900c:	d103      	bne.n	8009016 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2210      	movs	r2, #16
 8009014:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800901c:	4619      	mov	r1, r3
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7fe ff50 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
 8009024:	e002      	b.n	800902c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f7f9 fa9c 	bl	8002564 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800902c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8009030:	2b00      	cmp	r3, #0
 8009032:	d006      	beq.n	8009042 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009038:	f003 0320 	and.w	r3, r3, #32
 800903c:	2b00      	cmp	r3, #0
 800903e:	f47f aecf 	bne.w	8008de0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009048:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800904c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009050:	2b00      	cmp	r3, #0
 8009052:	d049      	beq.n	80090e8 <UART_RxISR_8BIT_FIFOEN+0x350>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800905a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800905e:	429a      	cmp	r2, r3
 8009060:	d242      	bcs.n	80090e8 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3308      	adds	r3, #8
 8009068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6a3b      	ldr	r3, [r7, #32]
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	61fb      	str	r3, [r7, #28]
   return(result);
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009078:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	3308      	adds	r3, #8
 8009082:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009086:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009088:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800908c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e3      	bne.n	8009062 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a15      	ldr	r2, [pc, #84]	; (80090f4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800909e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	e853 3f00 	ldrex	r3, [r3]
 80090ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	f043 0320 	orr.w	r3, r3, #32
 80090b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	461a      	mov	r2, r3
 80090be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80090c2:	61bb      	str	r3, [r7, #24]
 80090c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	6979      	ldr	r1, [r7, #20]
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	e841 2300 	strex	r3, r2, [r1]
 80090ce:	613b      	str	r3, [r7, #16]
   return(result);
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1e4      	bne.n	80090a0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80090d6:	e007      	b.n	80090e8 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	699a      	ldr	r2, [r3, #24]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f042 0208 	orr.w	r2, r2, #8
 80090e6:	619a      	str	r2, [r3, #24]
}
 80090e8:	bf00      	nop
 80090ea:	37b0      	adds	r7, #176	; 0xb0
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	40008000 	.word	0x40008000
 80090f4:	08008a29 	.word	0x08008a29

080090f8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b0ae      	sub	sp, #184	; 0xb8
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009106:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	69db      	ldr	r3, [r3, #28]
 8009110:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800912e:	2b22      	cmp	r3, #34	; 0x22
 8009130:	f040 8186 	bne.w	8009440 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800913a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800913e:	e129      	b.n	8009394 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009146:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800914e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009152:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8009156:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800915a:	4013      	ands	r3, r2
 800915c:	b29a      	uxth	r2, r3
 800915e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009162:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009168:	1c9a      	adds	r2, r3, #2
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009174:	b29b      	uxth	r3, r3
 8009176:	3b01      	subs	r3, #1
 8009178:	b29a      	uxth	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	69db      	ldr	r3, [r3, #28]
 8009186:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800918a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800918e:	f003 0307 	and.w	r3, r3, #7
 8009192:	2b00      	cmp	r3, #0
 8009194:	d053      	beq.n	800923e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009196:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d011      	beq.n	80091c6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80091a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80091a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00b      	beq.n	80091c6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2201      	movs	r2, #1
 80091b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091bc:	f043 0201 	orr.w	r2, r3, #1
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80091ca:	f003 0302 	and.w	r3, r3, #2
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d011      	beq.n	80091f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80091d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091d6:	f003 0301 	and.w	r3, r3, #1
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00b      	beq.n	80091f6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	2202      	movs	r2, #2
 80091e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091ec:	f043 0204 	orr.w	r2, r3, #4
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80091fa:	f003 0304 	and.w	r3, r3, #4
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d011      	beq.n	8009226 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009202:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00b      	beq.n	8009226 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2204      	movs	r2, #4
 8009214:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800921c:	f043 0202 	orr.w	r2, r3, #2
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800922c:	2b00      	cmp	r3, #0
 800922e:	d006      	beq.n	800923e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f7fe fe3d 	bl	8007eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009244:	b29b      	uxth	r3, r3
 8009246:	2b00      	cmp	r3, #0
 8009248:	f040 80a4 	bne.w	8009394 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800925a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800925c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009260:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	461a      	mov	r2, r3
 800926a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800926e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009272:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009274:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009276:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800927a:	e841 2300 	strex	r3, r2, [r1]
 800927e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009280:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1e2      	bne.n	800924c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3308      	adds	r3, #8
 800928c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009290:	e853 3f00 	ldrex	r3, [r3]
 8009294:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009296:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800929c:	f023 0301 	bic.w	r3, r3, #1
 80092a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	3308      	adds	r3, #8
 80092aa:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80092ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80092b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80092b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092b6:	e841 2300 	strex	r3, r2, [r1]
 80092ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80092bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1e1      	bne.n	8009286 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2220      	movs	r2, #32
 80092c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a5f      	ldr	r2, [pc, #380]	; (8009458 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d021      	beq.n	8009324 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d01a      	beq.n	8009324 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80092fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009302:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	461a      	mov	r2, r3
 800930c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009310:	65bb      	str	r3, [r7, #88]	; 0x58
 8009312:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009314:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009316:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009318:	e841 2300 	strex	r3, r2, [r1]
 800931c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800931e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1e4      	bne.n	80092ee <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009328:	2b01      	cmp	r3, #1
 800932a:	d130      	bne.n	800938e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800933a:	e853 3f00 	ldrex	r3, [r3]
 800933e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009342:	f023 0310 	bic.w	r3, r3, #16
 8009346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	461a      	mov	r2, r3
 8009350:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009354:	647b      	str	r3, [r7, #68]	; 0x44
 8009356:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009358:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800935a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800935c:	e841 2300 	strex	r3, r2, [r1]
 8009360:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1e4      	bne.n	8009332 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	69db      	ldr	r3, [r3, #28]
 800936e:	f003 0310 	and.w	r3, r3, #16
 8009372:	2b10      	cmp	r3, #16
 8009374:	d103      	bne.n	800937e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2210      	movs	r2, #16
 800937c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009384:	4619      	mov	r1, r3
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f7fe fd9c 	bl	8007ec4 <HAL_UARTEx_RxEventCallback>
 800938c:	e002      	b.n	8009394 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7f9 f8e8 	bl	8002564 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009394:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8009398:	2b00      	cmp	r3, #0
 800939a:	d006      	beq.n	80093aa <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800939c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80093a0:	f003 0320 	and.w	r3, r3, #32
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f47f aecb 	bne.w	8009140 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80093b0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80093b4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d049      	beq.n	8009450 <UART_RxISR_16BIT_FIFOEN+0x358>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80093c2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d242      	bcs.n	8009450 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3308      	adds	r3, #8
 80093d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	623b      	str	r3, [r7, #32]
   return(result);
 80093da:	6a3b      	ldr	r3, [r7, #32]
 80093dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	3308      	adds	r3, #8
 80093ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80093ee:	633a      	str	r2, [r7, #48]	; 0x30
 80093f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80093f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80093fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e3      	bne.n	80093ca <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a15      	ldr	r2, [pc, #84]	; (800945c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009406:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	e853 3f00 	ldrex	r3, [r3]
 8009414:	60fb      	str	r3, [r7, #12]
   return(result);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f043 0320 	orr.w	r3, r3, #32
 800941c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	461a      	mov	r2, r3
 8009426:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800942a:	61fb      	str	r3, [r7, #28]
 800942c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942e:	69b9      	ldr	r1, [r7, #24]
 8009430:	69fa      	ldr	r2, [r7, #28]
 8009432:	e841 2300 	strex	r3, r2, [r1]
 8009436:	617b      	str	r3, [r7, #20]
   return(result);
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1e4      	bne.n	8009408 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800943e:	e007      	b.n	8009450 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	699a      	ldr	r2, [r3, #24]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f042 0208 	orr.w	r2, r2, #8
 800944e:	619a      	str	r2, [r3, #24]
}
 8009450:	bf00      	nop
 8009452:	37b8      	adds	r7, #184	; 0xb8
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	40008000 	.word	0x40008000
 800945c:	08008be1 	.word	0x08008be1

08009460 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009468:	bf00      	nop
 800946a:	370c      	adds	r7, #12
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr

08009474 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009490:	bf00      	nop
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr

0800949c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800949c:	b480      	push	{r7}
 800949e:	b085      	sub	sp, #20
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d101      	bne.n	80094b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80094ae:	2302      	movs	r3, #2
 80094b0:	e027      	b.n	8009502 <HAL_UARTEx_DisableFifoMode+0x66>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2201      	movs	r2, #1
 80094b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2224      	movs	r2, #36	; 0x24
 80094be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f022 0201 	bic.w	r2, r2, #1
 80094d8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80094e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	68fa      	ldr	r2, [r7, #12]
 80094ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2220      	movs	r2, #32
 80094f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800951e:	2b01      	cmp	r3, #1
 8009520:	d101      	bne.n	8009526 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009522:	2302      	movs	r3, #2
 8009524:	e02d      	b.n	8009582 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2224      	movs	r2, #36	; 0x24
 8009532:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f022 0201 	bic.w	r2, r2, #1
 800954c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	430a      	orrs	r2, r1
 8009560:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f850 	bl	8009608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2220      	movs	r2, #32
 8009574:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2200      	movs	r2, #0
 800957c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}

0800958a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800958a:	b580      	push	{r7, lr}
 800958c:	b084      	sub	sp, #16
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
 8009592:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800959a:	2b01      	cmp	r3, #1
 800959c:	d101      	bne.n	80095a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800959e:	2302      	movs	r3, #2
 80095a0:	e02d      	b.n	80095fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2201      	movs	r2, #1
 80095a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2224      	movs	r2, #36	; 0x24
 80095ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f022 0201 	bic.w	r2, r2, #1
 80095c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f812 	bl	8009608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2220      	movs	r2, #32
 80095f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
	...

08009608 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009614:	2b00      	cmp	r3, #0
 8009616:	d108      	bne.n	800962a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2201      	movs	r2, #1
 8009624:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009628:	e031      	b.n	800968e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800962a:	2308      	movs	r3, #8
 800962c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800962e:	2308      	movs	r3, #8
 8009630:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	0e5b      	lsrs	r3, r3, #25
 800963a:	b2db      	uxtb	r3, r3
 800963c:	f003 0307 	and.w	r3, r3, #7
 8009640:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	0f5b      	lsrs	r3, r3, #29
 800964a:	b2db      	uxtb	r3, r3
 800964c:	f003 0307 	and.w	r3, r3, #7
 8009650:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009652:	7bbb      	ldrb	r3, [r7, #14]
 8009654:	7b3a      	ldrb	r2, [r7, #12]
 8009656:	4911      	ldr	r1, [pc, #68]	; (800969c <UARTEx_SetNbDataToProcess+0x94>)
 8009658:	5c8a      	ldrb	r2, [r1, r2]
 800965a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800965e:	7b3a      	ldrb	r2, [r7, #12]
 8009660:	490f      	ldr	r1, [pc, #60]	; (80096a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009662:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009664:	fb93 f3f2 	sdiv	r3, r3, r2
 8009668:	b29a      	uxth	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	7b7a      	ldrb	r2, [r7, #13]
 8009674:	4909      	ldr	r1, [pc, #36]	; (800969c <UARTEx_SetNbDataToProcess+0x94>)
 8009676:	5c8a      	ldrb	r2, [r1, r2]
 8009678:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800967c:	7b7a      	ldrb	r2, [r7, #13]
 800967e:	4908      	ldr	r1, [pc, #32]	; (80096a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009680:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009682:	fb93 f3f2 	sdiv	r3, r3, r2
 8009686:	b29a      	uxth	r2, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800968e:	bf00      	nop
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	0800e7dc 	.word	0x0800e7dc
 80096a0:	0800e7e4 	.word	0x0800e7e4

080096a4 <__errno>:
 80096a4:	4b01      	ldr	r3, [pc, #4]	; (80096ac <__errno+0x8>)
 80096a6:	6818      	ldr	r0, [r3, #0]
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	2000004c 	.word	0x2000004c

080096b0 <__libc_init_array>:
 80096b0:	b570      	push	{r4, r5, r6, lr}
 80096b2:	4d0d      	ldr	r5, [pc, #52]	; (80096e8 <__libc_init_array+0x38>)
 80096b4:	4c0d      	ldr	r4, [pc, #52]	; (80096ec <__libc_init_array+0x3c>)
 80096b6:	1b64      	subs	r4, r4, r5
 80096b8:	10a4      	asrs	r4, r4, #2
 80096ba:	2600      	movs	r6, #0
 80096bc:	42a6      	cmp	r6, r4
 80096be:	d109      	bne.n	80096d4 <__libc_init_array+0x24>
 80096c0:	4d0b      	ldr	r5, [pc, #44]	; (80096f0 <__libc_init_array+0x40>)
 80096c2:	4c0c      	ldr	r4, [pc, #48]	; (80096f4 <__libc_init_array+0x44>)
 80096c4:	f004 fd86 	bl	800e1d4 <_init>
 80096c8:	1b64      	subs	r4, r4, r5
 80096ca:	10a4      	asrs	r4, r4, #2
 80096cc:	2600      	movs	r6, #0
 80096ce:	42a6      	cmp	r6, r4
 80096d0:	d105      	bne.n	80096de <__libc_init_array+0x2e>
 80096d2:	bd70      	pop	{r4, r5, r6, pc}
 80096d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80096d8:	4798      	blx	r3
 80096da:	3601      	adds	r6, #1
 80096dc:	e7ee      	b.n	80096bc <__libc_init_array+0xc>
 80096de:	f855 3b04 	ldr.w	r3, [r5], #4
 80096e2:	4798      	blx	r3
 80096e4:	3601      	adds	r6, #1
 80096e6:	e7f2      	b.n	80096ce <__libc_init_array+0x1e>
 80096e8:	0800eca4 	.word	0x0800eca4
 80096ec:	0800eca4 	.word	0x0800eca4
 80096f0:	0800eca4 	.word	0x0800eca4
 80096f4:	0800eca8 	.word	0x0800eca8

080096f8 <malloc>:
 80096f8:	4b02      	ldr	r3, [pc, #8]	; (8009704 <malloc+0xc>)
 80096fa:	4601      	mov	r1, r0
 80096fc:	6818      	ldr	r0, [r3, #0]
 80096fe:	f000 b88d 	b.w	800981c <_malloc_r>
 8009702:	bf00      	nop
 8009704:	2000004c 	.word	0x2000004c

08009708 <free>:
 8009708:	4b02      	ldr	r3, [pc, #8]	; (8009714 <free+0xc>)
 800970a:	4601      	mov	r1, r0
 800970c:	6818      	ldr	r0, [r3, #0]
 800970e:	f000 b819 	b.w	8009744 <_free_r>
 8009712:	bf00      	nop
 8009714:	2000004c 	.word	0x2000004c

08009718 <memcpy>:
 8009718:	440a      	add	r2, r1
 800971a:	4291      	cmp	r1, r2
 800971c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009720:	d100      	bne.n	8009724 <memcpy+0xc>
 8009722:	4770      	bx	lr
 8009724:	b510      	push	{r4, lr}
 8009726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800972a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800972e:	4291      	cmp	r1, r2
 8009730:	d1f9      	bne.n	8009726 <memcpy+0xe>
 8009732:	bd10      	pop	{r4, pc}

08009734 <memset>:
 8009734:	4402      	add	r2, r0
 8009736:	4603      	mov	r3, r0
 8009738:	4293      	cmp	r3, r2
 800973a:	d100      	bne.n	800973e <memset+0xa>
 800973c:	4770      	bx	lr
 800973e:	f803 1b01 	strb.w	r1, [r3], #1
 8009742:	e7f9      	b.n	8009738 <memset+0x4>

08009744 <_free_r>:
 8009744:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009746:	2900      	cmp	r1, #0
 8009748:	d044      	beq.n	80097d4 <_free_r+0x90>
 800974a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800974e:	9001      	str	r0, [sp, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	f1a1 0404 	sub.w	r4, r1, #4
 8009756:	bfb8      	it	lt
 8009758:	18e4      	addlt	r4, r4, r3
 800975a:	f003 fbff 	bl	800cf5c <__malloc_lock>
 800975e:	4a1e      	ldr	r2, [pc, #120]	; (80097d8 <_free_r+0x94>)
 8009760:	9801      	ldr	r0, [sp, #4]
 8009762:	6813      	ldr	r3, [r2, #0]
 8009764:	b933      	cbnz	r3, 8009774 <_free_r+0x30>
 8009766:	6063      	str	r3, [r4, #4]
 8009768:	6014      	str	r4, [r2, #0]
 800976a:	b003      	add	sp, #12
 800976c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009770:	f003 bbfa 	b.w	800cf68 <__malloc_unlock>
 8009774:	42a3      	cmp	r3, r4
 8009776:	d908      	bls.n	800978a <_free_r+0x46>
 8009778:	6825      	ldr	r5, [r4, #0]
 800977a:	1961      	adds	r1, r4, r5
 800977c:	428b      	cmp	r3, r1
 800977e:	bf01      	itttt	eq
 8009780:	6819      	ldreq	r1, [r3, #0]
 8009782:	685b      	ldreq	r3, [r3, #4]
 8009784:	1949      	addeq	r1, r1, r5
 8009786:	6021      	streq	r1, [r4, #0]
 8009788:	e7ed      	b.n	8009766 <_free_r+0x22>
 800978a:	461a      	mov	r2, r3
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	b10b      	cbz	r3, 8009794 <_free_r+0x50>
 8009790:	42a3      	cmp	r3, r4
 8009792:	d9fa      	bls.n	800978a <_free_r+0x46>
 8009794:	6811      	ldr	r1, [r2, #0]
 8009796:	1855      	adds	r5, r2, r1
 8009798:	42a5      	cmp	r5, r4
 800979a:	d10b      	bne.n	80097b4 <_free_r+0x70>
 800979c:	6824      	ldr	r4, [r4, #0]
 800979e:	4421      	add	r1, r4
 80097a0:	1854      	adds	r4, r2, r1
 80097a2:	42a3      	cmp	r3, r4
 80097a4:	6011      	str	r1, [r2, #0]
 80097a6:	d1e0      	bne.n	800976a <_free_r+0x26>
 80097a8:	681c      	ldr	r4, [r3, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	6053      	str	r3, [r2, #4]
 80097ae:	4421      	add	r1, r4
 80097b0:	6011      	str	r1, [r2, #0]
 80097b2:	e7da      	b.n	800976a <_free_r+0x26>
 80097b4:	d902      	bls.n	80097bc <_free_r+0x78>
 80097b6:	230c      	movs	r3, #12
 80097b8:	6003      	str	r3, [r0, #0]
 80097ba:	e7d6      	b.n	800976a <_free_r+0x26>
 80097bc:	6825      	ldr	r5, [r4, #0]
 80097be:	1961      	adds	r1, r4, r5
 80097c0:	428b      	cmp	r3, r1
 80097c2:	bf04      	itt	eq
 80097c4:	6819      	ldreq	r1, [r3, #0]
 80097c6:	685b      	ldreq	r3, [r3, #4]
 80097c8:	6063      	str	r3, [r4, #4]
 80097ca:	bf04      	itt	eq
 80097cc:	1949      	addeq	r1, r1, r5
 80097ce:	6021      	streq	r1, [r4, #0]
 80097d0:	6054      	str	r4, [r2, #4]
 80097d2:	e7ca      	b.n	800976a <_free_r+0x26>
 80097d4:	b003      	add	sp, #12
 80097d6:	bd30      	pop	{r4, r5, pc}
 80097d8:	200007f4 	.word	0x200007f4

080097dc <sbrk_aligned>:
 80097dc:	b570      	push	{r4, r5, r6, lr}
 80097de:	4e0e      	ldr	r6, [pc, #56]	; (8009818 <sbrk_aligned+0x3c>)
 80097e0:	460c      	mov	r4, r1
 80097e2:	6831      	ldr	r1, [r6, #0]
 80097e4:	4605      	mov	r5, r0
 80097e6:	b911      	cbnz	r1, 80097ee <sbrk_aligned+0x12>
 80097e8:	f000 ff94 	bl	800a714 <_sbrk_r>
 80097ec:	6030      	str	r0, [r6, #0]
 80097ee:	4621      	mov	r1, r4
 80097f0:	4628      	mov	r0, r5
 80097f2:	f000 ff8f 	bl	800a714 <_sbrk_r>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	d00a      	beq.n	8009810 <sbrk_aligned+0x34>
 80097fa:	1cc4      	adds	r4, r0, #3
 80097fc:	f024 0403 	bic.w	r4, r4, #3
 8009800:	42a0      	cmp	r0, r4
 8009802:	d007      	beq.n	8009814 <sbrk_aligned+0x38>
 8009804:	1a21      	subs	r1, r4, r0
 8009806:	4628      	mov	r0, r5
 8009808:	f000 ff84 	bl	800a714 <_sbrk_r>
 800980c:	3001      	adds	r0, #1
 800980e:	d101      	bne.n	8009814 <sbrk_aligned+0x38>
 8009810:	f04f 34ff 	mov.w	r4, #4294967295
 8009814:	4620      	mov	r0, r4
 8009816:	bd70      	pop	{r4, r5, r6, pc}
 8009818:	200007f8 	.word	0x200007f8

0800981c <_malloc_r>:
 800981c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009820:	1ccd      	adds	r5, r1, #3
 8009822:	f025 0503 	bic.w	r5, r5, #3
 8009826:	3508      	adds	r5, #8
 8009828:	2d0c      	cmp	r5, #12
 800982a:	bf38      	it	cc
 800982c:	250c      	movcc	r5, #12
 800982e:	2d00      	cmp	r5, #0
 8009830:	4607      	mov	r7, r0
 8009832:	db01      	blt.n	8009838 <_malloc_r+0x1c>
 8009834:	42a9      	cmp	r1, r5
 8009836:	d905      	bls.n	8009844 <_malloc_r+0x28>
 8009838:	230c      	movs	r3, #12
 800983a:	603b      	str	r3, [r7, #0]
 800983c:	2600      	movs	r6, #0
 800983e:	4630      	mov	r0, r6
 8009840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009844:	4e2e      	ldr	r6, [pc, #184]	; (8009900 <_malloc_r+0xe4>)
 8009846:	f003 fb89 	bl	800cf5c <__malloc_lock>
 800984a:	6833      	ldr	r3, [r6, #0]
 800984c:	461c      	mov	r4, r3
 800984e:	bb34      	cbnz	r4, 800989e <_malloc_r+0x82>
 8009850:	4629      	mov	r1, r5
 8009852:	4638      	mov	r0, r7
 8009854:	f7ff ffc2 	bl	80097dc <sbrk_aligned>
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	4604      	mov	r4, r0
 800985c:	d14d      	bne.n	80098fa <_malloc_r+0xde>
 800985e:	6834      	ldr	r4, [r6, #0]
 8009860:	4626      	mov	r6, r4
 8009862:	2e00      	cmp	r6, #0
 8009864:	d140      	bne.n	80098e8 <_malloc_r+0xcc>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	4631      	mov	r1, r6
 800986a:	4638      	mov	r0, r7
 800986c:	eb04 0803 	add.w	r8, r4, r3
 8009870:	f000 ff50 	bl	800a714 <_sbrk_r>
 8009874:	4580      	cmp	r8, r0
 8009876:	d13a      	bne.n	80098ee <_malloc_r+0xd2>
 8009878:	6821      	ldr	r1, [r4, #0]
 800987a:	3503      	adds	r5, #3
 800987c:	1a6d      	subs	r5, r5, r1
 800987e:	f025 0503 	bic.w	r5, r5, #3
 8009882:	3508      	adds	r5, #8
 8009884:	2d0c      	cmp	r5, #12
 8009886:	bf38      	it	cc
 8009888:	250c      	movcc	r5, #12
 800988a:	4629      	mov	r1, r5
 800988c:	4638      	mov	r0, r7
 800988e:	f7ff ffa5 	bl	80097dc <sbrk_aligned>
 8009892:	3001      	adds	r0, #1
 8009894:	d02b      	beq.n	80098ee <_malloc_r+0xd2>
 8009896:	6823      	ldr	r3, [r4, #0]
 8009898:	442b      	add	r3, r5
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	e00e      	b.n	80098bc <_malloc_r+0xa0>
 800989e:	6822      	ldr	r2, [r4, #0]
 80098a0:	1b52      	subs	r2, r2, r5
 80098a2:	d41e      	bmi.n	80098e2 <_malloc_r+0xc6>
 80098a4:	2a0b      	cmp	r2, #11
 80098a6:	d916      	bls.n	80098d6 <_malloc_r+0xba>
 80098a8:	1961      	adds	r1, r4, r5
 80098aa:	42a3      	cmp	r3, r4
 80098ac:	6025      	str	r5, [r4, #0]
 80098ae:	bf18      	it	ne
 80098b0:	6059      	strne	r1, [r3, #4]
 80098b2:	6863      	ldr	r3, [r4, #4]
 80098b4:	bf08      	it	eq
 80098b6:	6031      	streq	r1, [r6, #0]
 80098b8:	5162      	str	r2, [r4, r5]
 80098ba:	604b      	str	r3, [r1, #4]
 80098bc:	4638      	mov	r0, r7
 80098be:	f104 060b 	add.w	r6, r4, #11
 80098c2:	f003 fb51 	bl	800cf68 <__malloc_unlock>
 80098c6:	f026 0607 	bic.w	r6, r6, #7
 80098ca:	1d23      	adds	r3, r4, #4
 80098cc:	1af2      	subs	r2, r6, r3
 80098ce:	d0b6      	beq.n	800983e <_malloc_r+0x22>
 80098d0:	1b9b      	subs	r3, r3, r6
 80098d2:	50a3      	str	r3, [r4, r2]
 80098d4:	e7b3      	b.n	800983e <_malloc_r+0x22>
 80098d6:	6862      	ldr	r2, [r4, #4]
 80098d8:	42a3      	cmp	r3, r4
 80098da:	bf0c      	ite	eq
 80098dc:	6032      	streq	r2, [r6, #0]
 80098de:	605a      	strne	r2, [r3, #4]
 80098e0:	e7ec      	b.n	80098bc <_malloc_r+0xa0>
 80098e2:	4623      	mov	r3, r4
 80098e4:	6864      	ldr	r4, [r4, #4]
 80098e6:	e7b2      	b.n	800984e <_malloc_r+0x32>
 80098e8:	4634      	mov	r4, r6
 80098ea:	6876      	ldr	r6, [r6, #4]
 80098ec:	e7b9      	b.n	8009862 <_malloc_r+0x46>
 80098ee:	230c      	movs	r3, #12
 80098f0:	603b      	str	r3, [r7, #0]
 80098f2:	4638      	mov	r0, r7
 80098f4:	f003 fb38 	bl	800cf68 <__malloc_unlock>
 80098f8:	e7a1      	b.n	800983e <_malloc_r+0x22>
 80098fa:	6025      	str	r5, [r4, #0]
 80098fc:	e7de      	b.n	80098bc <_malloc_r+0xa0>
 80098fe:	bf00      	nop
 8009900:	200007f4 	.word	0x200007f4

08009904 <__cvt>:
 8009904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009908:	ec55 4b10 	vmov	r4, r5, d0
 800990c:	2d00      	cmp	r5, #0
 800990e:	460e      	mov	r6, r1
 8009910:	4619      	mov	r1, r3
 8009912:	462b      	mov	r3, r5
 8009914:	bfbb      	ittet	lt
 8009916:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800991a:	461d      	movlt	r5, r3
 800991c:	2300      	movge	r3, #0
 800991e:	232d      	movlt	r3, #45	; 0x2d
 8009920:	700b      	strb	r3, [r1, #0]
 8009922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009924:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009928:	4691      	mov	r9, r2
 800992a:	f023 0820 	bic.w	r8, r3, #32
 800992e:	bfbc      	itt	lt
 8009930:	4622      	movlt	r2, r4
 8009932:	4614      	movlt	r4, r2
 8009934:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009938:	d005      	beq.n	8009946 <__cvt+0x42>
 800993a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800993e:	d100      	bne.n	8009942 <__cvt+0x3e>
 8009940:	3601      	adds	r6, #1
 8009942:	2102      	movs	r1, #2
 8009944:	e000      	b.n	8009948 <__cvt+0x44>
 8009946:	2103      	movs	r1, #3
 8009948:	ab03      	add	r3, sp, #12
 800994a:	9301      	str	r3, [sp, #4]
 800994c:	ab02      	add	r3, sp, #8
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	ec45 4b10 	vmov	d0, r4, r5
 8009954:	4653      	mov	r3, sl
 8009956:	4632      	mov	r2, r6
 8009958:	f001 ff6e 	bl	800b838 <_dtoa_r>
 800995c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009960:	4607      	mov	r7, r0
 8009962:	d102      	bne.n	800996a <__cvt+0x66>
 8009964:	f019 0f01 	tst.w	r9, #1
 8009968:	d022      	beq.n	80099b0 <__cvt+0xac>
 800996a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800996e:	eb07 0906 	add.w	r9, r7, r6
 8009972:	d110      	bne.n	8009996 <__cvt+0x92>
 8009974:	783b      	ldrb	r3, [r7, #0]
 8009976:	2b30      	cmp	r3, #48	; 0x30
 8009978:	d10a      	bne.n	8009990 <__cvt+0x8c>
 800997a:	2200      	movs	r2, #0
 800997c:	2300      	movs	r3, #0
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f7 f879 	bl	8000a78 <__aeabi_dcmpeq>
 8009986:	b918      	cbnz	r0, 8009990 <__cvt+0x8c>
 8009988:	f1c6 0601 	rsb	r6, r6, #1
 800998c:	f8ca 6000 	str.w	r6, [sl]
 8009990:	f8da 3000 	ldr.w	r3, [sl]
 8009994:	4499      	add	r9, r3
 8009996:	2200      	movs	r2, #0
 8009998:	2300      	movs	r3, #0
 800999a:	4620      	mov	r0, r4
 800999c:	4629      	mov	r1, r5
 800999e:	f7f7 f86b 	bl	8000a78 <__aeabi_dcmpeq>
 80099a2:	b108      	cbz	r0, 80099a8 <__cvt+0xa4>
 80099a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80099a8:	2230      	movs	r2, #48	; 0x30
 80099aa:	9b03      	ldr	r3, [sp, #12]
 80099ac:	454b      	cmp	r3, r9
 80099ae:	d307      	bcc.n	80099c0 <__cvt+0xbc>
 80099b0:	9b03      	ldr	r3, [sp, #12]
 80099b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099b4:	1bdb      	subs	r3, r3, r7
 80099b6:	4638      	mov	r0, r7
 80099b8:	6013      	str	r3, [r2, #0]
 80099ba:	b004      	add	sp, #16
 80099bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099c0:	1c59      	adds	r1, r3, #1
 80099c2:	9103      	str	r1, [sp, #12]
 80099c4:	701a      	strb	r2, [r3, #0]
 80099c6:	e7f0      	b.n	80099aa <__cvt+0xa6>

080099c8 <__exponent>:
 80099c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099ca:	4603      	mov	r3, r0
 80099cc:	2900      	cmp	r1, #0
 80099ce:	bfb8      	it	lt
 80099d0:	4249      	neglt	r1, r1
 80099d2:	f803 2b02 	strb.w	r2, [r3], #2
 80099d6:	bfb4      	ite	lt
 80099d8:	222d      	movlt	r2, #45	; 0x2d
 80099da:	222b      	movge	r2, #43	; 0x2b
 80099dc:	2909      	cmp	r1, #9
 80099de:	7042      	strb	r2, [r0, #1]
 80099e0:	dd2a      	ble.n	8009a38 <__exponent+0x70>
 80099e2:	f10d 0407 	add.w	r4, sp, #7
 80099e6:	46a4      	mov	ip, r4
 80099e8:	270a      	movs	r7, #10
 80099ea:	46a6      	mov	lr, r4
 80099ec:	460a      	mov	r2, r1
 80099ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80099f2:	fb07 1516 	mls	r5, r7, r6, r1
 80099f6:	3530      	adds	r5, #48	; 0x30
 80099f8:	2a63      	cmp	r2, #99	; 0x63
 80099fa:	f104 34ff 	add.w	r4, r4, #4294967295
 80099fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009a02:	4631      	mov	r1, r6
 8009a04:	dcf1      	bgt.n	80099ea <__exponent+0x22>
 8009a06:	3130      	adds	r1, #48	; 0x30
 8009a08:	f1ae 0502 	sub.w	r5, lr, #2
 8009a0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009a10:	1c44      	adds	r4, r0, #1
 8009a12:	4629      	mov	r1, r5
 8009a14:	4561      	cmp	r1, ip
 8009a16:	d30a      	bcc.n	8009a2e <__exponent+0x66>
 8009a18:	f10d 0209 	add.w	r2, sp, #9
 8009a1c:	eba2 020e 	sub.w	r2, r2, lr
 8009a20:	4565      	cmp	r5, ip
 8009a22:	bf88      	it	hi
 8009a24:	2200      	movhi	r2, #0
 8009a26:	4413      	add	r3, r2
 8009a28:	1a18      	subs	r0, r3, r0
 8009a2a:	b003      	add	sp, #12
 8009a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a32:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009a36:	e7ed      	b.n	8009a14 <__exponent+0x4c>
 8009a38:	2330      	movs	r3, #48	; 0x30
 8009a3a:	3130      	adds	r1, #48	; 0x30
 8009a3c:	7083      	strb	r3, [r0, #2]
 8009a3e:	70c1      	strb	r1, [r0, #3]
 8009a40:	1d03      	adds	r3, r0, #4
 8009a42:	e7f1      	b.n	8009a28 <__exponent+0x60>

08009a44 <_printf_float>:
 8009a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	ed2d 8b02 	vpush	{d8}
 8009a4c:	b08d      	sub	sp, #52	; 0x34
 8009a4e:	460c      	mov	r4, r1
 8009a50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a54:	4616      	mov	r6, r2
 8009a56:	461f      	mov	r7, r3
 8009a58:	4605      	mov	r5, r0
 8009a5a:	f003 fa01 	bl	800ce60 <_localeconv_r>
 8009a5e:	f8d0 a000 	ldr.w	sl, [r0]
 8009a62:	4650      	mov	r0, sl
 8009a64:	f7f6 fb8c 	bl	8000180 <strlen>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	930a      	str	r3, [sp, #40]	; 0x28
 8009a6c:	6823      	ldr	r3, [r4, #0]
 8009a6e:	9305      	str	r3, [sp, #20]
 8009a70:	f8d8 3000 	ldr.w	r3, [r8]
 8009a74:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a78:	3307      	adds	r3, #7
 8009a7a:	f023 0307 	bic.w	r3, r3, #7
 8009a7e:	f103 0208 	add.w	r2, r3, #8
 8009a82:	f8c8 2000 	str.w	r2, [r8]
 8009a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009a8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009a92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a96:	9307      	str	r3, [sp, #28]
 8009a98:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a9c:	ee08 0a10 	vmov	s16, r0
 8009aa0:	4b9f      	ldr	r3, [pc, #636]	; (8009d20 <_printf_float+0x2dc>)
 8009aa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aaa:	f7f7 f817 	bl	8000adc <__aeabi_dcmpun>
 8009aae:	bb88      	cbnz	r0, 8009b14 <_printf_float+0xd0>
 8009ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ab4:	4b9a      	ldr	r3, [pc, #616]	; (8009d20 <_printf_float+0x2dc>)
 8009ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8009aba:	f7f6 fff1 	bl	8000aa0 <__aeabi_dcmple>
 8009abe:	bb48      	cbnz	r0, 8009b14 <_printf_float+0xd0>
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	4649      	mov	r1, r9
 8009ac8:	f7f6 ffe0 	bl	8000a8c <__aeabi_dcmplt>
 8009acc:	b110      	cbz	r0, 8009ad4 <_printf_float+0x90>
 8009ace:	232d      	movs	r3, #45	; 0x2d
 8009ad0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ad4:	4b93      	ldr	r3, [pc, #588]	; (8009d24 <_printf_float+0x2e0>)
 8009ad6:	4894      	ldr	r0, [pc, #592]	; (8009d28 <_printf_float+0x2e4>)
 8009ad8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009adc:	bf94      	ite	ls
 8009ade:	4698      	movls	r8, r3
 8009ae0:	4680      	movhi	r8, r0
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	6123      	str	r3, [r4, #16]
 8009ae6:	9b05      	ldr	r3, [sp, #20]
 8009ae8:	f023 0204 	bic.w	r2, r3, #4
 8009aec:	6022      	str	r2, [r4, #0]
 8009aee:	f04f 0900 	mov.w	r9, #0
 8009af2:	9700      	str	r7, [sp, #0]
 8009af4:	4633      	mov	r3, r6
 8009af6:	aa0b      	add	r2, sp, #44	; 0x2c
 8009af8:	4621      	mov	r1, r4
 8009afa:	4628      	mov	r0, r5
 8009afc:	f000 f9d8 	bl	8009eb0 <_printf_common>
 8009b00:	3001      	adds	r0, #1
 8009b02:	f040 8090 	bne.w	8009c26 <_printf_float+0x1e2>
 8009b06:	f04f 30ff 	mov.w	r0, #4294967295
 8009b0a:	b00d      	add	sp, #52	; 0x34
 8009b0c:	ecbd 8b02 	vpop	{d8}
 8009b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b14:	4642      	mov	r2, r8
 8009b16:	464b      	mov	r3, r9
 8009b18:	4640      	mov	r0, r8
 8009b1a:	4649      	mov	r1, r9
 8009b1c:	f7f6 ffde 	bl	8000adc <__aeabi_dcmpun>
 8009b20:	b140      	cbz	r0, 8009b34 <_printf_float+0xf0>
 8009b22:	464b      	mov	r3, r9
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	bfbc      	itt	lt
 8009b28:	232d      	movlt	r3, #45	; 0x2d
 8009b2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009b2e:	487f      	ldr	r0, [pc, #508]	; (8009d2c <_printf_float+0x2e8>)
 8009b30:	4b7f      	ldr	r3, [pc, #508]	; (8009d30 <_printf_float+0x2ec>)
 8009b32:	e7d1      	b.n	8009ad8 <_printf_float+0x94>
 8009b34:	6863      	ldr	r3, [r4, #4]
 8009b36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b3a:	9206      	str	r2, [sp, #24]
 8009b3c:	1c5a      	adds	r2, r3, #1
 8009b3e:	d13f      	bne.n	8009bc0 <_printf_float+0x17c>
 8009b40:	2306      	movs	r3, #6
 8009b42:	6063      	str	r3, [r4, #4]
 8009b44:	9b05      	ldr	r3, [sp, #20]
 8009b46:	6861      	ldr	r1, [r4, #4]
 8009b48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	9303      	str	r3, [sp, #12]
 8009b50:	ab0a      	add	r3, sp, #40	; 0x28
 8009b52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b56:	ab09      	add	r3, sp, #36	; 0x24
 8009b58:	ec49 8b10 	vmov	d0, r8, r9
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	6022      	str	r2, [r4, #0]
 8009b60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b64:	4628      	mov	r0, r5
 8009b66:	f7ff fecd 	bl	8009904 <__cvt>
 8009b6a:	9b06      	ldr	r3, [sp, #24]
 8009b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b6e:	2b47      	cmp	r3, #71	; 0x47
 8009b70:	4680      	mov	r8, r0
 8009b72:	d108      	bne.n	8009b86 <_printf_float+0x142>
 8009b74:	1cc8      	adds	r0, r1, #3
 8009b76:	db02      	blt.n	8009b7e <_printf_float+0x13a>
 8009b78:	6863      	ldr	r3, [r4, #4]
 8009b7a:	4299      	cmp	r1, r3
 8009b7c:	dd41      	ble.n	8009c02 <_printf_float+0x1be>
 8009b7e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009b82:	fa5f fb8b 	uxtb.w	fp, fp
 8009b86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b8a:	d820      	bhi.n	8009bce <_printf_float+0x18a>
 8009b8c:	3901      	subs	r1, #1
 8009b8e:	465a      	mov	r2, fp
 8009b90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b94:	9109      	str	r1, [sp, #36]	; 0x24
 8009b96:	f7ff ff17 	bl	80099c8 <__exponent>
 8009b9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b9c:	1813      	adds	r3, r2, r0
 8009b9e:	2a01      	cmp	r2, #1
 8009ba0:	4681      	mov	r9, r0
 8009ba2:	6123      	str	r3, [r4, #16]
 8009ba4:	dc02      	bgt.n	8009bac <_printf_float+0x168>
 8009ba6:	6822      	ldr	r2, [r4, #0]
 8009ba8:	07d2      	lsls	r2, r2, #31
 8009baa:	d501      	bpl.n	8009bb0 <_printf_float+0x16c>
 8009bac:	3301      	adds	r3, #1
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d09c      	beq.n	8009af2 <_printf_float+0xae>
 8009bb8:	232d      	movs	r3, #45	; 0x2d
 8009bba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bbe:	e798      	b.n	8009af2 <_printf_float+0xae>
 8009bc0:	9a06      	ldr	r2, [sp, #24]
 8009bc2:	2a47      	cmp	r2, #71	; 0x47
 8009bc4:	d1be      	bne.n	8009b44 <_printf_float+0x100>
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1bc      	bne.n	8009b44 <_printf_float+0x100>
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e7b9      	b.n	8009b42 <_printf_float+0xfe>
 8009bce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009bd2:	d118      	bne.n	8009c06 <_printf_float+0x1c2>
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	6863      	ldr	r3, [r4, #4]
 8009bd8:	dd0b      	ble.n	8009bf2 <_printf_float+0x1ae>
 8009bda:	6121      	str	r1, [r4, #16]
 8009bdc:	b913      	cbnz	r3, 8009be4 <_printf_float+0x1a0>
 8009bde:	6822      	ldr	r2, [r4, #0]
 8009be0:	07d0      	lsls	r0, r2, #31
 8009be2:	d502      	bpl.n	8009bea <_printf_float+0x1a6>
 8009be4:	3301      	adds	r3, #1
 8009be6:	440b      	add	r3, r1
 8009be8:	6123      	str	r3, [r4, #16]
 8009bea:	65a1      	str	r1, [r4, #88]	; 0x58
 8009bec:	f04f 0900 	mov.w	r9, #0
 8009bf0:	e7de      	b.n	8009bb0 <_printf_float+0x16c>
 8009bf2:	b913      	cbnz	r3, 8009bfa <_printf_float+0x1b6>
 8009bf4:	6822      	ldr	r2, [r4, #0]
 8009bf6:	07d2      	lsls	r2, r2, #31
 8009bf8:	d501      	bpl.n	8009bfe <_printf_float+0x1ba>
 8009bfa:	3302      	adds	r3, #2
 8009bfc:	e7f4      	b.n	8009be8 <_printf_float+0x1a4>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e7f2      	b.n	8009be8 <_printf_float+0x1a4>
 8009c02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c08:	4299      	cmp	r1, r3
 8009c0a:	db05      	blt.n	8009c18 <_printf_float+0x1d4>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	6121      	str	r1, [r4, #16]
 8009c10:	07d8      	lsls	r0, r3, #31
 8009c12:	d5ea      	bpl.n	8009bea <_printf_float+0x1a6>
 8009c14:	1c4b      	adds	r3, r1, #1
 8009c16:	e7e7      	b.n	8009be8 <_printf_float+0x1a4>
 8009c18:	2900      	cmp	r1, #0
 8009c1a:	bfd4      	ite	le
 8009c1c:	f1c1 0202 	rsble	r2, r1, #2
 8009c20:	2201      	movgt	r2, #1
 8009c22:	4413      	add	r3, r2
 8009c24:	e7e0      	b.n	8009be8 <_printf_float+0x1a4>
 8009c26:	6823      	ldr	r3, [r4, #0]
 8009c28:	055a      	lsls	r2, r3, #21
 8009c2a:	d407      	bmi.n	8009c3c <_printf_float+0x1f8>
 8009c2c:	6923      	ldr	r3, [r4, #16]
 8009c2e:	4642      	mov	r2, r8
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	47b8      	blx	r7
 8009c36:	3001      	adds	r0, #1
 8009c38:	d12c      	bne.n	8009c94 <_printf_float+0x250>
 8009c3a:	e764      	b.n	8009b06 <_printf_float+0xc2>
 8009c3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c40:	f240 80e0 	bls.w	8009e04 <_printf_float+0x3c0>
 8009c44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	f7f6 ff14 	bl	8000a78 <__aeabi_dcmpeq>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	d034      	beq.n	8009cbe <_printf_float+0x27a>
 8009c54:	4a37      	ldr	r2, [pc, #220]	; (8009d34 <_printf_float+0x2f0>)
 8009c56:	2301      	movs	r3, #1
 8009c58:	4631      	mov	r1, r6
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	47b8      	blx	r7
 8009c5e:	3001      	adds	r0, #1
 8009c60:	f43f af51 	beq.w	8009b06 <_printf_float+0xc2>
 8009c64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	db02      	blt.n	8009c72 <_printf_float+0x22e>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	07d8      	lsls	r0, r3, #31
 8009c70:	d510      	bpl.n	8009c94 <_printf_float+0x250>
 8009c72:	ee18 3a10 	vmov	r3, s16
 8009c76:	4652      	mov	r2, sl
 8009c78:	4631      	mov	r1, r6
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	47b8      	blx	r7
 8009c7e:	3001      	adds	r0, #1
 8009c80:	f43f af41 	beq.w	8009b06 <_printf_float+0xc2>
 8009c84:	f04f 0800 	mov.w	r8, #0
 8009c88:	f104 091a 	add.w	r9, r4, #26
 8009c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	4543      	cmp	r3, r8
 8009c92:	dc09      	bgt.n	8009ca8 <_printf_float+0x264>
 8009c94:	6823      	ldr	r3, [r4, #0]
 8009c96:	079b      	lsls	r3, r3, #30
 8009c98:	f100 8105 	bmi.w	8009ea6 <_printf_float+0x462>
 8009c9c:	68e0      	ldr	r0, [r4, #12]
 8009c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca0:	4298      	cmp	r0, r3
 8009ca2:	bfb8      	it	lt
 8009ca4:	4618      	movlt	r0, r3
 8009ca6:	e730      	b.n	8009b0a <_printf_float+0xc6>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	464a      	mov	r2, r9
 8009cac:	4631      	mov	r1, r6
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b8      	blx	r7
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	f43f af27 	beq.w	8009b06 <_printf_float+0xc2>
 8009cb8:	f108 0801 	add.w	r8, r8, #1
 8009cbc:	e7e6      	b.n	8009c8c <_printf_float+0x248>
 8009cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	dc39      	bgt.n	8009d38 <_printf_float+0x2f4>
 8009cc4:	4a1b      	ldr	r2, [pc, #108]	; (8009d34 <_printf_float+0x2f0>)
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	4631      	mov	r1, r6
 8009cca:	4628      	mov	r0, r5
 8009ccc:	47b8      	blx	r7
 8009cce:	3001      	adds	r0, #1
 8009cd0:	f43f af19 	beq.w	8009b06 <_printf_float+0xc2>
 8009cd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cd8:	4313      	orrs	r3, r2
 8009cda:	d102      	bne.n	8009ce2 <_printf_float+0x29e>
 8009cdc:	6823      	ldr	r3, [r4, #0]
 8009cde:	07d9      	lsls	r1, r3, #31
 8009ce0:	d5d8      	bpl.n	8009c94 <_printf_float+0x250>
 8009ce2:	ee18 3a10 	vmov	r3, s16
 8009ce6:	4652      	mov	r2, sl
 8009ce8:	4631      	mov	r1, r6
 8009cea:	4628      	mov	r0, r5
 8009cec:	47b8      	blx	r7
 8009cee:	3001      	adds	r0, #1
 8009cf0:	f43f af09 	beq.w	8009b06 <_printf_float+0xc2>
 8009cf4:	f04f 0900 	mov.w	r9, #0
 8009cf8:	f104 0a1a 	add.w	sl, r4, #26
 8009cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cfe:	425b      	negs	r3, r3
 8009d00:	454b      	cmp	r3, r9
 8009d02:	dc01      	bgt.n	8009d08 <_printf_float+0x2c4>
 8009d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d06:	e792      	b.n	8009c2e <_printf_float+0x1ea>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	4652      	mov	r2, sl
 8009d0c:	4631      	mov	r1, r6
 8009d0e:	4628      	mov	r0, r5
 8009d10:	47b8      	blx	r7
 8009d12:	3001      	adds	r0, #1
 8009d14:	f43f aef7 	beq.w	8009b06 <_printf_float+0xc2>
 8009d18:	f109 0901 	add.w	r9, r9, #1
 8009d1c:	e7ee      	b.n	8009cfc <_printf_float+0x2b8>
 8009d1e:	bf00      	nop
 8009d20:	7fefffff 	.word	0x7fefffff
 8009d24:	0800e7f0 	.word	0x0800e7f0
 8009d28:	0800e7f4 	.word	0x0800e7f4
 8009d2c:	0800e7fc 	.word	0x0800e7fc
 8009d30:	0800e7f8 	.word	0x0800e7f8
 8009d34:	0800e800 	.word	0x0800e800
 8009d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	bfa8      	it	ge
 8009d40:	461a      	movge	r2, r3
 8009d42:	2a00      	cmp	r2, #0
 8009d44:	4691      	mov	r9, r2
 8009d46:	dc37      	bgt.n	8009db8 <_printf_float+0x374>
 8009d48:	f04f 0b00 	mov.w	fp, #0
 8009d4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d50:	f104 021a 	add.w	r2, r4, #26
 8009d54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d56:	9305      	str	r3, [sp, #20]
 8009d58:	eba3 0309 	sub.w	r3, r3, r9
 8009d5c:	455b      	cmp	r3, fp
 8009d5e:	dc33      	bgt.n	8009dc8 <_printf_float+0x384>
 8009d60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d64:	429a      	cmp	r2, r3
 8009d66:	db3b      	blt.n	8009de0 <_printf_float+0x39c>
 8009d68:	6823      	ldr	r3, [r4, #0]
 8009d6a:	07da      	lsls	r2, r3, #31
 8009d6c:	d438      	bmi.n	8009de0 <_printf_float+0x39c>
 8009d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d70:	9a05      	ldr	r2, [sp, #20]
 8009d72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d74:	1a9a      	subs	r2, r3, r2
 8009d76:	eba3 0901 	sub.w	r9, r3, r1
 8009d7a:	4591      	cmp	r9, r2
 8009d7c:	bfa8      	it	ge
 8009d7e:	4691      	movge	r9, r2
 8009d80:	f1b9 0f00 	cmp.w	r9, #0
 8009d84:	dc35      	bgt.n	8009df2 <_printf_float+0x3ae>
 8009d86:	f04f 0800 	mov.w	r8, #0
 8009d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d8e:	f104 0a1a 	add.w	sl, r4, #26
 8009d92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d96:	1a9b      	subs	r3, r3, r2
 8009d98:	eba3 0309 	sub.w	r3, r3, r9
 8009d9c:	4543      	cmp	r3, r8
 8009d9e:	f77f af79 	ble.w	8009c94 <_printf_float+0x250>
 8009da2:	2301      	movs	r3, #1
 8009da4:	4652      	mov	r2, sl
 8009da6:	4631      	mov	r1, r6
 8009da8:	4628      	mov	r0, r5
 8009daa:	47b8      	blx	r7
 8009dac:	3001      	adds	r0, #1
 8009dae:	f43f aeaa 	beq.w	8009b06 <_printf_float+0xc2>
 8009db2:	f108 0801 	add.w	r8, r8, #1
 8009db6:	e7ec      	b.n	8009d92 <_printf_float+0x34e>
 8009db8:	4613      	mov	r3, r2
 8009dba:	4631      	mov	r1, r6
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	47b8      	blx	r7
 8009dc2:	3001      	adds	r0, #1
 8009dc4:	d1c0      	bne.n	8009d48 <_printf_float+0x304>
 8009dc6:	e69e      	b.n	8009b06 <_printf_float+0xc2>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4631      	mov	r1, r6
 8009dcc:	4628      	mov	r0, r5
 8009dce:	9205      	str	r2, [sp, #20]
 8009dd0:	47b8      	blx	r7
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	f43f ae97 	beq.w	8009b06 <_printf_float+0xc2>
 8009dd8:	9a05      	ldr	r2, [sp, #20]
 8009dda:	f10b 0b01 	add.w	fp, fp, #1
 8009dde:	e7b9      	b.n	8009d54 <_printf_float+0x310>
 8009de0:	ee18 3a10 	vmov	r3, s16
 8009de4:	4652      	mov	r2, sl
 8009de6:	4631      	mov	r1, r6
 8009de8:	4628      	mov	r0, r5
 8009dea:	47b8      	blx	r7
 8009dec:	3001      	adds	r0, #1
 8009dee:	d1be      	bne.n	8009d6e <_printf_float+0x32a>
 8009df0:	e689      	b.n	8009b06 <_printf_float+0xc2>
 8009df2:	9a05      	ldr	r2, [sp, #20]
 8009df4:	464b      	mov	r3, r9
 8009df6:	4442      	add	r2, r8
 8009df8:	4631      	mov	r1, r6
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	47b8      	blx	r7
 8009dfe:	3001      	adds	r0, #1
 8009e00:	d1c1      	bne.n	8009d86 <_printf_float+0x342>
 8009e02:	e680      	b.n	8009b06 <_printf_float+0xc2>
 8009e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e06:	2a01      	cmp	r2, #1
 8009e08:	dc01      	bgt.n	8009e0e <_printf_float+0x3ca>
 8009e0a:	07db      	lsls	r3, r3, #31
 8009e0c:	d538      	bpl.n	8009e80 <_printf_float+0x43c>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	4642      	mov	r2, r8
 8009e12:	4631      	mov	r1, r6
 8009e14:	4628      	mov	r0, r5
 8009e16:	47b8      	blx	r7
 8009e18:	3001      	adds	r0, #1
 8009e1a:	f43f ae74 	beq.w	8009b06 <_printf_float+0xc2>
 8009e1e:	ee18 3a10 	vmov	r3, s16
 8009e22:	4652      	mov	r2, sl
 8009e24:	4631      	mov	r1, r6
 8009e26:	4628      	mov	r0, r5
 8009e28:	47b8      	blx	r7
 8009e2a:	3001      	adds	r0, #1
 8009e2c:	f43f ae6b 	beq.w	8009b06 <_printf_float+0xc2>
 8009e30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e34:	2200      	movs	r2, #0
 8009e36:	2300      	movs	r3, #0
 8009e38:	f7f6 fe1e 	bl	8000a78 <__aeabi_dcmpeq>
 8009e3c:	b9d8      	cbnz	r0, 8009e76 <_printf_float+0x432>
 8009e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e40:	f108 0201 	add.w	r2, r8, #1
 8009e44:	3b01      	subs	r3, #1
 8009e46:	4631      	mov	r1, r6
 8009e48:	4628      	mov	r0, r5
 8009e4a:	47b8      	blx	r7
 8009e4c:	3001      	adds	r0, #1
 8009e4e:	d10e      	bne.n	8009e6e <_printf_float+0x42a>
 8009e50:	e659      	b.n	8009b06 <_printf_float+0xc2>
 8009e52:	2301      	movs	r3, #1
 8009e54:	4652      	mov	r2, sl
 8009e56:	4631      	mov	r1, r6
 8009e58:	4628      	mov	r0, r5
 8009e5a:	47b8      	blx	r7
 8009e5c:	3001      	adds	r0, #1
 8009e5e:	f43f ae52 	beq.w	8009b06 <_printf_float+0xc2>
 8009e62:	f108 0801 	add.w	r8, r8, #1
 8009e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	4543      	cmp	r3, r8
 8009e6c:	dcf1      	bgt.n	8009e52 <_printf_float+0x40e>
 8009e6e:	464b      	mov	r3, r9
 8009e70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e74:	e6dc      	b.n	8009c30 <_printf_float+0x1ec>
 8009e76:	f04f 0800 	mov.w	r8, #0
 8009e7a:	f104 0a1a 	add.w	sl, r4, #26
 8009e7e:	e7f2      	b.n	8009e66 <_printf_float+0x422>
 8009e80:	2301      	movs	r3, #1
 8009e82:	4642      	mov	r2, r8
 8009e84:	e7df      	b.n	8009e46 <_printf_float+0x402>
 8009e86:	2301      	movs	r3, #1
 8009e88:	464a      	mov	r2, r9
 8009e8a:	4631      	mov	r1, r6
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	47b8      	blx	r7
 8009e90:	3001      	adds	r0, #1
 8009e92:	f43f ae38 	beq.w	8009b06 <_printf_float+0xc2>
 8009e96:	f108 0801 	add.w	r8, r8, #1
 8009e9a:	68e3      	ldr	r3, [r4, #12]
 8009e9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e9e:	1a5b      	subs	r3, r3, r1
 8009ea0:	4543      	cmp	r3, r8
 8009ea2:	dcf0      	bgt.n	8009e86 <_printf_float+0x442>
 8009ea4:	e6fa      	b.n	8009c9c <_printf_float+0x258>
 8009ea6:	f04f 0800 	mov.w	r8, #0
 8009eaa:	f104 0919 	add.w	r9, r4, #25
 8009eae:	e7f4      	b.n	8009e9a <_printf_float+0x456>

08009eb0 <_printf_common>:
 8009eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eb4:	4616      	mov	r6, r2
 8009eb6:	4699      	mov	r9, r3
 8009eb8:	688a      	ldr	r2, [r1, #8]
 8009eba:	690b      	ldr	r3, [r1, #16]
 8009ebc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	bfb8      	it	lt
 8009ec4:	4613      	movlt	r3, r2
 8009ec6:	6033      	str	r3, [r6, #0]
 8009ec8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ecc:	4607      	mov	r7, r0
 8009ece:	460c      	mov	r4, r1
 8009ed0:	b10a      	cbz	r2, 8009ed6 <_printf_common+0x26>
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	6033      	str	r3, [r6, #0]
 8009ed6:	6823      	ldr	r3, [r4, #0]
 8009ed8:	0699      	lsls	r1, r3, #26
 8009eda:	bf42      	ittt	mi
 8009edc:	6833      	ldrmi	r3, [r6, #0]
 8009ede:	3302      	addmi	r3, #2
 8009ee0:	6033      	strmi	r3, [r6, #0]
 8009ee2:	6825      	ldr	r5, [r4, #0]
 8009ee4:	f015 0506 	ands.w	r5, r5, #6
 8009ee8:	d106      	bne.n	8009ef8 <_printf_common+0x48>
 8009eea:	f104 0a19 	add.w	sl, r4, #25
 8009eee:	68e3      	ldr	r3, [r4, #12]
 8009ef0:	6832      	ldr	r2, [r6, #0]
 8009ef2:	1a9b      	subs	r3, r3, r2
 8009ef4:	42ab      	cmp	r3, r5
 8009ef6:	dc26      	bgt.n	8009f46 <_printf_common+0x96>
 8009ef8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009efc:	1e13      	subs	r3, r2, #0
 8009efe:	6822      	ldr	r2, [r4, #0]
 8009f00:	bf18      	it	ne
 8009f02:	2301      	movne	r3, #1
 8009f04:	0692      	lsls	r2, r2, #26
 8009f06:	d42b      	bmi.n	8009f60 <_printf_common+0xb0>
 8009f08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f0c:	4649      	mov	r1, r9
 8009f0e:	4638      	mov	r0, r7
 8009f10:	47c0      	blx	r8
 8009f12:	3001      	adds	r0, #1
 8009f14:	d01e      	beq.n	8009f54 <_printf_common+0xa4>
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	68e5      	ldr	r5, [r4, #12]
 8009f1a:	6832      	ldr	r2, [r6, #0]
 8009f1c:	f003 0306 	and.w	r3, r3, #6
 8009f20:	2b04      	cmp	r3, #4
 8009f22:	bf08      	it	eq
 8009f24:	1aad      	subeq	r5, r5, r2
 8009f26:	68a3      	ldr	r3, [r4, #8]
 8009f28:	6922      	ldr	r2, [r4, #16]
 8009f2a:	bf0c      	ite	eq
 8009f2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f30:	2500      	movne	r5, #0
 8009f32:	4293      	cmp	r3, r2
 8009f34:	bfc4      	itt	gt
 8009f36:	1a9b      	subgt	r3, r3, r2
 8009f38:	18ed      	addgt	r5, r5, r3
 8009f3a:	2600      	movs	r6, #0
 8009f3c:	341a      	adds	r4, #26
 8009f3e:	42b5      	cmp	r5, r6
 8009f40:	d11a      	bne.n	8009f78 <_printf_common+0xc8>
 8009f42:	2000      	movs	r0, #0
 8009f44:	e008      	b.n	8009f58 <_printf_common+0xa8>
 8009f46:	2301      	movs	r3, #1
 8009f48:	4652      	mov	r2, sl
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	4638      	mov	r0, r7
 8009f4e:	47c0      	blx	r8
 8009f50:	3001      	adds	r0, #1
 8009f52:	d103      	bne.n	8009f5c <_printf_common+0xac>
 8009f54:	f04f 30ff 	mov.w	r0, #4294967295
 8009f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f5c:	3501      	adds	r5, #1
 8009f5e:	e7c6      	b.n	8009eee <_printf_common+0x3e>
 8009f60:	18e1      	adds	r1, r4, r3
 8009f62:	1c5a      	adds	r2, r3, #1
 8009f64:	2030      	movs	r0, #48	; 0x30
 8009f66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f6a:	4422      	add	r2, r4
 8009f6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f74:	3302      	adds	r3, #2
 8009f76:	e7c7      	b.n	8009f08 <_printf_common+0x58>
 8009f78:	2301      	movs	r3, #1
 8009f7a:	4622      	mov	r2, r4
 8009f7c:	4649      	mov	r1, r9
 8009f7e:	4638      	mov	r0, r7
 8009f80:	47c0      	blx	r8
 8009f82:	3001      	adds	r0, #1
 8009f84:	d0e6      	beq.n	8009f54 <_printf_common+0xa4>
 8009f86:	3601      	adds	r6, #1
 8009f88:	e7d9      	b.n	8009f3e <_printf_common+0x8e>
	...

08009f8c <_printf_i>:
 8009f8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f90:	7e0f      	ldrb	r7, [r1, #24]
 8009f92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009f94:	2f78      	cmp	r7, #120	; 0x78
 8009f96:	4691      	mov	r9, r2
 8009f98:	4680      	mov	r8, r0
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	469a      	mov	sl, r3
 8009f9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009fa2:	d807      	bhi.n	8009fb4 <_printf_i+0x28>
 8009fa4:	2f62      	cmp	r7, #98	; 0x62
 8009fa6:	d80a      	bhi.n	8009fbe <_printf_i+0x32>
 8009fa8:	2f00      	cmp	r7, #0
 8009faa:	f000 80d8 	beq.w	800a15e <_printf_i+0x1d2>
 8009fae:	2f58      	cmp	r7, #88	; 0x58
 8009fb0:	f000 80a3 	beq.w	800a0fa <_printf_i+0x16e>
 8009fb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fb8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009fbc:	e03a      	b.n	800a034 <_printf_i+0xa8>
 8009fbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009fc2:	2b15      	cmp	r3, #21
 8009fc4:	d8f6      	bhi.n	8009fb4 <_printf_i+0x28>
 8009fc6:	a101      	add	r1, pc, #4	; (adr r1, 8009fcc <_printf_i+0x40>)
 8009fc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fcc:	0800a025 	.word	0x0800a025
 8009fd0:	0800a039 	.word	0x0800a039
 8009fd4:	08009fb5 	.word	0x08009fb5
 8009fd8:	08009fb5 	.word	0x08009fb5
 8009fdc:	08009fb5 	.word	0x08009fb5
 8009fe0:	08009fb5 	.word	0x08009fb5
 8009fe4:	0800a039 	.word	0x0800a039
 8009fe8:	08009fb5 	.word	0x08009fb5
 8009fec:	08009fb5 	.word	0x08009fb5
 8009ff0:	08009fb5 	.word	0x08009fb5
 8009ff4:	08009fb5 	.word	0x08009fb5
 8009ff8:	0800a145 	.word	0x0800a145
 8009ffc:	0800a069 	.word	0x0800a069
 800a000:	0800a127 	.word	0x0800a127
 800a004:	08009fb5 	.word	0x08009fb5
 800a008:	08009fb5 	.word	0x08009fb5
 800a00c:	0800a167 	.word	0x0800a167
 800a010:	08009fb5 	.word	0x08009fb5
 800a014:	0800a069 	.word	0x0800a069
 800a018:	08009fb5 	.word	0x08009fb5
 800a01c:	08009fb5 	.word	0x08009fb5
 800a020:	0800a12f 	.word	0x0800a12f
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	1d1a      	adds	r2, r3, #4
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	602a      	str	r2, [r5, #0]
 800a02c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a030:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a034:	2301      	movs	r3, #1
 800a036:	e0a3      	b.n	800a180 <_printf_i+0x1f4>
 800a038:	6820      	ldr	r0, [r4, #0]
 800a03a:	6829      	ldr	r1, [r5, #0]
 800a03c:	0606      	lsls	r6, r0, #24
 800a03e:	f101 0304 	add.w	r3, r1, #4
 800a042:	d50a      	bpl.n	800a05a <_printf_i+0xce>
 800a044:	680e      	ldr	r6, [r1, #0]
 800a046:	602b      	str	r3, [r5, #0]
 800a048:	2e00      	cmp	r6, #0
 800a04a:	da03      	bge.n	800a054 <_printf_i+0xc8>
 800a04c:	232d      	movs	r3, #45	; 0x2d
 800a04e:	4276      	negs	r6, r6
 800a050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a054:	485e      	ldr	r0, [pc, #376]	; (800a1d0 <_printf_i+0x244>)
 800a056:	230a      	movs	r3, #10
 800a058:	e019      	b.n	800a08e <_printf_i+0x102>
 800a05a:	680e      	ldr	r6, [r1, #0]
 800a05c:	602b      	str	r3, [r5, #0]
 800a05e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a062:	bf18      	it	ne
 800a064:	b236      	sxthne	r6, r6
 800a066:	e7ef      	b.n	800a048 <_printf_i+0xbc>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	6820      	ldr	r0, [r4, #0]
 800a06c:	1d19      	adds	r1, r3, #4
 800a06e:	6029      	str	r1, [r5, #0]
 800a070:	0601      	lsls	r1, r0, #24
 800a072:	d501      	bpl.n	800a078 <_printf_i+0xec>
 800a074:	681e      	ldr	r6, [r3, #0]
 800a076:	e002      	b.n	800a07e <_printf_i+0xf2>
 800a078:	0646      	lsls	r6, r0, #25
 800a07a:	d5fb      	bpl.n	800a074 <_printf_i+0xe8>
 800a07c:	881e      	ldrh	r6, [r3, #0]
 800a07e:	4854      	ldr	r0, [pc, #336]	; (800a1d0 <_printf_i+0x244>)
 800a080:	2f6f      	cmp	r7, #111	; 0x6f
 800a082:	bf0c      	ite	eq
 800a084:	2308      	moveq	r3, #8
 800a086:	230a      	movne	r3, #10
 800a088:	2100      	movs	r1, #0
 800a08a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a08e:	6865      	ldr	r5, [r4, #4]
 800a090:	60a5      	str	r5, [r4, #8]
 800a092:	2d00      	cmp	r5, #0
 800a094:	bfa2      	ittt	ge
 800a096:	6821      	ldrge	r1, [r4, #0]
 800a098:	f021 0104 	bicge.w	r1, r1, #4
 800a09c:	6021      	strge	r1, [r4, #0]
 800a09e:	b90e      	cbnz	r6, 800a0a4 <_printf_i+0x118>
 800a0a0:	2d00      	cmp	r5, #0
 800a0a2:	d04d      	beq.n	800a140 <_printf_i+0x1b4>
 800a0a4:	4615      	mov	r5, r2
 800a0a6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a0aa:	fb03 6711 	mls	r7, r3, r1, r6
 800a0ae:	5dc7      	ldrb	r7, [r0, r7]
 800a0b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0b4:	4637      	mov	r7, r6
 800a0b6:	42bb      	cmp	r3, r7
 800a0b8:	460e      	mov	r6, r1
 800a0ba:	d9f4      	bls.n	800a0a6 <_printf_i+0x11a>
 800a0bc:	2b08      	cmp	r3, #8
 800a0be:	d10b      	bne.n	800a0d8 <_printf_i+0x14c>
 800a0c0:	6823      	ldr	r3, [r4, #0]
 800a0c2:	07de      	lsls	r6, r3, #31
 800a0c4:	d508      	bpl.n	800a0d8 <_printf_i+0x14c>
 800a0c6:	6923      	ldr	r3, [r4, #16]
 800a0c8:	6861      	ldr	r1, [r4, #4]
 800a0ca:	4299      	cmp	r1, r3
 800a0cc:	bfde      	ittt	le
 800a0ce:	2330      	movle	r3, #48	; 0x30
 800a0d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a0d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a0d8:	1b52      	subs	r2, r2, r5
 800a0da:	6122      	str	r2, [r4, #16]
 800a0dc:	f8cd a000 	str.w	sl, [sp]
 800a0e0:	464b      	mov	r3, r9
 800a0e2:	aa03      	add	r2, sp, #12
 800a0e4:	4621      	mov	r1, r4
 800a0e6:	4640      	mov	r0, r8
 800a0e8:	f7ff fee2 	bl	8009eb0 <_printf_common>
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d14c      	bne.n	800a18a <_printf_i+0x1fe>
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	b004      	add	sp, #16
 800a0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0fa:	4835      	ldr	r0, [pc, #212]	; (800a1d0 <_printf_i+0x244>)
 800a0fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a100:	6829      	ldr	r1, [r5, #0]
 800a102:	6823      	ldr	r3, [r4, #0]
 800a104:	f851 6b04 	ldr.w	r6, [r1], #4
 800a108:	6029      	str	r1, [r5, #0]
 800a10a:	061d      	lsls	r5, r3, #24
 800a10c:	d514      	bpl.n	800a138 <_printf_i+0x1ac>
 800a10e:	07df      	lsls	r7, r3, #31
 800a110:	bf44      	itt	mi
 800a112:	f043 0320 	orrmi.w	r3, r3, #32
 800a116:	6023      	strmi	r3, [r4, #0]
 800a118:	b91e      	cbnz	r6, 800a122 <_printf_i+0x196>
 800a11a:	6823      	ldr	r3, [r4, #0]
 800a11c:	f023 0320 	bic.w	r3, r3, #32
 800a120:	6023      	str	r3, [r4, #0]
 800a122:	2310      	movs	r3, #16
 800a124:	e7b0      	b.n	800a088 <_printf_i+0xfc>
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	f043 0320 	orr.w	r3, r3, #32
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	2378      	movs	r3, #120	; 0x78
 800a130:	4828      	ldr	r0, [pc, #160]	; (800a1d4 <_printf_i+0x248>)
 800a132:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a136:	e7e3      	b.n	800a100 <_printf_i+0x174>
 800a138:	0659      	lsls	r1, r3, #25
 800a13a:	bf48      	it	mi
 800a13c:	b2b6      	uxthmi	r6, r6
 800a13e:	e7e6      	b.n	800a10e <_printf_i+0x182>
 800a140:	4615      	mov	r5, r2
 800a142:	e7bb      	b.n	800a0bc <_printf_i+0x130>
 800a144:	682b      	ldr	r3, [r5, #0]
 800a146:	6826      	ldr	r6, [r4, #0]
 800a148:	6961      	ldr	r1, [r4, #20]
 800a14a:	1d18      	adds	r0, r3, #4
 800a14c:	6028      	str	r0, [r5, #0]
 800a14e:	0635      	lsls	r5, r6, #24
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	d501      	bpl.n	800a158 <_printf_i+0x1cc>
 800a154:	6019      	str	r1, [r3, #0]
 800a156:	e002      	b.n	800a15e <_printf_i+0x1d2>
 800a158:	0670      	lsls	r0, r6, #25
 800a15a:	d5fb      	bpl.n	800a154 <_printf_i+0x1c8>
 800a15c:	8019      	strh	r1, [r3, #0]
 800a15e:	2300      	movs	r3, #0
 800a160:	6123      	str	r3, [r4, #16]
 800a162:	4615      	mov	r5, r2
 800a164:	e7ba      	b.n	800a0dc <_printf_i+0x150>
 800a166:	682b      	ldr	r3, [r5, #0]
 800a168:	1d1a      	adds	r2, r3, #4
 800a16a:	602a      	str	r2, [r5, #0]
 800a16c:	681d      	ldr	r5, [r3, #0]
 800a16e:	6862      	ldr	r2, [r4, #4]
 800a170:	2100      	movs	r1, #0
 800a172:	4628      	mov	r0, r5
 800a174:	f7f6 f80c 	bl	8000190 <memchr>
 800a178:	b108      	cbz	r0, 800a17e <_printf_i+0x1f2>
 800a17a:	1b40      	subs	r0, r0, r5
 800a17c:	6060      	str	r0, [r4, #4]
 800a17e:	6863      	ldr	r3, [r4, #4]
 800a180:	6123      	str	r3, [r4, #16]
 800a182:	2300      	movs	r3, #0
 800a184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a188:	e7a8      	b.n	800a0dc <_printf_i+0x150>
 800a18a:	6923      	ldr	r3, [r4, #16]
 800a18c:	462a      	mov	r2, r5
 800a18e:	4649      	mov	r1, r9
 800a190:	4640      	mov	r0, r8
 800a192:	47d0      	blx	sl
 800a194:	3001      	adds	r0, #1
 800a196:	d0ab      	beq.n	800a0f0 <_printf_i+0x164>
 800a198:	6823      	ldr	r3, [r4, #0]
 800a19a:	079b      	lsls	r3, r3, #30
 800a19c:	d413      	bmi.n	800a1c6 <_printf_i+0x23a>
 800a19e:	68e0      	ldr	r0, [r4, #12]
 800a1a0:	9b03      	ldr	r3, [sp, #12]
 800a1a2:	4298      	cmp	r0, r3
 800a1a4:	bfb8      	it	lt
 800a1a6:	4618      	movlt	r0, r3
 800a1a8:	e7a4      	b.n	800a0f4 <_printf_i+0x168>
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	4649      	mov	r1, r9
 800a1b0:	4640      	mov	r0, r8
 800a1b2:	47d0      	blx	sl
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	d09b      	beq.n	800a0f0 <_printf_i+0x164>
 800a1b8:	3501      	adds	r5, #1
 800a1ba:	68e3      	ldr	r3, [r4, #12]
 800a1bc:	9903      	ldr	r1, [sp, #12]
 800a1be:	1a5b      	subs	r3, r3, r1
 800a1c0:	42ab      	cmp	r3, r5
 800a1c2:	dcf2      	bgt.n	800a1aa <_printf_i+0x21e>
 800a1c4:	e7eb      	b.n	800a19e <_printf_i+0x212>
 800a1c6:	2500      	movs	r5, #0
 800a1c8:	f104 0619 	add.w	r6, r4, #25
 800a1cc:	e7f5      	b.n	800a1ba <_printf_i+0x22e>
 800a1ce:	bf00      	nop
 800a1d0:	0800e802 	.word	0x0800e802
 800a1d4:	0800e813 	.word	0x0800e813

0800a1d8 <_scanf_float>:
 800a1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1dc:	b087      	sub	sp, #28
 800a1de:	4617      	mov	r7, r2
 800a1e0:	9303      	str	r3, [sp, #12]
 800a1e2:	688b      	ldr	r3, [r1, #8]
 800a1e4:	1e5a      	subs	r2, r3, #1
 800a1e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a1ea:	bf83      	ittte	hi
 800a1ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a1f0:	195b      	addhi	r3, r3, r5
 800a1f2:	9302      	strhi	r3, [sp, #8]
 800a1f4:	2300      	movls	r3, #0
 800a1f6:	bf86      	itte	hi
 800a1f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a1fc:	608b      	strhi	r3, [r1, #8]
 800a1fe:	9302      	strls	r3, [sp, #8]
 800a200:	680b      	ldr	r3, [r1, #0]
 800a202:	468b      	mov	fp, r1
 800a204:	2500      	movs	r5, #0
 800a206:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a20a:	f84b 3b1c 	str.w	r3, [fp], #28
 800a20e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a212:	4680      	mov	r8, r0
 800a214:	460c      	mov	r4, r1
 800a216:	465e      	mov	r6, fp
 800a218:	46aa      	mov	sl, r5
 800a21a:	46a9      	mov	r9, r5
 800a21c:	9501      	str	r5, [sp, #4]
 800a21e:	68a2      	ldr	r2, [r4, #8]
 800a220:	b152      	cbz	r2, 800a238 <_scanf_float+0x60>
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	2b4e      	cmp	r3, #78	; 0x4e
 800a228:	d864      	bhi.n	800a2f4 <_scanf_float+0x11c>
 800a22a:	2b40      	cmp	r3, #64	; 0x40
 800a22c:	d83c      	bhi.n	800a2a8 <_scanf_float+0xd0>
 800a22e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a232:	b2c8      	uxtb	r0, r1
 800a234:	280e      	cmp	r0, #14
 800a236:	d93a      	bls.n	800a2ae <_scanf_float+0xd6>
 800a238:	f1b9 0f00 	cmp.w	r9, #0
 800a23c:	d003      	beq.n	800a246 <_scanf_float+0x6e>
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a244:	6023      	str	r3, [r4, #0]
 800a246:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a24a:	f1ba 0f01 	cmp.w	sl, #1
 800a24e:	f200 8113 	bhi.w	800a478 <_scanf_float+0x2a0>
 800a252:	455e      	cmp	r6, fp
 800a254:	f200 8105 	bhi.w	800a462 <_scanf_float+0x28a>
 800a258:	2501      	movs	r5, #1
 800a25a:	4628      	mov	r0, r5
 800a25c:	b007      	add	sp, #28
 800a25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a262:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a266:	2a0d      	cmp	r2, #13
 800a268:	d8e6      	bhi.n	800a238 <_scanf_float+0x60>
 800a26a:	a101      	add	r1, pc, #4	; (adr r1, 800a270 <_scanf_float+0x98>)
 800a26c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a270:	0800a3af 	.word	0x0800a3af
 800a274:	0800a239 	.word	0x0800a239
 800a278:	0800a239 	.word	0x0800a239
 800a27c:	0800a239 	.word	0x0800a239
 800a280:	0800a40f 	.word	0x0800a40f
 800a284:	0800a3e7 	.word	0x0800a3e7
 800a288:	0800a239 	.word	0x0800a239
 800a28c:	0800a239 	.word	0x0800a239
 800a290:	0800a3bd 	.word	0x0800a3bd
 800a294:	0800a239 	.word	0x0800a239
 800a298:	0800a239 	.word	0x0800a239
 800a29c:	0800a239 	.word	0x0800a239
 800a2a0:	0800a239 	.word	0x0800a239
 800a2a4:	0800a375 	.word	0x0800a375
 800a2a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a2ac:	e7db      	b.n	800a266 <_scanf_float+0x8e>
 800a2ae:	290e      	cmp	r1, #14
 800a2b0:	d8c2      	bhi.n	800a238 <_scanf_float+0x60>
 800a2b2:	a001      	add	r0, pc, #4	; (adr r0, 800a2b8 <_scanf_float+0xe0>)
 800a2b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a2b8:	0800a367 	.word	0x0800a367
 800a2bc:	0800a239 	.word	0x0800a239
 800a2c0:	0800a367 	.word	0x0800a367
 800a2c4:	0800a3fb 	.word	0x0800a3fb
 800a2c8:	0800a239 	.word	0x0800a239
 800a2cc:	0800a315 	.word	0x0800a315
 800a2d0:	0800a351 	.word	0x0800a351
 800a2d4:	0800a351 	.word	0x0800a351
 800a2d8:	0800a351 	.word	0x0800a351
 800a2dc:	0800a351 	.word	0x0800a351
 800a2e0:	0800a351 	.word	0x0800a351
 800a2e4:	0800a351 	.word	0x0800a351
 800a2e8:	0800a351 	.word	0x0800a351
 800a2ec:	0800a351 	.word	0x0800a351
 800a2f0:	0800a351 	.word	0x0800a351
 800a2f4:	2b6e      	cmp	r3, #110	; 0x6e
 800a2f6:	d809      	bhi.n	800a30c <_scanf_float+0x134>
 800a2f8:	2b60      	cmp	r3, #96	; 0x60
 800a2fa:	d8b2      	bhi.n	800a262 <_scanf_float+0x8a>
 800a2fc:	2b54      	cmp	r3, #84	; 0x54
 800a2fe:	d077      	beq.n	800a3f0 <_scanf_float+0x218>
 800a300:	2b59      	cmp	r3, #89	; 0x59
 800a302:	d199      	bne.n	800a238 <_scanf_float+0x60>
 800a304:	2d07      	cmp	r5, #7
 800a306:	d197      	bne.n	800a238 <_scanf_float+0x60>
 800a308:	2508      	movs	r5, #8
 800a30a:	e029      	b.n	800a360 <_scanf_float+0x188>
 800a30c:	2b74      	cmp	r3, #116	; 0x74
 800a30e:	d06f      	beq.n	800a3f0 <_scanf_float+0x218>
 800a310:	2b79      	cmp	r3, #121	; 0x79
 800a312:	e7f6      	b.n	800a302 <_scanf_float+0x12a>
 800a314:	6821      	ldr	r1, [r4, #0]
 800a316:	05c8      	lsls	r0, r1, #23
 800a318:	d51a      	bpl.n	800a350 <_scanf_float+0x178>
 800a31a:	9b02      	ldr	r3, [sp, #8]
 800a31c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a320:	6021      	str	r1, [r4, #0]
 800a322:	f109 0901 	add.w	r9, r9, #1
 800a326:	b11b      	cbz	r3, 800a330 <_scanf_float+0x158>
 800a328:	3b01      	subs	r3, #1
 800a32a:	3201      	adds	r2, #1
 800a32c:	9302      	str	r3, [sp, #8]
 800a32e:	60a2      	str	r2, [r4, #8]
 800a330:	68a3      	ldr	r3, [r4, #8]
 800a332:	3b01      	subs	r3, #1
 800a334:	60a3      	str	r3, [r4, #8]
 800a336:	6923      	ldr	r3, [r4, #16]
 800a338:	3301      	adds	r3, #1
 800a33a:	6123      	str	r3, [r4, #16]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	3b01      	subs	r3, #1
 800a340:	2b00      	cmp	r3, #0
 800a342:	607b      	str	r3, [r7, #4]
 800a344:	f340 8084 	ble.w	800a450 <_scanf_float+0x278>
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	3301      	adds	r3, #1
 800a34c:	603b      	str	r3, [r7, #0]
 800a34e:	e766      	b.n	800a21e <_scanf_float+0x46>
 800a350:	eb1a 0f05 	cmn.w	sl, r5
 800a354:	f47f af70 	bne.w	800a238 <_scanf_float+0x60>
 800a358:	6822      	ldr	r2, [r4, #0]
 800a35a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a35e:	6022      	str	r2, [r4, #0]
 800a360:	f806 3b01 	strb.w	r3, [r6], #1
 800a364:	e7e4      	b.n	800a330 <_scanf_float+0x158>
 800a366:	6822      	ldr	r2, [r4, #0]
 800a368:	0610      	lsls	r0, r2, #24
 800a36a:	f57f af65 	bpl.w	800a238 <_scanf_float+0x60>
 800a36e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a372:	e7f4      	b.n	800a35e <_scanf_float+0x186>
 800a374:	f1ba 0f00 	cmp.w	sl, #0
 800a378:	d10e      	bne.n	800a398 <_scanf_float+0x1c0>
 800a37a:	f1b9 0f00 	cmp.w	r9, #0
 800a37e:	d10e      	bne.n	800a39e <_scanf_float+0x1c6>
 800a380:	6822      	ldr	r2, [r4, #0]
 800a382:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a386:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a38a:	d108      	bne.n	800a39e <_scanf_float+0x1c6>
 800a38c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a390:	6022      	str	r2, [r4, #0]
 800a392:	f04f 0a01 	mov.w	sl, #1
 800a396:	e7e3      	b.n	800a360 <_scanf_float+0x188>
 800a398:	f1ba 0f02 	cmp.w	sl, #2
 800a39c:	d055      	beq.n	800a44a <_scanf_float+0x272>
 800a39e:	2d01      	cmp	r5, #1
 800a3a0:	d002      	beq.n	800a3a8 <_scanf_float+0x1d0>
 800a3a2:	2d04      	cmp	r5, #4
 800a3a4:	f47f af48 	bne.w	800a238 <_scanf_float+0x60>
 800a3a8:	3501      	adds	r5, #1
 800a3aa:	b2ed      	uxtb	r5, r5
 800a3ac:	e7d8      	b.n	800a360 <_scanf_float+0x188>
 800a3ae:	f1ba 0f01 	cmp.w	sl, #1
 800a3b2:	f47f af41 	bne.w	800a238 <_scanf_float+0x60>
 800a3b6:	f04f 0a02 	mov.w	sl, #2
 800a3ba:	e7d1      	b.n	800a360 <_scanf_float+0x188>
 800a3bc:	b97d      	cbnz	r5, 800a3de <_scanf_float+0x206>
 800a3be:	f1b9 0f00 	cmp.w	r9, #0
 800a3c2:	f47f af3c 	bne.w	800a23e <_scanf_float+0x66>
 800a3c6:	6822      	ldr	r2, [r4, #0]
 800a3c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a3cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a3d0:	f47f af39 	bne.w	800a246 <_scanf_float+0x6e>
 800a3d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a3d8:	6022      	str	r2, [r4, #0]
 800a3da:	2501      	movs	r5, #1
 800a3dc:	e7c0      	b.n	800a360 <_scanf_float+0x188>
 800a3de:	2d03      	cmp	r5, #3
 800a3e0:	d0e2      	beq.n	800a3a8 <_scanf_float+0x1d0>
 800a3e2:	2d05      	cmp	r5, #5
 800a3e4:	e7de      	b.n	800a3a4 <_scanf_float+0x1cc>
 800a3e6:	2d02      	cmp	r5, #2
 800a3e8:	f47f af26 	bne.w	800a238 <_scanf_float+0x60>
 800a3ec:	2503      	movs	r5, #3
 800a3ee:	e7b7      	b.n	800a360 <_scanf_float+0x188>
 800a3f0:	2d06      	cmp	r5, #6
 800a3f2:	f47f af21 	bne.w	800a238 <_scanf_float+0x60>
 800a3f6:	2507      	movs	r5, #7
 800a3f8:	e7b2      	b.n	800a360 <_scanf_float+0x188>
 800a3fa:	6822      	ldr	r2, [r4, #0]
 800a3fc:	0591      	lsls	r1, r2, #22
 800a3fe:	f57f af1b 	bpl.w	800a238 <_scanf_float+0x60>
 800a402:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a406:	6022      	str	r2, [r4, #0]
 800a408:	f8cd 9004 	str.w	r9, [sp, #4]
 800a40c:	e7a8      	b.n	800a360 <_scanf_float+0x188>
 800a40e:	6822      	ldr	r2, [r4, #0]
 800a410:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a414:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a418:	d006      	beq.n	800a428 <_scanf_float+0x250>
 800a41a:	0550      	lsls	r0, r2, #21
 800a41c:	f57f af0c 	bpl.w	800a238 <_scanf_float+0x60>
 800a420:	f1b9 0f00 	cmp.w	r9, #0
 800a424:	f43f af0f 	beq.w	800a246 <_scanf_float+0x6e>
 800a428:	0591      	lsls	r1, r2, #22
 800a42a:	bf58      	it	pl
 800a42c:	9901      	ldrpl	r1, [sp, #4]
 800a42e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a432:	bf58      	it	pl
 800a434:	eba9 0101 	subpl.w	r1, r9, r1
 800a438:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a43c:	bf58      	it	pl
 800a43e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a442:	6022      	str	r2, [r4, #0]
 800a444:	f04f 0900 	mov.w	r9, #0
 800a448:	e78a      	b.n	800a360 <_scanf_float+0x188>
 800a44a:	f04f 0a03 	mov.w	sl, #3
 800a44e:	e787      	b.n	800a360 <_scanf_float+0x188>
 800a450:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a454:	4639      	mov	r1, r7
 800a456:	4640      	mov	r0, r8
 800a458:	4798      	blx	r3
 800a45a:	2800      	cmp	r0, #0
 800a45c:	f43f aedf 	beq.w	800a21e <_scanf_float+0x46>
 800a460:	e6ea      	b.n	800a238 <_scanf_float+0x60>
 800a462:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a466:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a46a:	463a      	mov	r2, r7
 800a46c:	4640      	mov	r0, r8
 800a46e:	4798      	blx	r3
 800a470:	6923      	ldr	r3, [r4, #16]
 800a472:	3b01      	subs	r3, #1
 800a474:	6123      	str	r3, [r4, #16]
 800a476:	e6ec      	b.n	800a252 <_scanf_float+0x7a>
 800a478:	1e6b      	subs	r3, r5, #1
 800a47a:	2b06      	cmp	r3, #6
 800a47c:	d825      	bhi.n	800a4ca <_scanf_float+0x2f2>
 800a47e:	2d02      	cmp	r5, #2
 800a480:	d836      	bhi.n	800a4f0 <_scanf_float+0x318>
 800a482:	455e      	cmp	r6, fp
 800a484:	f67f aee8 	bls.w	800a258 <_scanf_float+0x80>
 800a488:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a48c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a490:	463a      	mov	r2, r7
 800a492:	4640      	mov	r0, r8
 800a494:	4798      	blx	r3
 800a496:	6923      	ldr	r3, [r4, #16]
 800a498:	3b01      	subs	r3, #1
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	e7f1      	b.n	800a482 <_scanf_float+0x2aa>
 800a49e:	9802      	ldr	r0, [sp, #8]
 800a4a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a4a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a4a8:	9002      	str	r0, [sp, #8]
 800a4aa:	463a      	mov	r2, r7
 800a4ac:	4640      	mov	r0, r8
 800a4ae:	4798      	blx	r3
 800a4b0:	6923      	ldr	r3, [r4, #16]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	6123      	str	r3, [r4, #16]
 800a4b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a4ba:	fa5f fa8a 	uxtb.w	sl, sl
 800a4be:	f1ba 0f02 	cmp.w	sl, #2
 800a4c2:	d1ec      	bne.n	800a49e <_scanf_float+0x2c6>
 800a4c4:	3d03      	subs	r5, #3
 800a4c6:	b2ed      	uxtb	r5, r5
 800a4c8:	1b76      	subs	r6, r6, r5
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	05da      	lsls	r2, r3, #23
 800a4ce:	d52f      	bpl.n	800a530 <_scanf_float+0x358>
 800a4d0:	055b      	lsls	r3, r3, #21
 800a4d2:	d510      	bpl.n	800a4f6 <_scanf_float+0x31e>
 800a4d4:	455e      	cmp	r6, fp
 800a4d6:	f67f aebf 	bls.w	800a258 <_scanf_float+0x80>
 800a4da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a4de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4e2:	463a      	mov	r2, r7
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	4798      	blx	r3
 800a4e8:	6923      	ldr	r3, [r4, #16]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	6123      	str	r3, [r4, #16]
 800a4ee:	e7f1      	b.n	800a4d4 <_scanf_float+0x2fc>
 800a4f0:	46aa      	mov	sl, r5
 800a4f2:	9602      	str	r6, [sp, #8]
 800a4f4:	e7df      	b.n	800a4b6 <_scanf_float+0x2de>
 800a4f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a4fa:	6923      	ldr	r3, [r4, #16]
 800a4fc:	2965      	cmp	r1, #101	; 0x65
 800a4fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800a502:	f106 35ff 	add.w	r5, r6, #4294967295
 800a506:	6123      	str	r3, [r4, #16]
 800a508:	d00c      	beq.n	800a524 <_scanf_float+0x34c>
 800a50a:	2945      	cmp	r1, #69	; 0x45
 800a50c:	d00a      	beq.n	800a524 <_scanf_float+0x34c>
 800a50e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a512:	463a      	mov	r2, r7
 800a514:	4640      	mov	r0, r8
 800a516:	4798      	blx	r3
 800a518:	6923      	ldr	r3, [r4, #16]
 800a51a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a51e:	3b01      	subs	r3, #1
 800a520:	1eb5      	subs	r5, r6, #2
 800a522:	6123      	str	r3, [r4, #16]
 800a524:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a528:	463a      	mov	r2, r7
 800a52a:	4640      	mov	r0, r8
 800a52c:	4798      	blx	r3
 800a52e:	462e      	mov	r6, r5
 800a530:	6825      	ldr	r5, [r4, #0]
 800a532:	f015 0510 	ands.w	r5, r5, #16
 800a536:	d159      	bne.n	800a5ec <_scanf_float+0x414>
 800a538:	7035      	strb	r5, [r6, #0]
 800a53a:	6823      	ldr	r3, [r4, #0]
 800a53c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a544:	d11b      	bne.n	800a57e <_scanf_float+0x3a6>
 800a546:	9b01      	ldr	r3, [sp, #4]
 800a548:	454b      	cmp	r3, r9
 800a54a:	eba3 0209 	sub.w	r2, r3, r9
 800a54e:	d123      	bne.n	800a598 <_scanf_float+0x3c0>
 800a550:	2200      	movs	r2, #0
 800a552:	4659      	mov	r1, fp
 800a554:	4640      	mov	r0, r8
 800a556:	f000 ff99 	bl	800b48c <_strtod_r>
 800a55a:	6822      	ldr	r2, [r4, #0]
 800a55c:	9b03      	ldr	r3, [sp, #12]
 800a55e:	f012 0f02 	tst.w	r2, #2
 800a562:	ec57 6b10 	vmov	r6, r7, d0
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	d021      	beq.n	800a5ae <_scanf_float+0x3d6>
 800a56a:	9903      	ldr	r1, [sp, #12]
 800a56c:	1d1a      	adds	r2, r3, #4
 800a56e:	600a      	str	r2, [r1, #0]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	e9c3 6700 	strd	r6, r7, [r3]
 800a576:	68e3      	ldr	r3, [r4, #12]
 800a578:	3301      	adds	r3, #1
 800a57a:	60e3      	str	r3, [r4, #12]
 800a57c:	e66d      	b.n	800a25a <_scanf_float+0x82>
 800a57e:	9b04      	ldr	r3, [sp, #16]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d0e5      	beq.n	800a550 <_scanf_float+0x378>
 800a584:	9905      	ldr	r1, [sp, #20]
 800a586:	230a      	movs	r3, #10
 800a588:	462a      	mov	r2, r5
 800a58a:	3101      	adds	r1, #1
 800a58c:	4640      	mov	r0, r8
 800a58e:	f001 f805 	bl	800b59c <_strtol_r>
 800a592:	9b04      	ldr	r3, [sp, #16]
 800a594:	9e05      	ldr	r6, [sp, #20]
 800a596:	1ac2      	subs	r2, r0, r3
 800a598:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a59c:	429e      	cmp	r6, r3
 800a59e:	bf28      	it	cs
 800a5a0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a5a4:	4912      	ldr	r1, [pc, #72]	; (800a5f0 <_scanf_float+0x418>)
 800a5a6:	4630      	mov	r0, r6
 800a5a8:	f000 f8fe 	bl	800a7a8 <siprintf>
 800a5ac:	e7d0      	b.n	800a550 <_scanf_float+0x378>
 800a5ae:	9903      	ldr	r1, [sp, #12]
 800a5b0:	f012 0f04 	tst.w	r2, #4
 800a5b4:	f103 0204 	add.w	r2, r3, #4
 800a5b8:	600a      	str	r2, [r1, #0]
 800a5ba:	d1d9      	bne.n	800a570 <_scanf_float+0x398>
 800a5bc:	f8d3 8000 	ldr.w	r8, [r3]
 800a5c0:	ee10 2a10 	vmov	r2, s0
 800a5c4:	ee10 0a10 	vmov	r0, s0
 800a5c8:	463b      	mov	r3, r7
 800a5ca:	4639      	mov	r1, r7
 800a5cc:	f7f6 fa86 	bl	8000adc <__aeabi_dcmpun>
 800a5d0:	b128      	cbz	r0, 800a5de <_scanf_float+0x406>
 800a5d2:	4808      	ldr	r0, [pc, #32]	; (800a5f4 <_scanf_float+0x41c>)
 800a5d4:	f000 f8ae 	bl	800a734 <nanf>
 800a5d8:	ed88 0a00 	vstr	s0, [r8]
 800a5dc:	e7cb      	b.n	800a576 <_scanf_float+0x39e>
 800a5de:	4630      	mov	r0, r6
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	f7f6 fad9 	bl	8000b98 <__aeabi_d2f>
 800a5e6:	f8c8 0000 	str.w	r0, [r8]
 800a5ea:	e7c4      	b.n	800a576 <_scanf_float+0x39e>
 800a5ec:	2500      	movs	r5, #0
 800a5ee:	e634      	b.n	800a25a <_scanf_float+0x82>
 800a5f0:	0800e824 	.word	0x0800e824
 800a5f4:	0800ec98 	.word	0x0800ec98

0800a5f8 <iprintf>:
 800a5f8:	b40f      	push	{r0, r1, r2, r3}
 800a5fa:	4b0a      	ldr	r3, [pc, #40]	; (800a624 <iprintf+0x2c>)
 800a5fc:	b513      	push	{r0, r1, r4, lr}
 800a5fe:	681c      	ldr	r4, [r3, #0]
 800a600:	b124      	cbz	r4, 800a60c <iprintf+0x14>
 800a602:	69a3      	ldr	r3, [r4, #24]
 800a604:	b913      	cbnz	r3, 800a60c <iprintf+0x14>
 800a606:	4620      	mov	r0, r4
 800a608:	f002 f81e 	bl	800c648 <__sinit>
 800a60c:	ab05      	add	r3, sp, #20
 800a60e:	9a04      	ldr	r2, [sp, #16]
 800a610:	68a1      	ldr	r1, [r4, #8]
 800a612:	9301      	str	r3, [sp, #4]
 800a614:	4620      	mov	r0, r4
 800a616:	f003 fb09 	bl	800dc2c <_vfiprintf_r>
 800a61a:	b002      	add	sp, #8
 800a61c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a620:	b004      	add	sp, #16
 800a622:	4770      	bx	lr
 800a624:	2000004c 	.word	0x2000004c

0800a628 <_puts_r>:
 800a628:	b570      	push	{r4, r5, r6, lr}
 800a62a:	460e      	mov	r6, r1
 800a62c:	4605      	mov	r5, r0
 800a62e:	b118      	cbz	r0, 800a638 <_puts_r+0x10>
 800a630:	6983      	ldr	r3, [r0, #24]
 800a632:	b90b      	cbnz	r3, 800a638 <_puts_r+0x10>
 800a634:	f002 f808 	bl	800c648 <__sinit>
 800a638:	69ab      	ldr	r3, [r5, #24]
 800a63a:	68ac      	ldr	r4, [r5, #8]
 800a63c:	b913      	cbnz	r3, 800a644 <_puts_r+0x1c>
 800a63e:	4628      	mov	r0, r5
 800a640:	f002 f802 	bl	800c648 <__sinit>
 800a644:	4b2c      	ldr	r3, [pc, #176]	; (800a6f8 <_puts_r+0xd0>)
 800a646:	429c      	cmp	r4, r3
 800a648:	d120      	bne.n	800a68c <_puts_r+0x64>
 800a64a:	686c      	ldr	r4, [r5, #4]
 800a64c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a64e:	07db      	lsls	r3, r3, #31
 800a650:	d405      	bmi.n	800a65e <_puts_r+0x36>
 800a652:	89a3      	ldrh	r3, [r4, #12]
 800a654:	0598      	lsls	r0, r3, #22
 800a656:	d402      	bmi.n	800a65e <_puts_r+0x36>
 800a658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a65a:	f002 fc06 	bl	800ce6a <__retarget_lock_acquire_recursive>
 800a65e:	89a3      	ldrh	r3, [r4, #12]
 800a660:	0719      	lsls	r1, r3, #28
 800a662:	d51d      	bpl.n	800a6a0 <_puts_r+0x78>
 800a664:	6923      	ldr	r3, [r4, #16]
 800a666:	b1db      	cbz	r3, 800a6a0 <_puts_r+0x78>
 800a668:	3e01      	subs	r6, #1
 800a66a:	68a3      	ldr	r3, [r4, #8]
 800a66c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a670:	3b01      	subs	r3, #1
 800a672:	60a3      	str	r3, [r4, #8]
 800a674:	bb39      	cbnz	r1, 800a6c6 <_puts_r+0x9e>
 800a676:	2b00      	cmp	r3, #0
 800a678:	da38      	bge.n	800a6ec <_puts_r+0xc4>
 800a67a:	4622      	mov	r2, r4
 800a67c:	210a      	movs	r1, #10
 800a67e:	4628      	mov	r0, r5
 800a680:	f000 ff8e 	bl	800b5a0 <__swbuf_r>
 800a684:	3001      	adds	r0, #1
 800a686:	d011      	beq.n	800a6ac <_puts_r+0x84>
 800a688:	250a      	movs	r5, #10
 800a68a:	e011      	b.n	800a6b0 <_puts_r+0x88>
 800a68c:	4b1b      	ldr	r3, [pc, #108]	; (800a6fc <_puts_r+0xd4>)
 800a68e:	429c      	cmp	r4, r3
 800a690:	d101      	bne.n	800a696 <_puts_r+0x6e>
 800a692:	68ac      	ldr	r4, [r5, #8]
 800a694:	e7da      	b.n	800a64c <_puts_r+0x24>
 800a696:	4b1a      	ldr	r3, [pc, #104]	; (800a700 <_puts_r+0xd8>)
 800a698:	429c      	cmp	r4, r3
 800a69a:	bf08      	it	eq
 800a69c:	68ec      	ldreq	r4, [r5, #12]
 800a69e:	e7d5      	b.n	800a64c <_puts_r+0x24>
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	f000 ffce 	bl	800b644 <__swsetup_r>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	d0dd      	beq.n	800a668 <_puts_r+0x40>
 800a6ac:	f04f 35ff 	mov.w	r5, #4294967295
 800a6b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6b2:	07da      	lsls	r2, r3, #31
 800a6b4:	d405      	bmi.n	800a6c2 <_puts_r+0x9a>
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	059b      	lsls	r3, r3, #22
 800a6ba:	d402      	bmi.n	800a6c2 <_puts_r+0x9a>
 800a6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6be:	f002 fbd5 	bl	800ce6c <__retarget_lock_release_recursive>
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	bd70      	pop	{r4, r5, r6, pc}
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	da04      	bge.n	800a6d4 <_puts_r+0xac>
 800a6ca:	69a2      	ldr	r2, [r4, #24]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	dc06      	bgt.n	800a6de <_puts_r+0xb6>
 800a6d0:	290a      	cmp	r1, #10
 800a6d2:	d004      	beq.n	800a6de <_puts_r+0xb6>
 800a6d4:	6823      	ldr	r3, [r4, #0]
 800a6d6:	1c5a      	adds	r2, r3, #1
 800a6d8:	6022      	str	r2, [r4, #0]
 800a6da:	7019      	strb	r1, [r3, #0]
 800a6dc:	e7c5      	b.n	800a66a <_puts_r+0x42>
 800a6de:	4622      	mov	r2, r4
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f000 ff5d 	bl	800b5a0 <__swbuf_r>
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	d1bf      	bne.n	800a66a <_puts_r+0x42>
 800a6ea:	e7df      	b.n	800a6ac <_puts_r+0x84>
 800a6ec:	6823      	ldr	r3, [r4, #0]
 800a6ee:	250a      	movs	r5, #10
 800a6f0:	1c5a      	adds	r2, r3, #1
 800a6f2:	6022      	str	r2, [r4, #0]
 800a6f4:	701d      	strb	r5, [r3, #0]
 800a6f6:	e7db      	b.n	800a6b0 <_puts_r+0x88>
 800a6f8:	0800ea34 	.word	0x0800ea34
 800a6fc:	0800ea54 	.word	0x0800ea54
 800a700:	0800ea14 	.word	0x0800ea14

0800a704 <puts>:
 800a704:	4b02      	ldr	r3, [pc, #8]	; (800a710 <puts+0xc>)
 800a706:	4601      	mov	r1, r0
 800a708:	6818      	ldr	r0, [r3, #0]
 800a70a:	f7ff bf8d 	b.w	800a628 <_puts_r>
 800a70e:	bf00      	nop
 800a710:	2000004c 	.word	0x2000004c

0800a714 <_sbrk_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d06      	ldr	r5, [pc, #24]	; (800a730 <_sbrk_r+0x1c>)
 800a718:	2300      	movs	r3, #0
 800a71a:	4604      	mov	r4, r0
 800a71c:	4608      	mov	r0, r1
 800a71e:	602b      	str	r3, [r5, #0]
 800a720:	f7f9 faac 	bl	8003c7c <_sbrk>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_sbrk_r+0x1a>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_sbrk_r+0x1a>
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	20000800 	.word	0x20000800

0800a734 <nanf>:
 800a734:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a73c <nanf+0x8>
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	7fc00000 	.word	0x7fc00000

0800a740 <sniprintf>:
 800a740:	b40c      	push	{r2, r3}
 800a742:	b530      	push	{r4, r5, lr}
 800a744:	4b17      	ldr	r3, [pc, #92]	; (800a7a4 <sniprintf+0x64>)
 800a746:	1e0c      	subs	r4, r1, #0
 800a748:	681d      	ldr	r5, [r3, #0]
 800a74a:	b09d      	sub	sp, #116	; 0x74
 800a74c:	da08      	bge.n	800a760 <sniprintf+0x20>
 800a74e:	238b      	movs	r3, #139	; 0x8b
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	f04f 30ff 	mov.w	r0, #4294967295
 800a756:	b01d      	add	sp, #116	; 0x74
 800a758:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a75c:	b002      	add	sp, #8
 800a75e:	4770      	bx	lr
 800a760:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a764:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a768:	bf14      	ite	ne
 800a76a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a76e:	4623      	moveq	r3, r4
 800a770:	9304      	str	r3, [sp, #16]
 800a772:	9307      	str	r3, [sp, #28]
 800a774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a778:	9002      	str	r0, [sp, #8]
 800a77a:	9006      	str	r0, [sp, #24]
 800a77c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a780:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a782:	ab21      	add	r3, sp, #132	; 0x84
 800a784:	a902      	add	r1, sp, #8
 800a786:	4628      	mov	r0, r5
 800a788:	9301      	str	r3, [sp, #4]
 800a78a:	f003 f925 	bl	800d9d8 <_svfiprintf_r>
 800a78e:	1c43      	adds	r3, r0, #1
 800a790:	bfbc      	itt	lt
 800a792:	238b      	movlt	r3, #139	; 0x8b
 800a794:	602b      	strlt	r3, [r5, #0]
 800a796:	2c00      	cmp	r4, #0
 800a798:	d0dd      	beq.n	800a756 <sniprintf+0x16>
 800a79a:	9b02      	ldr	r3, [sp, #8]
 800a79c:	2200      	movs	r2, #0
 800a79e:	701a      	strb	r2, [r3, #0]
 800a7a0:	e7d9      	b.n	800a756 <sniprintf+0x16>
 800a7a2:	bf00      	nop
 800a7a4:	2000004c 	.word	0x2000004c

0800a7a8 <siprintf>:
 800a7a8:	b40e      	push	{r1, r2, r3}
 800a7aa:	b500      	push	{lr}
 800a7ac:	b09c      	sub	sp, #112	; 0x70
 800a7ae:	ab1d      	add	r3, sp, #116	; 0x74
 800a7b0:	9002      	str	r0, [sp, #8]
 800a7b2:	9006      	str	r0, [sp, #24]
 800a7b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a7b8:	4809      	ldr	r0, [pc, #36]	; (800a7e0 <siprintf+0x38>)
 800a7ba:	9107      	str	r1, [sp, #28]
 800a7bc:	9104      	str	r1, [sp, #16]
 800a7be:	4909      	ldr	r1, [pc, #36]	; (800a7e4 <siprintf+0x3c>)
 800a7c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7c4:	9105      	str	r1, [sp, #20]
 800a7c6:	6800      	ldr	r0, [r0, #0]
 800a7c8:	9301      	str	r3, [sp, #4]
 800a7ca:	a902      	add	r1, sp, #8
 800a7cc:	f003 f904 	bl	800d9d8 <_svfiprintf_r>
 800a7d0:	9b02      	ldr	r3, [sp, #8]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	701a      	strb	r2, [r3, #0]
 800a7d6:	b01c      	add	sp, #112	; 0x70
 800a7d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7dc:	b003      	add	sp, #12
 800a7de:	4770      	bx	lr
 800a7e0:	2000004c 	.word	0x2000004c
 800a7e4:	ffff0208 	.word	0xffff0208

0800a7e8 <strcat>:
 800a7e8:	b510      	push	{r4, lr}
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	7814      	ldrb	r4, [r2, #0]
 800a7ee:	4613      	mov	r3, r2
 800a7f0:	3201      	adds	r2, #1
 800a7f2:	2c00      	cmp	r4, #0
 800a7f4:	d1fa      	bne.n	800a7ec <strcat+0x4>
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a800:	2a00      	cmp	r2, #0
 800a802:	d1f9      	bne.n	800a7f8 <strcat+0x10>
 800a804:	bd10      	pop	{r4, pc}

0800a806 <strcpy>:
 800a806:	4603      	mov	r3, r0
 800a808:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a80c:	f803 2b01 	strb.w	r2, [r3], #1
 800a810:	2a00      	cmp	r2, #0
 800a812:	d1f9      	bne.n	800a808 <strcpy+0x2>
 800a814:	4770      	bx	lr

0800a816 <strstr>:
 800a816:	780a      	ldrb	r2, [r1, #0]
 800a818:	b570      	push	{r4, r5, r6, lr}
 800a81a:	b96a      	cbnz	r2, 800a838 <strstr+0x22>
 800a81c:	bd70      	pop	{r4, r5, r6, pc}
 800a81e:	429a      	cmp	r2, r3
 800a820:	d109      	bne.n	800a836 <strstr+0x20>
 800a822:	460c      	mov	r4, r1
 800a824:	4605      	mov	r5, r0
 800a826:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d0f6      	beq.n	800a81c <strstr+0x6>
 800a82e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a832:	429e      	cmp	r6, r3
 800a834:	d0f7      	beq.n	800a826 <strstr+0x10>
 800a836:	3001      	adds	r0, #1
 800a838:	7803      	ldrb	r3, [r0, #0]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1ef      	bne.n	800a81e <strstr+0x8>
 800a83e:	4618      	mov	r0, r3
 800a840:	e7ec      	b.n	800a81c <strstr+0x6>

0800a842 <sulp>:
 800a842:	b570      	push	{r4, r5, r6, lr}
 800a844:	4604      	mov	r4, r0
 800a846:	460d      	mov	r5, r1
 800a848:	ec45 4b10 	vmov	d0, r4, r5
 800a84c:	4616      	mov	r6, r2
 800a84e:	f002 ff03 	bl	800d658 <__ulp>
 800a852:	ec51 0b10 	vmov	r0, r1, d0
 800a856:	b17e      	cbz	r6, 800a878 <sulp+0x36>
 800a858:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a85c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a860:	2b00      	cmp	r3, #0
 800a862:	dd09      	ble.n	800a878 <sulp+0x36>
 800a864:	051b      	lsls	r3, r3, #20
 800a866:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a86a:	2400      	movs	r4, #0
 800a86c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a870:	4622      	mov	r2, r4
 800a872:	462b      	mov	r3, r5
 800a874:	f7f5 fe98 	bl	80005a8 <__aeabi_dmul>
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	0000      	movs	r0, r0
 800a87c:	0000      	movs	r0, r0
	...

0800a880 <_strtod_l>:
 800a880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a884:	ed2d 8b02 	vpush	{d8}
 800a888:	b09d      	sub	sp, #116	; 0x74
 800a88a:	461f      	mov	r7, r3
 800a88c:	2300      	movs	r3, #0
 800a88e:	9318      	str	r3, [sp, #96]	; 0x60
 800a890:	4ba2      	ldr	r3, [pc, #648]	; (800ab1c <_strtod_l+0x29c>)
 800a892:	9213      	str	r2, [sp, #76]	; 0x4c
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	9305      	str	r3, [sp, #20]
 800a898:	4604      	mov	r4, r0
 800a89a:	4618      	mov	r0, r3
 800a89c:	4688      	mov	r8, r1
 800a89e:	f7f5 fc6f 	bl	8000180 <strlen>
 800a8a2:	f04f 0a00 	mov.w	sl, #0
 800a8a6:	4605      	mov	r5, r0
 800a8a8:	f04f 0b00 	mov.w	fp, #0
 800a8ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a8b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8b2:	781a      	ldrb	r2, [r3, #0]
 800a8b4:	2a2b      	cmp	r2, #43	; 0x2b
 800a8b6:	d04e      	beq.n	800a956 <_strtod_l+0xd6>
 800a8b8:	d83b      	bhi.n	800a932 <_strtod_l+0xb2>
 800a8ba:	2a0d      	cmp	r2, #13
 800a8bc:	d834      	bhi.n	800a928 <_strtod_l+0xa8>
 800a8be:	2a08      	cmp	r2, #8
 800a8c0:	d834      	bhi.n	800a92c <_strtod_l+0xac>
 800a8c2:	2a00      	cmp	r2, #0
 800a8c4:	d03e      	beq.n	800a944 <_strtod_l+0xc4>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	930a      	str	r3, [sp, #40]	; 0x28
 800a8ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a8cc:	7833      	ldrb	r3, [r6, #0]
 800a8ce:	2b30      	cmp	r3, #48	; 0x30
 800a8d0:	f040 80b0 	bne.w	800aa34 <_strtod_l+0x1b4>
 800a8d4:	7873      	ldrb	r3, [r6, #1]
 800a8d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a8da:	2b58      	cmp	r3, #88	; 0x58
 800a8dc:	d168      	bne.n	800a9b0 <_strtod_l+0x130>
 800a8de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8e0:	9301      	str	r3, [sp, #4]
 800a8e2:	ab18      	add	r3, sp, #96	; 0x60
 800a8e4:	9702      	str	r7, [sp, #8]
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	4a8d      	ldr	r2, [pc, #564]	; (800ab20 <_strtod_l+0x2a0>)
 800a8ea:	ab19      	add	r3, sp, #100	; 0x64
 800a8ec:	a917      	add	r1, sp, #92	; 0x5c
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	f001 ffae 	bl	800c850 <__gethex>
 800a8f4:	f010 0707 	ands.w	r7, r0, #7
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	d005      	beq.n	800a908 <_strtod_l+0x88>
 800a8fc:	2f06      	cmp	r7, #6
 800a8fe:	d12c      	bne.n	800a95a <_strtod_l+0xda>
 800a900:	3601      	adds	r6, #1
 800a902:	2300      	movs	r3, #0
 800a904:	9617      	str	r6, [sp, #92]	; 0x5c
 800a906:	930a      	str	r3, [sp, #40]	; 0x28
 800a908:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	f040 8590 	bne.w	800b430 <_strtod_l+0xbb0>
 800a910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a912:	b1eb      	cbz	r3, 800a950 <_strtod_l+0xd0>
 800a914:	4652      	mov	r2, sl
 800a916:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a91a:	ec43 2b10 	vmov	d0, r2, r3
 800a91e:	b01d      	add	sp, #116	; 0x74
 800a920:	ecbd 8b02 	vpop	{d8}
 800a924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a928:	2a20      	cmp	r2, #32
 800a92a:	d1cc      	bne.n	800a8c6 <_strtod_l+0x46>
 800a92c:	3301      	adds	r3, #1
 800a92e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a930:	e7be      	b.n	800a8b0 <_strtod_l+0x30>
 800a932:	2a2d      	cmp	r2, #45	; 0x2d
 800a934:	d1c7      	bne.n	800a8c6 <_strtod_l+0x46>
 800a936:	2201      	movs	r2, #1
 800a938:	920a      	str	r2, [sp, #40]	; 0x28
 800a93a:	1c5a      	adds	r2, r3, #1
 800a93c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a93e:	785b      	ldrb	r3, [r3, #1]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d1c2      	bne.n	800a8ca <_strtod_l+0x4a>
 800a944:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a946:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f040 856e 	bne.w	800b42c <_strtod_l+0xbac>
 800a950:	4652      	mov	r2, sl
 800a952:	465b      	mov	r3, fp
 800a954:	e7e1      	b.n	800a91a <_strtod_l+0x9a>
 800a956:	2200      	movs	r2, #0
 800a958:	e7ee      	b.n	800a938 <_strtod_l+0xb8>
 800a95a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a95c:	b13a      	cbz	r2, 800a96e <_strtod_l+0xee>
 800a95e:	2135      	movs	r1, #53	; 0x35
 800a960:	a81a      	add	r0, sp, #104	; 0x68
 800a962:	f002 ff84 	bl	800d86e <__copybits>
 800a966:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a968:	4620      	mov	r0, r4
 800a96a:	f002 fb43 	bl	800cff4 <_Bfree>
 800a96e:	3f01      	subs	r7, #1
 800a970:	2f04      	cmp	r7, #4
 800a972:	d806      	bhi.n	800a982 <_strtod_l+0x102>
 800a974:	e8df f007 	tbb	[pc, r7]
 800a978:	1714030a 	.word	0x1714030a
 800a97c:	0a          	.byte	0x0a
 800a97d:	00          	.byte	0x00
 800a97e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a982:	0728      	lsls	r0, r5, #28
 800a984:	d5c0      	bpl.n	800a908 <_strtod_l+0x88>
 800a986:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a98a:	e7bd      	b.n	800a908 <_strtod_l+0x88>
 800a98c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a990:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a992:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a996:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a99a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a99e:	e7f0      	b.n	800a982 <_strtod_l+0x102>
 800a9a0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ab24 <_strtod_l+0x2a4>
 800a9a4:	e7ed      	b.n	800a982 <_strtod_l+0x102>
 800a9a6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a9aa:	f04f 3aff 	mov.w	sl, #4294967295
 800a9ae:	e7e8      	b.n	800a982 <_strtod_l+0x102>
 800a9b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800a9b6:	785b      	ldrb	r3, [r3, #1]
 800a9b8:	2b30      	cmp	r3, #48	; 0x30
 800a9ba:	d0f9      	beq.n	800a9b0 <_strtod_l+0x130>
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d0a3      	beq.n	800a908 <_strtod_l+0x88>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	f04f 0900 	mov.w	r9, #0
 800a9c6:	9304      	str	r3, [sp, #16]
 800a9c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a9ca:	9308      	str	r3, [sp, #32]
 800a9cc:	f8cd 901c 	str.w	r9, [sp, #28]
 800a9d0:	464f      	mov	r7, r9
 800a9d2:	220a      	movs	r2, #10
 800a9d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a9d6:	7806      	ldrb	r6, [r0, #0]
 800a9d8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a9dc:	b2d9      	uxtb	r1, r3
 800a9de:	2909      	cmp	r1, #9
 800a9e0:	d92a      	bls.n	800aa38 <_strtod_l+0x1b8>
 800a9e2:	9905      	ldr	r1, [sp, #20]
 800a9e4:	462a      	mov	r2, r5
 800a9e6:	f003 fa9e 	bl	800df26 <strncmp>
 800a9ea:	b398      	cbz	r0, 800aa54 <_strtod_l+0x1d4>
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	4632      	mov	r2, r6
 800a9f0:	463d      	mov	r5, r7
 800a9f2:	9005      	str	r0, [sp, #20]
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	2a65      	cmp	r2, #101	; 0x65
 800a9f8:	d001      	beq.n	800a9fe <_strtod_l+0x17e>
 800a9fa:	2a45      	cmp	r2, #69	; 0x45
 800a9fc:	d118      	bne.n	800aa30 <_strtod_l+0x1b0>
 800a9fe:	b91d      	cbnz	r5, 800aa08 <_strtod_l+0x188>
 800aa00:	9a04      	ldr	r2, [sp, #16]
 800aa02:	4302      	orrs	r2, r0
 800aa04:	d09e      	beq.n	800a944 <_strtod_l+0xc4>
 800aa06:	2500      	movs	r5, #0
 800aa08:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800aa0c:	f108 0201 	add.w	r2, r8, #1
 800aa10:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa12:	f898 2001 	ldrb.w	r2, [r8, #1]
 800aa16:	2a2b      	cmp	r2, #43	; 0x2b
 800aa18:	d075      	beq.n	800ab06 <_strtod_l+0x286>
 800aa1a:	2a2d      	cmp	r2, #45	; 0x2d
 800aa1c:	d07b      	beq.n	800ab16 <_strtod_l+0x296>
 800aa1e:	f04f 0c00 	mov.w	ip, #0
 800aa22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800aa26:	2909      	cmp	r1, #9
 800aa28:	f240 8082 	bls.w	800ab30 <_strtod_l+0x2b0>
 800aa2c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aa30:	2600      	movs	r6, #0
 800aa32:	e09d      	b.n	800ab70 <_strtod_l+0x2f0>
 800aa34:	2300      	movs	r3, #0
 800aa36:	e7c4      	b.n	800a9c2 <_strtod_l+0x142>
 800aa38:	2f08      	cmp	r7, #8
 800aa3a:	bfd8      	it	le
 800aa3c:	9907      	ldrle	r1, [sp, #28]
 800aa3e:	f100 0001 	add.w	r0, r0, #1
 800aa42:	bfda      	itte	le
 800aa44:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa48:	9307      	strle	r3, [sp, #28]
 800aa4a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800aa4e:	3701      	adds	r7, #1
 800aa50:	9017      	str	r0, [sp, #92]	; 0x5c
 800aa52:	e7bf      	b.n	800a9d4 <_strtod_l+0x154>
 800aa54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa56:	195a      	adds	r2, r3, r5
 800aa58:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa5a:	5d5a      	ldrb	r2, [r3, r5]
 800aa5c:	2f00      	cmp	r7, #0
 800aa5e:	d037      	beq.n	800aad0 <_strtod_l+0x250>
 800aa60:	9005      	str	r0, [sp, #20]
 800aa62:	463d      	mov	r5, r7
 800aa64:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aa68:	2b09      	cmp	r3, #9
 800aa6a:	d912      	bls.n	800aa92 <_strtod_l+0x212>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e7c2      	b.n	800a9f6 <_strtod_l+0x176>
 800aa70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa72:	1c5a      	adds	r2, r3, #1
 800aa74:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa76:	785a      	ldrb	r2, [r3, #1]
 800aa78:	3001      	adds	r0, #1
 800aa7a:	2a30      	cmp	r2, #48	; 0x30
 800aa7c:	d0f8      	beq.n	800aa70 <_strtod_l+0x1f0>
 800aa7e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800aa82:	2b08      	cmp	r3, #8
 800aa84:	f200 84d9 	bhi.w	800b43a <_strtod_l+0xbba>
 800aa88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa8a:	9005      	str	r0, [sp, #20]
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	9308      	str	r3, [sp, #32]
 800aa90:	4605      	mov	r5, r0
 800aa92:	3a30      	subs	r2, #48	; 0x30
 800aa94:	f100 0301 	add.w	r3, r0, #1
 800aa98:	d014      	beq.n	800aac4 <_strtod_l+0x244>
 800aa9a:	9905      	ldr	r1, [sp, #20]
 800aa9c:	4419      	add	r1, r3
 800aa9e:	9105      	str	r1, [sp, #20]
 800aaa0:	462b      	mov	r3, r5
 800aaa2:	eb00 0e05 	add.w	lr, r0, r5
 800aaa6:	210a      	movs	r1, #10
 800aaa8:	4573      	cmp	r3, lr
 800aaaa:	d113      	bne.n	800aad4 <_strtod_l+0x254>
 800aaac:	182b      	adds	r3, r5, r0
 800aaae:	2b08      	cmp	r3, #8
 800aab0:	f105 0501 	add.w	r5, r5, #1
 800aab4:	4405      	add	r5, r0
 800aab6:	dc1c      	bgt.n	800aaf2 <_strtod_l+0x272>
 800aab8:	9907      	ldr	r1, [sp, #28]
 800aaba:	230a      	movs	r3, #10
 800aabc:	fb03 2301 	mla	r3, r3, r1, r2
 800aac0:	9307      	str	r3, [sp, #28]
 800aac2:	2300      	movs	r3, #0
 800aac4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aac6:	1c51      	adds	r1, r2, #1
 800aac8:	9117      	str	r1, [sp, #92]	; 0x5c
 800aaca:	7852      	ldrb	r2, [r2, #1]
 800aacc:	4618      	mov	r0, r3
 800aace:	e7c9      	b.n	800aa64 <_strtod_l+0x1e4>
 800aad0:	4638      	mov	r0, r7
 800aad2:	e7d2      	b.n	800aa7a <_strtod_l+0x1fa>
 800aad4:	2b08      	cmp	r3, #8
 800aad6:	dc04      	bgt.n	800aae2 <_strtod_l+0x262>
 800aad8:	9e07      	ldr	r6, [sp, #28]
 800aada:	434e      	muls	r6, r1
 800aadc:	9607      	str	r6, [sp, #28]
 800aade:	3301      	adds	r3, #1
 800aae0:	e7e2      	b.n	800aaa8 <_strtod_l+0x228>
 800aae2:	f103 0c01 	add.w	ip, r3, #1
 800aae6:	f1bc 0f10 	cmp.w	ip, #16
 800aaea:	bfd8      	it	le
 800aaec:	fb01 f909 	mulle.w	r9, r1, r9
 800aaf0:	e7f5      	b.n	800aade <_strtod_l+0x25e>
 800aaf2:	2d10      	cmp	r5, #16
 800aaf4:	bfdc      	itt	le
 800aaf6:	230a      	movle	r3, #10
 800aaf8:	fb03 2909 	mlale	r9, r3, r9, r2
 800aafc:	e7e1      	b.n	800aac2 <_strtod_l+0x242>
 800aafe:	2300      	movs	r3, #0
 800ab00:	9305      	str	r3, [sp, #20]
 800ab02:	2301      	movs	r3, #1
 800ab04:	e77c      	b.n	800aa00 <_strtod_l+0x180>
 800ab06:	f04f 0c00 	mov.w	ip, #0
 800ab0a:	f108 0202 	add.w	r2, r8, #2
 800ab0e:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab10:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ab14:	e785      	b.n	800aa22 <_strtod_l+0x1a2>
 800ab16:	f04f 0c01 	mov.w	ip, #1
 800ab1a:	e7f6      	b.n	800ab0a <_strtod_l+0x28a>
 800ab1c:	0800eadc 	.word	0x0800eadc
 800ab20:	0800e82c 	.word	0x0800e82c
 800ab24:	7ff00000 	.word	0x7ff00000
 800ab28:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab2a:	1c51      	adds	r1, r2, #1
 800ab2c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ab2e:	7852      	ldrb	r2, [r2, #1]
 800ab30:	2a30      	cmp	r2, #48	; 0x30
 800ab32:	d0f9      	beq.n	800ab28 <_strtod_l+0x2a8>
 800ab34:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ab38:	2908      	cmp	r1, #8
 800ab3a:	f63f af79 	bhi.w	800aa30 <_strtod_l+0x1b0>
 800ab3e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ab42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab44:	9206      	str	r2, [sp, #24]
 800ab46:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab48:	1c51      	adds	r1, r2, #1
 800ab4a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ab4c:	7852      	ldrb	r2, [r2, #1]
 800ab4e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ab52:	2e09      	cmp	r6, #9
 800ab54:	d937      	bls.n	800abc6 <_strtod_l+0x346>
 800ab56:	9e06      	ldr	r6, [sp, #24]
 800ab58:	1b89      	subs	r1, r1, r6
 800ab5a:	2908      	cmp	r1, #8
 800ab5c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ab60:	dc02      	bgt.n	800ab68 <_strtod_l+0x2e8>
 800ab62:	4576      	cmp	r6, lr
 800ab64:	bfa8      	it	ge
 800ab66:	4676      	movge	r6, lr
 800ab68:	f1bc 0f00 	cmp.w	ip, #0
 800ab6c:	d000      	beq.n	800ab70 <_strtod_l+0x2f0>
 800ab6e:	4276      	negs	r6, r6
 800ab70:	2d00      	cmp	r5, #0
 800ab72:	d14d      	bne.n	800ac10 <_strtod_l+0x390>
 800ab74:	9904      	ldr	r1, [sp, #16]
 800ab76:	4301      	orrs	r1, r0
 800ab78:	f47f aec6 	bne.w	800a908 <_strtod_l+0x88>
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f47f aee1 	bne.w	800a944 <_strtod_l+0xc4>
 800ab82:	2a69      	cmp	r2, #105	; 0x69
 800ab84:	d027      	beq.n	800abd6 <_strtod_l+0x356>
 800ab86:	dc24      	bgt.n	800abd2 <_strtod_l+0x352>
 800ab88:	2a49      	cmp	r2, #73	; 0x49
 800ab8a:	d024      	beq.n	800abd6 <_strtod_l+0x356>
 800ab8c:	2a4e      	cmp	r2, #78	; 0x4e
 800ab8e:	f47f aed9 	bne.w	800a944 <_strtod_l+0xc4>
 800ab92:	499f      	ldr	r1, [pc, #636]	; (800ae10 <_strtod_l+0x590>)
 800ab94:	a817      	add	r0, sp, #92	; 0x5c
 800ab96:	f002 f8b3 	bl	800cd00 <__match>
 800ab9a:	2800      	cmp	r0, #0
 800ab9c:	f43f aed2 	beq.w	800a944 <_strtod_l+0xc4>
 800aba0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	2b28      	cmp	r3, #40	; 0x28
 800aba6:	d12d      	bne.n	800ac04 <_strtod_l+0x384>
 800aba8:	499a      	ldr	r1, [pc, #616]	; (800ae14 <_strtod_l+0x594>)
 800abaa:	aa1a      	add	r2, sp, #104	; 0x68
 800abac:	a817      	add	r0, sp, #92	; 0x5c
 800abae:	f002 f8bb 	bl	800cd28 <__hexnan>
 800abb2:	2805      	cmp	r0, #5
 800abb4:	d126      	bne.n	800ac04 <_strtod_l+0x384>
 800abb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800abb8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800abbc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800abc0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800abc4:	e6a0      	b.n	800a908 <_strtod_l+0x88>
 800abc6:	210a      	movs	r1, #10
 800abc8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800abcc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800abd0:	e7b9      	b.n	800ab46 <_strtod_l+0x2c6>
 800abd2:	2a6e      	cmp	r2, #110	; 0x6e
 800abd4:	e7db      	b.n	800ab8e <_strtod_l+0x30e>
 800abd6:	4990      	ldr	r1, [pc, #576]	; (800ae18 <_strtod_l+0x598>)
 800abd8:	a817      	add	r0, sp, #92	; 0x5c
 800abda:	f002 f891 	bl	800cd00 <__match>
 800abde:	2800      	cmp	r0, #0
 800abe0:	f43f aeb0 	beq.w	800a944 <_strtod_l+0xc4>
 800abe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abe6:	498d      	ldr	r1, [pc, #564]	; (800ae1c <_strtod_l+0x59c>)
 800abe8:	3b01      	subs	r3, #1
 800abea:	a817      	add	r0, sp, #92	; 0x5c
 800abec:	9317      	str	r3, [sp, #92]	; 0x5c
 800abee:	f002 f887 	bl	800cd00 <__match>
 800abf2:	b910      	cbnz	r0, 800abfa <_strtod_l+0x37a>
 800abf4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abf6:	3301      	adds	r3, #1
 800abf8:	9317      	str	r3, [sp, #92]	; 0x5c
 800abfa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ae2c <_strtod_l+0x5ac>
 800abfe:	f04f 0a00 	mov.w	sl, #0
 800ac02:	e681      	b.n	800a908 <_strtod_l+0x88>
 800ac04:	4886      	ldr	r0, [pc, #536]	; (800ae20 <_strtod_l+0x5a0>)
 800ac06:	f003 f943 	bl	800de90 <nan>
 800ac0a:	ec5b ab10 	vmov	sl, fp, d0
 800ac0e:	e67b      	b.n	800a908 <_strtod_l+0x88>
 800ac10:	9b05      	ldr	r3, [sp, #20]
 800ac12:	9807      	ldr	r0, [sp, #28]
 800ac14:	1af3      	subs	r3, r6, r3
 800ac16:	2f00      	cmp	r7, #0
 800ac18:	bf08      	it	eq
 800ac1a:	462f      	moveq	r7, r5
 800ac1c:	2d10      	cmp	r5, #16
 800ac1e:	9306      	str	r3, [sp, #24]
 800ac20:	46a8      	mov	r8, r5
 800ac22:	bfa8      	it	ge
 800ac24:	f04f 0810 	movge.w	r8, #16
 800ac28:	f7f5 fc44 	bl	80004b4 <__aeabi_ui2d>
 800ac2c:	2d09      	cmp	r5, #9
 800ac2e:	4682      	mov	sl, r0
 800ac30:	468b      	mov	fp, r1
 800ac32:	dd13      	ble.n	800ac5c <_strtod_l+0x3dc>
 800ac34:	4b7b      	ldr	r3, [pc, #492]	; (800ae24 <_strtod_l+0x5a4>)
 800ac36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ac3a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ac3e:	f7f5 fcb3 	bl	80005a8 <__aeabi_dmul>
 800ac42:	4682      	mov	sl, r0
 800ac44:	4648      	mov	r0, r9
 800ac46:	468b      	mov	fp, r1
 800ac48:	f7f5 fc34 	bl	80004b4 <__aeabi_ui2d>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	4650      	mov	r0, sl
 800ac52:	4659      	mov	r1, fp
 800ac54:	f7f5 faf2 	bl	800023c <__adddf3>
 800ac58:	4682      	mov	sl, r0
 800ac5a:	468b      	mov	fp, r1
 800ac5c:	2d0f      	cmp	r5, #15
 800ac5e:	dc38      	bgt.n	800acd2 <_strtod_l+0x452>
 800ac60:	9b06      	ldr	r3, [sp, #24]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	f43f ae50 	beq.w	800a908 <_strtod_l+0x88>
 800ac68:	dd24      	ble.n	800acb4 <_strtod_l+0x434>
 800ac6a:	2b16      	cmp	r3, #22
 800ac6c:	dc0b      	bgt.n	800ac86 <_strtod_l+0x406>
 800ac6e:	496d      	ldr	r1, [pc, #436]	; (800ae24 <_strtod_l+0x5a4>)
 800ac70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac78:	4652      	mov	r2, sl
 800ac7a:	465b      	mov	r3, fp
 800ac7c:	f7f5 fc94 	bl	80005a8 <__aeabi_dmul>
 800ac80:	4682      	mov	sl, r0
 800ac82:	468b      	mov	fp, r1
 800ac84:	e640      	b.n	800a908 <_strtod_l+0x88>
 800ac86:	9a06      	ldr	r2, [sp, #24]
 800ac88:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	db20      	blt.n	800acd2 <_strtod_l+0x452>
 800ac90:	4c64      	ldr	r4, [pc, #400]	; (800ae24 <_strtod_l+0x5a4>)
 800ac92:	f1c5 050f 	rsb	r5, r5, #15
 800ac96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ac9a:	4652      	mov	r2, sl
 800ac9c:	465b      	mov	r3, fp
 800ac9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aca2:	f7f5 fc81 	bl	80005a8 <__aeabi_dmul>
 800aca6:	9b06      	ldr	r3, [sp, #24]
 800aca8:	1b5d      	subs	r5, r3, r5
 800acaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800acae:	e9d4 2300 	ldrd	r2, r3, [r4]
 800acb2:	e7e3      	b.n	800ac7c <_strtod_l+0x3fc>
 800acb4:	9b06      	ldr	r3, [sp, #24]
 800acb6:	3316      	adds	r3, #22
 800acb8:	db0b      	blt.n	800acd2 <_strtod_l+0x452>
 800acba:	9b05      	ldr	r3, [sp, #20]
 800acbc:	1b9e      	subs	r6, r3, r6
 800acbe:	4b59      	ldr	r3, [pc, #356]	; (800ae24 <_strtod_l+0x5a4>)
 800acc0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800acc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800acc8:	4650      	mov	r0, sl
 800acca:	4659      	mov	r1, fp
 800accc:	f7f5 fd96 	bl	80007fc <__aeabi_ddiv>
 800acd0:	e7d6      	b.n	800ac80 <_strtod_l+0x400>
 800acd2:	9b06      	ldr	r3, [sp, #24]
 800acd4:	eba5 0808 	sub.w	r8, r5, r8
 800acd8:	4498      	add	r8, r3
 800acda:	f1b8 0f00 	cmp.w	r8, #0
 800acde:	dd74      	ble.n	800adca <_strtod_l+0x54a>
 800ace0:	f018 030f 	ands.w	r3, r8, #15
 800ace4:	d00a      	beq.n	800acfc <_strtod_l+0x47c>
 800ace6:	494f      	ldr	r1, [pc, #316]	; (800ae24 <_strtod_l+0x5a4>)
 800ace8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acec:	4652      	mov	r2, sl
 800acee:	465b      	mov	r3, fp
 800acf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acf4:	f7f5 fc58 	bl	80005a8 <__aeabi_dmul>
 800acf8:	4682      	mov	sl, r0
 800acfa:	468b      	mov	fp, r1
 800acfc:	f038 080f 	bics.w	r8, r8, #15
 800ad00:	d04f      	beq.n	800ada2 <_strtod_l+0x522>
 800ad02:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ad06:	dd22      	ble.n	800ad4e <_strtod_l+0x4ce>
 800ad08:	2500      	movs	r5, #0
 800ad0a:	462e      	mov	r6, r5
 800ad0c:	9507      	str	r5, [sp, #28]
 800ad0e:	9505      	str	r5, [sp, #20]
 800ad10:	2322      	movs	r3, #34	; 0x22
 800ad12:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ae2c <_strtod_l+0x5ac>
 800ad16:	6023      	str	r3, [r4, #0]
 800ad18:	f04f 0a00 	mov.w	sl, #0
 800ad1c:	9b07      	ldr	r3, [sp, #28]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f43f adf2 	beq.w	800a908 <_strtod_l+0x88>
 800ad24:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ad26:	4620      	mov	r0, r4
 800ad28:	f002 f964 	bl	800cff4 <_Bfree>
 800ad2c:	9905      	ldr	r1, [sp, #20]
 800ad2e:	4620      	mov	r0, r4
 800ad30:	f002 f960 	bl	800cff4 <_Bfree>
 800ad34:	4631      	mov	r1, r6
 800ad36:	4620      	mov	r0, r4
 800ad38:	f002 f95c 	bl	800cff4 <_Bfree>
 800ad3c:	9907      	ldr	r1, [sp, #28]
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f002 f958 	bl	800cff4 <_Bfree>
 800ad44:	4629      	mov	r1, r5
 800ad46:	4620      	mov	r0, r4
 800ad48:	f002 f954 	bl	800cff4 <_Bfree>
 800ad4c:	e5dc      	b.n	800a908 <_strtod_l+0x88>
 800ad4e:	4b36      	ldr	r3, [pc, #216]	; (800ae28 <_strtod_l+0x5a8>)
 800ad50:	9304      	str	r3, [sp, #16]
 800ad52:	2300      	movs	r3, #0
 800ad54:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ad58:	4650      	mov	r0, sl
 800ad5a:	4659      	mov	r1, fp
 800ad5c:	4699      	mov	r9, r3
 800ad5e:	f1b8 0f01 	cmp.w	r8, #1
 800ad62:	dc21      	bgt.n	800ada8 <_strtod_l+0x528>
 800ad64:	b10b      	cbz	r3, 800ad6a <_strtod_l+0x4ea>
 800ad66:	4682      	mov	sl, r0
 800ad68:	468b      	mov	fp, r1
 800ad6a:	4b2f      	ldr	r3, [pc, #188]	; (800ae28 <_strtod_l+0x5a8>)
 800ad6c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ad70:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ad74:	4652      	mov	r2, sl
 800ad76:	465b      	mov	r3, fp
 800ad78:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ad7c:	f7f5 fc14 	bl	80005a8 <__aeabi_dmul>
 800ad80:	4b2a      	ldr	r3, [pc, #168]	; (800ae2c <_strtod_l+0x5ac>)
 800ad82:	460a      	mov	r2, r1
 800ad84:	400b      	ands	r3, r1
 800ad86:	492a      	ldr	r1, [pc, #168]	; (800ae30 <_strtod_l+0x5b0>)
 800ad88:	428b      	cmp	r3, r1
 800ad8a:	4682      	mov	sl, r0
 800ad8c:	d8bc      	bhi.n	800ad08 <_strtod_l+0x488>
 800ad8e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad92:	428b      	cmp	r3, r1
 800ad94:	bf86      	itte	hi
 800ad96:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ae34 <_strtod_l+0x5b4>
 800ad9a:	f04f 3aff 	movhi.w	sl, #4294967295
 800ad9e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ada2:	2300      	movs	r3, #0
 800ada4:	9304      	str	r3, [sp, #16]
 800ada6:	e084      	b.n	800aeb2 <_strtod_l+0x632>
 800ada8:	f018 0f01 	tst.w	r8, #1
 800adac:	d005      	beq.n	800adba <_strtod_l+0x53a>
 800adae:	9b04      	ldr	r3, [sp, #16]
 800adb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb4:	f7f5 fbf8 	bl	80005a8 <__aeabi_dmul>
 800adb8:	2301      	movs	r3, #1
 800adba:	9a04      	ldr	r2, [sp, #16]
 800adbc:	3208      	adds	r2, #8
 800adbe:	f109 0901 	add.w	r9, r9, #1
 800adc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800adc6:	9204      	str	r2, [sp, #16]
 800adc8:	e7c9      	b.n	800ad5e <_strtod_l+0x4de>
 800adca:	d0ea      	beq.n	800ada2 <_strtod_l+0x522>
 800adcc:	f1c8 0800 	rsb	r8, r8, #0
 800add0:	f018 020f 	ands.w	r2, r8, #15
 800add4:	d00a      	beq.n	800adec <_strtod_l+0x56c>
 800add6:	4b13      	ldr	r3, [pc, #76]	; (800ae24 <_strtod_l+0x5a4>)
 800add8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800addc:	4650      	mov	r0, sl
 800adde:	4659      	mov	r1, fp
 800ade0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade4:	f7f5 fd0a 	bl	80007fc <__aeabi_ddiv>
 800ade8:	4682      	mov	sl, r0
 800adea:	468b      	mov	fp, r1
 800adec:	ea5f 1828 	movs.w	r8, r8, asr #4
 800adf0:	d0d7      	beq.n	800ada2 <_strtod_l+0x522>
 800adf2:	f1b8 0f1f 	cmp.w	r8, #31
 800adf6:	dd1f      	ble.n	800ae38 <_strtod_l+0x5b8>
 800adf8:	2500      	movs	r5, #0
 800adfa:	462e      	mov	r6, r5
 800adfc:	9507      	str	r5, [sp, #28]
 800adfe:	9505      	str	r5, [sp, #20]
 800ae00:	2322      	movs	r3, #34	; 0x22
 800ae02:	f04f 0a00 	mov.w	sl, #0
 800ae06:	f04f 0b00 	mov.w	fp, #0
 800ae0a:	6023      	str	r3, [r4, #0]
 800ae0c:	e786      	b.n	800ad1c <_strtod_l+0x49c>
 800ae0e:	bf00      	nop
 800ae10:	0800e7fd 	.word	0x0800e7fd
 800ae14:	0800e840 	.word	0x0800e840
 800ae18:	0800e7f5 	.word	0x0800e7f5
 800ae1c:	0800e984 	.word	0x0800e984
 800ae20:	0800ec98 	.word	0x0800ec98
 800ae24:	0800eb78 	.word	0x0800eb78
 800ae28:	0800eb50 	.word	0x0800eb50
 800ae2c:	7ff00000 	.word	0x7ff00000
 800ae30:	7ca00000 	.word	0x7ca00000
 800ae34:	7fefffff 	.word	0x7fefffff
 800ae38:	f018 0310 	ands.w	r3, r8, #16
 800ae3c:	bf18      	it	ne
 800ae3e:	236a      	movne	r3, #106	; 0x6a
 800ae40:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b1f0 <_strtod_l+0x970>
 800ae44:	9304      	str	r3, [sp, #16]
 800ae46:	4650      	mov	r0, sl
 800ae48:	4659      	mov	r1, fp
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	f018 0f01 	tst.w	r8, #1
 800ae50:	d004      	beq.n	800ae5c <_strtod_l+0x5dc>
 800ae52:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ae56:	f7f5 fba7 	bl	80005a8 <__aeabi_dmul>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ae60:	f109 0908 	add.w	r9, r9, #8
 800ae64:	d1f2      	bne.n	800ae4c <_strtod_l+0x5cc>
 800ae66:	b10b      	cbz	r3, 800ae6c <_strtod_l+0x5ec>
 800ae68:	4682      	mov	sl, r0
 800ae6a:	468b      	mov	fp, r1
 800ae6c:	9b04      	ldr	r3, [sp, #16]
 800ae6e:	b1c3      	cbz	r3, 800aea2 <_strtod_l+0x622>
 800ae70:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ae74:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	4659      	mov	r1, fp
 800ae7c:	dd11      	ble.n	800aea2 <_strtod_l+0x622>
 800ae7e:	2b1f      	cmp	r3, #31
 800ae80:	f340 8124 	ble.w	800b0cc <_strtod_l+0x84c>
 800ae84:	2b34      	cmp	r3, #52	; 0x34
 800ae86:	bfde      	ittt	le
 800ae88:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ae8c:	f04f 33ff 	movle.w	r3, #4294967295
 800ae90:	fa03 f202 	lslle.w	r2, r3, r2
 800ae94:	f04f 0a00 	mov.w	sl, #0
 800ae98:	bfcc      	ite	gt
 800ae9a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ae9e:	ea02 0b01 	andle.w	fp, r2, r1
 800aea2:	2200      	movs	r2, #0
 800aea4:	2300      	movs	r3, #0
 800aea6:	4650      	mov	r0, sl
 800aea8:	4659      	mov	r1, fp
 800aeaa:	f7f5 fde5 	bl	8000a78 <__aeabi_dcmpeq>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d1a2      	bne.n	800adf8 <_strtod_l+0x578>
 800aeb2:	9b07      	ldr	r3, [sp, #28]
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	9908      	ldr	r1, [sp, #32]
 800aeb8:	462b      	mov	r3, r5
 800aeba:	463a      	mov	r2, r7
 800aebc:	4620      	mov	r0, r4
 800aebe:	f002 f901 	bl	800d0c4 <__s2b>
 800aec2:	9007      	str	r0, [sp, #28]
 800aec4:	2800      	cmp	r0, #0
 800aec6:	f43f af1f 	beq.w	800ad08 <_strtod_l+0x488>
 800aeca:	9b05      	ldr	r3, [sp, #20]
 800aecc:	1b9e      	subs	r6, r3, r6
 800aece:	9b06      	ldr	r3, [sp, #24]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	bfb4      	ite	lt
 800aed4:	4633      	movlt	r3, r6
 800aed6:	2300      	movge	r3, #0
 800aed8:	930c      	str	r3, [sp, #48]	; 0x30
 800aeda:	9b06      	ldr	r3, [sp, #24]
 800aedc:	2500      	movs	r5, #0
 800aede:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aee2:	9312      	str	r3, [sp, #72]	; 0x48
 800aee4:	462e      	mov	r6, r5
 800aee6:	9b07      	ldr	r3, [sp, #28]
 800aee8:	4620      	mov	r0, r4
 800aeea:	6859      	ldr	r1, [r3, #4]
 800aeec:	f002 f842 	bl	800cf74 <_Balloc>
 800aef0:	9005      	str	r0, [sp, #20]
 800aef2:	2800      	cmp	r0, #0
 800aef4:	f43f af0c 	beq.w	800ad10 <_strtod_l+0x490>
 800aef8:	9b07      	ldr	r3, [sp, #28]
 800aefa:	691a      	ldr	r2, [r3, #16]
 800aefc:	3202      	adds	r2, #2
 800aefe:	f103 010c 	add.w	r1, r3, #12
 800af02:	0092      	lsls	r2, r2, #2
 800af04:	300c      	adds	r0, #12
 800af06:	f7fe fc07 	bl	8009718 <memcpy>
 800af0a:	ec4b ab10 	vmov	d0, sl, fp
 800af0e:	aa1a      	add	r2, sp, #104	; 0x68
 800af10:	a919      	add	r1, sp, #100	; 0x64
 800af12:	4620      	mov	r0, r4
 800af14:	f002 fc1c 	bl	800d750 <__d2b>
 800af18:	ec4b ab18 	vmov	d8, sl, fp
 800af1c:	9018      	str	r0, [sp, #96]	; 0x60
 800af1e:	2800      	cmp	r0, #0
 800af20:	f43f aef6 	beq.w	800ad10 <_strtod_l+0x490>
 800af24:	2101      	movs	r1, #1
 800af26:	4620      	mov	r0, r4
 800af28:	f002 f966 	bl	800d1f8 <__i2b>
 800af2c:	4606      	mov	r6, r0
 800af2e:	2800      	cmp	r0, #0
 800af30:	f43f aeee 	beq.w	800ad10 <_strtod_l+0x490>
 800af34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af36:	9904      	ldr	r1, [sp, #16]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	bfab      	itete	ge
 800af3c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800af3e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800af40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800af42:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800af46:	bfac      	ite	ge
 800af48:	eb03 0902 	addge.w	r9, r3, r2
 800af4c:	1ad7      	sublt	r7, r2, r3
 800af4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af50:	eba3 0801 	sub.w	r8, r3, r1
 800af54:	4490      	add	r8, r2
 800af56:	4ba1      	ldr	r3, [pc, #644]	; (800b1dc <_strtod_l+0x95c>)
 800af58:	f108 38ff 	add.w	r8, r8, #4294967295
 800af5c:	4598      	cmp	r8, r3
 800af5e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800af62:	f280 80c7 	bge.w	800b0f4 <_strtod_l+0x874>
 800af66:	eba3 0308 	sub.w	r3, r3, r8
 800af6a:	2b1f      	cmp	r3, #31
 800af6c:	eba2 0203 	sub.w	r2, r2, r3
 800af70:	f04f 0101 	mov.w	r1, #1
 800af74:	f300 80b1 	bgt.w	800b0da <_strtod_l+0x85a>
 800af78:	fa01 f303 	lsl.w	r3, r1, r3
 800af7c:	930d      	str	r3, [sp, #52]	; 0x34
 800af7e:	2300      	movs	r3, #0
 800af80:	9308      	str	r3, [sp, #32]
 800af82:	eb09 0802 	add.w	r8, r9, r2
 800af86:	9b04      	ldr	r3, [sp, #16]
 800af88:	45c1      	cmp	r9, r8
 800af8a:	4417      	add	r7, r2
 800af8c:	441f      	add	r7, r3
 800af8e:	464b      	mov	r3, r9
 800af90:	bfa8      	it	ge
 800af92:	4643      	movge	r3, r8
 800af94:	42bb      	cmp	r3, r7
 800af96:	bfa8      	it	ge
 800af98:	463b      	movge	r3, r7
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	bfc2      	ittt	gt
 800af9e:	eba8 0803 	subgt.w	r8, r8, r3
 800afa2:	1aff      	subgt	r7, r7, r3
 800afa4:	eba9 0903 	subgt.w	r9, r9, r3
 800afa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afaa:	2b00      	cmp	r3, #0
 800afac:	dd17      	ble.n	800afde <_strtod_l+0x75e>
 800afae:	4631      	mov	r1, r6
 800afb0:	461a      	mov	r2, r3
 800afb2:	4620      	mov	r0, r4
 800afb4:	f002 f9e0 	bl	800d378 <__pow5mult>
 800afb8:	4606      	mov	r6, r0
 800afba:	2800      	cmp	r0, #0
 800afbc:	f43f aea8 	beq.w	800ad10 <_strtod_l+0x490>
 800afc0:	4601      	mov	r1, r0
 800afc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800afc4:	4620      	mov	r0, r4
 800afc6:	f002 f92d 	bl	800d224 <__multiply>
 800afca:	900b      	str	r0, [sp, #44]	; 0x2c
 800afcc:	2800      	cmp	r0, #0
 800afce:	f43f ae9f 	beq.w	800ad10 <_strtod_l+0x490>
 800afd2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800afd4:	4620      	mov	r0, r4
 800afd6:	f002 f80d 	bl	800cff4 <_Bfree>
 800afda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afdc:	9318      	str	r3, [sp, #96]	; 0x60
 800afde:	f1b8 0f00 	cmp.w	r8, #0
 800afe2:	f300 808c 	bgt.w	800b0fe <_strtod_l+0x87e>
 800afe6:	9b06      	ldr	r3, [sp, #24]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	dd08      	ble.n	800affe <_strtod_l+0x77e>
 800afec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afee:	9905      	ldr	r1, [sp, #20]
 800aff0:	4620      	mov	r0, r4
 800aff2:	f002 f9c1 	bl	800d378 <__pow5mult>
 800aff6:	9005      	str	r0, [sp, #20]
 800aff8:	2800      	cmp	r0, #0
 800affa:	f43f ae89 	beq.w	800ad10 <_strtod_l+0x490>
 800affe:	2f00      	cmp	r7, #0
 800b000:	dd08      	ble.n	800b014 <_strtod_l+0x794>
 800b002:	9905      	ldr	r1, [sp, #20]
 800b004:	463a      	mov	r2, r7
 800b006:	4620      	mov	r0, r4
 800b008:	f002 fa10 	bl	800d42c <__lshift>
 800b00c:	9005      	str	r0, [sp, #20]
 800b00e:	2800      	cmp	r0, #0
 800b010:	f43f ae7e 	beq.w	800ad10 <_strtod_l+0x490>
 800b014:	f1b9 0f00 	cmp.w	r9, #0
 800b018:	dd08      	ble.n	800b02c <_strtod_l+0x7ac>
 800b01a:	4631      	mov	r1, r6
 800b01c:	464a      	mov	r2, r9
 800b01e:	4620      	mov	r0, r4
 800b020:	f002 fa04 	bl	800d42c <__lshift>
 800b024:	4606      	mov	r6, r0
 800b026:	2800      	cmp	r0, #0
 800b028:	f43f ae72 	beq.w	800ad10 <_strtod_l+0x490>
 800b02c:	9a05      	ldr	r2, [sp, #20]
 800b02e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b030:	4620      	mov	r0, r4
 800b032:	f002 fa87 	bl	800d544 <__mdiff>
 800b036:	4605      	mov	r5, r0
 800b038:	2800      	cmp	r0, #0
 800b03a:	f43f ae69 	beq.w	800ad10 <_strtod_l+0x490>
 800b03e:	68c3      	ldr	r3, [r0, #12]
 800b040:	930b      	str	r3, [sp, #44]	; 0x2c
 800b042:	2300      	movs	r3, #0
 800b044:	60c3      	str	r3, [r0, #12]
 800b046:	4631      	mov	r1, r6
 800b048:	f002 fa60 	bl	800d50c <__mcmp>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	da60      	bge.n	800b112 <_strtod_l+0x892>
 800b050:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b052:	ea53 030a 	orrs.w	r3, r3, sl
 800b056:	f040 8082 	bne.w	800b15e <_strtod_l+0x8de>
 800b05a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d17d      	bne.n	800b15e <_strtod_l+0x8de>
 800b062:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b066:	0d1b      	lsrs	r3, r3, #20
 800b068:	051b      	lsls	r3, r3, #20
 800b06a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b06e:	d976      	bls.n	800b15e <_strtod_l+0x8de>
 800b070:	696b      	ldr	r3, [r5, #20]
 800b072:	b913      	cbnz	r3, 800b07a <_strtod_l+0x7fa>
 800b074:	692b      	ldr	r3, [r5, #16]
 800b076:	2b01      	cmp	r3, #1
 800b078:	dd71      	ble.n	800b15e <_strtod_l+0x8de>
 800b07a:	4629      	mov	r1, r5
 800b07c:	2201      	movs	r2, #1
 800b07e:	4620      	mov	r0, r4
 800b080:	f002 f9d4 	bl	800d42c <__lshift>
 800b084:	4631      	mov	r1, r6
 800b086:	4605      	mov	r5, r0
 800b088:	f002 fa40 	bl	800d50c <__mcmp>
 800b08c:	2800      	cmp	r0, #0
 800b08e:	dd66      	ble.n	800b15e <_strtod_l+0x8de>
 800b090:	9904      	ldr	r1, [sp, #16]
 800b092:	4a53      	ldr	r2, [pc, #332]	; (800b1e0 <_strtod_l+0x960>)
 800b094:	465b      	mov	r3, fp
 800b096:	2900      	cmp	r1, #0
 800b098:	f000 8081 	beq.w	800b19e <_strtod_l+0x91e>
 800b09c:	ea02 010b 	and.w	r1, r2, fp
 800b0a0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b0a4:	dc7b      	bgt.n	800b19e <_strtod_l+0x91e>
 800b0a6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b0aa:	f77f aea9 	ble.w	800ae00 <_strtod_l+0x580>
 800b0ae:	4b4d      	ldr	r3, [pc, #308]	; (800b1e4 <_strtod_l+0x964>)
 800b0b0:	4650      	mov	r0, sl
 800b0b2:	4659      	mov	r1, fp
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f7f5 fa77 	bl	80005a8 <__aeabi_dmul>
 800b0ba:	460b      	mov	r3, r1
 800b0bc:	4303      	orrs	r3, r0
 800b0be:	bf08      	it	eq
 800b0c0:	2322      	moveq	r3, #34	; 0x22
 800b0c2:	4682      	mov	sl, r0
 800b0c4:	468b      	mov	fp, r1
 800b0c6:	bf08      	it	eq
 800b0c8:	6023      	streq	r3, [r4, #0]
 800b0ca:	e62b      	b.n	800ad24 <_strtod_l+0x4a4>
 800b0cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0d4:	ea03 0a0a 	and.w	sl, r3, sl
 800b0d8:	e6e3      	b.n	800aea2 <_strtod_l+0x622>
 800b0da:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b0de:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b0e2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b0e6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b0ea:	fa01 f308 	lsl.w	r3, r1, r8
 800b0ee:	9308      	str	r3, [sp, #32]
 800b0f0:	910d      	str	r1, [sp, #52]	; 0x34
 800b0f2:	e746      	b.n	800af82 <_strtod_l+0x702>
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	9308      	str	r3, [sp, #32]
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	930d      	str	r3, [sp, #52]	; 0x34
 800b0fc:	e741      	b.n	800af82 <_strtod_l+0x702>
 800b0fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b100:	4642      	mov	r2, r8
 800b102:	4620      	mov	r0, r4
 800b104:	f002 f992 	bl	800d42c <__lshift>
 800b108:	9018      	str	r0, [sp, #96]	; 0x60
 800b10a:	2800      	cmp	r0, #0
 800b10c:	f47f af6b 	bne.w	800afe6 <_strtod_l+0x766>
 800b110:	e5fe      	b.n	800ad10 <_strtod_l+0x490>
 800b112:	465f      	mov	r7, fp
 800b114:	d16e      	bne.n	800b1f4 <_strtod_l+0x974>
 800b116:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b118:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b11c:	b342      	cbz	r2, 800b170 <_strtod_l+0x8f0>
 800b11e:	4a32      	ldr	r2, [pc, #200]	; (800b1e8 <_strtod_l+0x968>)
 800b120:	4293      	cmp	r3, r2
 800b122:	d128      	bne.n	800b176 <_strtod_l+0x8f6>
 800b124:	9b04      	ldr	r3, [sp, #16]
 800b126:	4651      	mov	r1, sl
 800b128:	b1eb      	cbz	r3, 800b166 <_strtod_l+0x8e6>
 800b12a:	4b2d      	ldr	r3, [pc, #180]	; (800b1e0 <_strtod_l+0x960>)
 800b12c:	403b      	ands	r3, r7
 800b12e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b132:	f04f 32ff 	mov.w	r2, #4294967295
 800b136:	d819      	bhi.n	800b16c <_strtod_l+0x8ec>
 800b138:	0d1b      	lsrs	r3, r3, #20
 800b13a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b13e:	fa02 f303 	lsl.w	r3, r2, r3
 800b142:	4299      	cmp	r1, r3
 800b144:	d117      	bne.n	800b176 <_strtod_l+0x8f6>
 800b146:	4b29      	ldr	r3, [pc, #164]	; (800b1ec <_strtod_l+0x96c>)
 800b148:	429f      	cmp	r7, r3
 800b14a:	d102      	bne.n	800b152 <_strtod_l+0x8d2>
 800b14c:	3101      	adds	r1, #1
 800b14e:	f43f addf 	beq.w	800ad10 <_strtod_l+0x490>
 800b152:	4b23      	ldr	r3, [pc, #140]	; (800b1e0 <_strtod_l+0x960>)
 800b154:	403b      	ands	r3, r7
 800b156:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b15a:	f04f 0a00 	mov.w	sl, #0
 800b15e:	9b04      	ldr	r3, [sp, #16]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d1a4      	bne.n	800b0ae <_strtod_l+0x82e>
 800b164:	e5de      	b.n	800ad24 <_strtod_l+0x4a4>
 800b166:	f04f 33ff 	mov.w	r3, #4294967295
 800b16a:	e7ea      	b.n	800b142 <_strtod_l+0x8c2>
 800b16c:	4613      	mov	r3, r2
 800b16e:	e7e8      	b.n	800b142 <_strtod_l+0x8c2>
 800b170:	ea53 030a 	orrs.w	r3, r3, sl
 800b174:	d08c      	beq.n	800b090 <_strtod_l+0x810>
 800b176:	9b08      	ldr	r3, [sp, #32]
 800b178:	b1db      	cbz	r3, 800b1b2 <_strtod_l+0x932>
 800b17a:	423b      	tst	r3, r7
 800b17c:	d0ef      	beq.n	800b15e <_strtod_l+0x8de>
 800b17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b180:	9a04      	ldr	r2, [sp, #16]
 800b182:	4650      	mov	r0, sl
 800b184:	4659      	mov	r1, fp
 800b186:	b1c3      	cbz	r3, 800b1ba <_strtod_l+0x93a>
 800b188:	f7ff fb5b 	bl	800a842 <sulp>
 800b18c:	4602      	mov	r2, r0
 800b18e:	460b      	mov	r3, r1
 800b190:	ec51 0b18 	vmov	r0, r1, d8
 800b194:	f7f5 f852 	bl	800023c <__adddf3>
 800b198:	4682      	mov	sl, r0
 800b19a:	468b      	mov	fp, r1
 800b19c:	e7df      	b.n	800b15e <_strtod_l+0x8de>
 800b19e:	4013      	ands	r3, r2
 800b1a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b1a4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b1a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b1ac:	f04f 3aff 	mov.w	sl, #4294967295
 800b1b0:	e7d5      	b.n	800b15e <_strtod_l+0x8de>
 800b1b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1b4:	ea13 0f0a 	tst.w	r3, sl
 800b1b8:	e7e0      	b.n	800b17c <_strtod_l+0x8fc>
 800b1ba:	f7ff fb42 	bl	800a842 <sulp>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	ec51 0b18 	vmov	r0, r1, d8
 800b1c6:	f7f5 f837 	bl	8000238 <__aeabi_dsub>
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4682      	mov	sl, r0
 800b1d0:	468b      	mov	fp, r1
 800b1d2:	f7f5 fc51 	bl	8000a78 <__aeabi_dcmpeq>
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d0c1      	beq.n	800b15e <_strtod_l+0x8de>
 800b1da:	e611      	b.n	800ae00 <_strtod_l+0x580>
 800b1dc:	fffffc02 	.word	0xfffffc02
 800b1e0:	7ff00000 	.word	0x7ff00000
 800b1e4:	39500000 	.word	0x39500000
 800b1e8:	000fffff 	.word	0x000fffff
 800b1ec:	7fefffff 	.word	0x7fefffff
 800b1f0:	0800e858 	.word	0x0800e858
 800b1f4:	4631      	mov	r1, r6
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f002 fb06 	bl	800d808 <__ratio>
 800b1fc:	ec59 8b10 	vmov	r8, r9, d0
 800b200:	ee10 0a10 	vmov	r0, s0
 800b204:	2200      	movs	r2, #0
 800b206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b20a:	4649      	mov	r1, r9
 800b20c:	f7f5 fc48 	bl	8000aa0 <__aeabi_dcmple>
 800b210:	2800      	cmp	r0, #0
 800b212:	d07a      	beq.n	800b30a <_strtod_l+0xa8a>
 800b214:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b216:	2b00      	cmp	r3, #0
 800b218:	d04a      	beq.n	800b2b0 <_strtod_l+0xa30>
 800b21a:	4b95      	ldr	r3, [pc, #596]	; (800b470 <_strtod_l+0xbf0>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b222:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b470 <_strtod_l+0xbf0>
 800b226:	f04f 0800 	mov.w	r8, #0
 800b22a:	4b92      	ldr	r3, [pc, #584]	; (800b474 <_strtod_l+0xbf4>)
 800b22c:	403b      	ands	r3, r7
 800b22e:	930d      	str	r3, [sp, #52]	; 0x34
 800b230:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b232:	4b91      	ldr	r3, [pc, #580]	; (800b478 <_strtod_l+0xbf8>)
 800b234:	429a      	cmp	r2, r3
 800b236:	f040 80b0 	bne.w	800b39a <_strtod_l+0xb1a>
 800b23a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b23e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b242:	ec4b ab10 	vmov	d0, sl, fp
 800b246:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b24a:	f002 fa05 	bl	800d658 <__ulp>
 800b24e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b252:	ec53 2b10 	vmov	r2, r3, d0
 800b256:	f7f5 f9a7 	bl	80005a8 <__aeabi_dmul>
 800b25a:	4652      	mov	r2, sl
 800b25c:	465b      	mov	r3, fp
 800b25e:	f7f4 ffed 	bl	800023c <__adddf3>
 800b262:	460b      	mov	r3, r1
 800b264:	4983      	ldr	r1, [pc, #524]	; (800b474 <_strtod_l+0xbf4>)
 800b266:	4a85      	ldr	r2, [pc, #532]	; (800b47c <_strtod_l+0xbfc>)
 800b268:	4019      	ands	r1, r3
 800b26a:	4291      	cmp	r1, r2
 800b26c:	4682      	mov	sl, r0
 800b26e:	d960      	bls.n	800b332 <_strtod_l+0xab2>
 800b270:	ee18 3a90 	vmov	r3, s17
 800b274:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b278:	4293      	cmp	r3, r2
 800b27a:	d104      	bne.n	800b286 <_strtod_l+0xa06>
 800b27c:	ee18 3a10 	vmov	r3, s16
 800b280:	3301      	adds	r3, #1
 800b282:	f43f ad45 	beq.w	800ad10 <_strtod_l+0x490>
 800b286:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b488 <_strtod_l+0xc08>
 800b28a:	f04f 3aff 	mov.w	sl, #4294967295
 800b28e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b290:	4620      	mov	r0, r4
 800b292:	f001 feaf 	bl	800cff4 <_Bfree>
 800b296:	9905      	ldr	r1, [sp, #20]
 800b298:	4620      	mov	r0, r4
 800b29a:	f001 feab 	bl	800cff4 <_Bfree>
 800b29e:	4631      	mov	r1, r6
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f001 fea7 	bl	800cff4 <_Bfree>
 800b2a6:	4629      	mov	r1, r5
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	f001 fea3 	bl	800cff4 <_Bfree>
 800b2ae:	e61a      	b.n	800aee6 <_strtod_l+0x666>
 800b2b0:	f1ba 0f00 	cmp.w	sl, #0
 800b2b4:	d11b      	bne.n	800b2ee <_strtod_l+0xa6e>
 800b2b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b2ba:	b9f3      	cbnz	r3, 800b2fa <_strtod_l+0xa7a>
 800b2bc:	4b6c      	ldr	r3, [pc, #432]	; (800b470 <_strtod_l+0xbf0>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4640      	mov	r0, r8
 800b2c2:	4649      	mov	r1, r9
 800b2c4:	f7f5 fbe2 	bl	8000a8c <__aeabi_dcmplt>
 800b2c8:	b9d0      	cbnz	r0, 800b300 <_strtod_l+0xa80>
 800b2ca:	4640      	mov	r0, r8
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	4b6c      	ldr	r3, [pc, #432]	; (800b480 <_strtod_l+0xc00>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f7f5 f969 	bl	80005a8 <__aeabi_dmul>
 800b2d6:	4680      	mov	r8, r0
 800b2d8:	4689      	mov	r9, r1
 800b2da:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b2de:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b2e2:	9315      	str	r3, [sp, #84]	; 0x54
 800b2e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b2e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b2ec:	e79d      	b.n	800b22a <_strtod_l+0x9aa>
 800b2ee:	f1ba 0f01 	cmp.w	sl, #1
 800b2f2:	d102      	bne.n	800b2fa <_strtod_l+0xa7a>
 800b2f4:	2f00      	cmp	r7, #0
 800b2f6:	f43f ad83 	beq.w	800ae00 <_strtod_l+0x580>
 800b2fa:	4b62      	ldr	r3, [pc, #392]	; (800b484 <_strtod_l+0xc04>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	e78e      	b.n	800b21e <_strtod_l+0x99e>
 800b300:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b480 <_strtod_l+0xc00>
 800b304:	f04f 0800 	mov.w	r8, #0
 800b308:	e7e7      	b.n	800b2da <_strtod_l+0xa5a>
 800b30a:	4b5d      	ldr	r3, [pc, #372]	; (800b480 <_strtod_l+0xc00>)
 800b30c:	4640      	mov	r0, r8
 800b30e:	4649      	mov	r1, r9
 800b310:	2200      	movs	r2, #0
 800b312:	f7f5 f949 	bl	80005a8 <__aeabi_dmul>
 800b316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b318:	4680      	mov	r8, r0
 800b31a:	4689      	mov	r9, r1
 800b31c:	b933      	cbnz	r3, 800b32c <_strtod_l+0xaac>
 800b31e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b322:	900e      	str	r0, [sp, #56]	; 0x38
 800b324:	930f      	str	r3, [sp, #60]	; 0x3c
 800b326:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b32a:	e7dd      	b.n	800b2e8 <_strtod_l+0xa68>
 800b32c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b330:	e7f9      	b.n	800b326 <_strtod_l+0xaa6>
 800b332:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b336:	9b04      	ldr	r3, [sp, #16]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d1a8      	bne.n	800b28e <_strtod_l+0xa0e>
 800b33c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b340:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b342:	0d1b      	lsrs	r3, r3, #20
 800b344:	051b      	lsls	r3, r3, #20
 800b346:	429a      	cmp	r2, r3
 800b348:	d1a1      	bne.n	800b28e <_strtod_l+0xa0e>
 800b34a:	4640      	mov	r0, r8
 800b34c:	4649      	mov	r1, r9
 800b34e:	f7f5 fc8b 	bl	8000c68 <__aeabi_d2lz>
 800b352:	f7f5 f8fb 	bl	800054c <__aeabi_l2d>
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	f7f4 ff6b 	bl	8000238 <__aeabi_dsub>
 800b362:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b364:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b368:	ea43 030a 	orr.w	r3, r3, sl
 800b36c:	4313      	orrs	r3, r2
 800b36e:	4680      	mov	r8, r0
 800b370:	4689      	mov	r9, r1
 800b372:	d055      	beq.n	800b420 <_strtod_l+0xba0>
 800b374:	a336      	add	r3, pc, #216	; (adr r3, 800b450 <_strtod_l+0xbd0>)
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	f7f5 fb87 	bl	8000a8c <__aeabi_dcmplt>
 800b37e:	2800      	cmp	r0, #0
 800b380:	f47f acd0 	bne.w	800ad24 <_strtod_l+0x4a4>
 800b384:	a334      	add	r3, pc, #208	; (adr r3, 800b458 <_strtod_l+0xbd8>)
 800b386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38a:	4640      	mov	r0, r8
 800b38c:	4649      	mov	r1, r9
 800b38e:	f7f5 fb9b 	bl	8000ac8 <__aeabi_dcmpgt>
 800b392:	2800      	cmp	r0, #0
 800b394:	f43f af7b 	beq.w	800b28e <_strtod_l+0xa0e>
 800b398:	e4c4      	b.n	800ad24 <_strtod_l+0x4a4>
 800b39a:	9b04      	ldr	r3, [sp, #16]
 800b39c:	b333      	cbz	r3, 800b3ec <_strtod_l+0xb6c>
 800b39e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b3a4:	d822      	bhi.n	800b3ec <_strtod_l+0xb6c>
 800b3a6:	a32e      	add	r3, pc, #184	; (adr r3, 800b460 <_strtod_l+0xbe0>)
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	4640      	mov	r0, r8
 800b3ae:	4649      	mov	r1, r9
 800b3b0:	f7f5 fb76 	bl	8000aa0 <__aeabi_dcmple>
 800b3b4:	b1a0      	cbz	r0, 800b3e0 <_strtod_l+0xb60>
 800b3b6:	4649      	mov	r1, r9
 800b3b8:	4640      	mov	r0, r8
 800b3ba:	f7f5 fbcd 	bl	8000b58 <__aeabi_d2uiz>
 800b3be:	2801      	cmp	r0, #1
 800b3c0:	bf38      	it	cc
 800b3c2:	2001      	movcc	r0, #1
 800b3c4:	f7f5 f876 	bl	80004b4 <__aeabi_ui2d>
 800b3c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ca:	4680      	mov	r8, r0
 800b3cc:	4689      	mov	r9, r1
 800b3ce:	bb23      	cbnz	r3, 800b41a <_strtod_l+0xb9a>
 800b3d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b3d4:	9010      	str	r0, [sp, #64]	; 0x40
 800b3d6:	9311      	str	r3, [sp, #68]	; 0x44
 800b3d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b3dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b3e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3e4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b3e8:	1a9b      	subs	r3, r3, r2
 800b3ea:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3f0:	eeb0 0a48 	vmov.f32	s0, s16
 800b3f4:	eef0 0a68 	vmov.f32	s1, s17
 800b3f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b3fc:	f002 f92c 	bl	800d658 <__ulp>
 800b400:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b404:	ec53 2b10 	vmov	r2, r3, d0
 800b408:	f7f5 f8ce 	bl	80005a8 <__aeabi_dmul>
 800b40c:	ec53 2b18 	vmov	r2, r3, d8
 800b410:	f7f4 ff14 	bl	800023c <__adddf3>
 800b414:	4682      	mov	sl, r0
 800b416:	468b      	mov	fp, r1
 800b418:	e78d      	b.n	800b336 <_strtod_l+0xab6>
 800b41a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b41e:	e7db      	b.n	800b3d8 <_strtod_l+0xb58>
 800b420:	a311      	add	r3, pc, #68	; (adr r3, 800b468 <_strtod_l+0xbe8>)
 800b422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b426:	f7f5 fb31 	bl	8000a8c <__aeabi_dcmplt>
 800b42a:	e7b2      	b.n	800b392 <_strtod_l+0xb12>
 800b42c:	2300      	movs	r3, #0
 800b42e:	930a      	str	r3, [sp, #40]	; 0x28
 800b430:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b432:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b434:	6013      	str	r3, [r2, #0]
 800b436:	f7ff ba6b 	b.w	800a910 <_strtod_l+0x90>
 800b43a:	2a65      	cmp	r2, #101	; 0x65
 800b43c:	f43f ab5f 	beq.w	800aafe <_strtod_l+0x27e>
 800b440:	2a45      	cmp	r2, #69	; 0x45
 800b442:	f43f ab5c 	beq.w	800aafe <_strtod_l+0x27e>
 800b446:	2301      	movs	r3, #1
 800b448:	f7ff bb94 	b.w	800ab74 <_strtod_l+0x2f4>
 800b44c:	f3af 8000 	nop.w
 800b450:	94a03595 	.word	0x94a03595
 800b454:	3fdfffff 	.word	0x3fdfffff
 800b458:	35afe535 	.word	0x35afe535
 800b45c:	3fe00000 	.word	0x3fe00000
 800b460:	ffc00000 	.word	0xffc00000
 800b464:	41dfffff 	.word	0x41dfffff
 800b468:	94a03595 	.word	0x94a03595
 800b46c:	3fcfffff 	.word	0x3fcfffff
 800b470:	3ff00000 	.word	0x3ff00000
 800b474:	7ff00000 	.word	0x7ff00000
 800b478:	7fe00000 	.word	0x7fe00000
 800b47c:	7c9fffff 	.word	0x7c9fffff
 800b480:	3fe00000 	.word	0x3fe00000
 800b484:	bff00000 	.word	0xbff00000
 800b488:	7fefffff 	.word	0x7fefffff

0800b48c <_strtod_r>:
 800b48c:	4b01      	ldr	r3, [pc, #4]	; (800b494 <_strtod_r+0x8>)
 800b48e:	f7ff b9f7 	b.w	800a880 <_strtod_l>
 800b492:	bf00      	nop
 800b494:	200000b4 	.word	0x200000b4

0800b498 <_strtol_l.constprop.0>:
 800b498:	2b01      	cmp	r3, #1
 800b49a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b49e:	d001      	beq.n	800b4a4 <_strtol_l.constprop.0+0xc>
 800b4a0:	2b24      	cmp	r3, #36	; 0x24
 800b4a2:	d906      	bls.n	800b4b2 <_strtol_l.constprop.0+0x1a>
 800b4a4:	f7fe f8fe 	bl	80096a4 <__errno>
 800b4a8:	2316      	movs	r3, #22
 800b4aa:	6003      	str	r3, [r0, #0]
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b598 <_strtol_l.constprop.0+0x100>
 800b4b6:	460d      	mov	r5, r1
 800b4b8:	462e      	mov	r6, r5
 800b4ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4be:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b4c2:	f017 0708 	ands.w	r7, r7, #8
 800b4c6:	d1f7      	bne.n	800b4b8 <_strtol_l.constprop.0+0x20>
 800b4c8:	2c2d      	cmp	r4, #45	; 0x2d
 800b4ca:	d132      	bne.n	800b532 <_strtol_l.constprop.0+0x9a>
 800b4cc:	782c      	ldrb	r4, [r5, #0]
 800b4ce:	2701      	movs	r7, #1
 800b4d0:	1cb5      	adds	r5, r6, #2
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d05b      	beq.n	800b58e <_strtol_l.constprop.0+0xf6>
 800b4d6:	2b10      	cmp	r3, #16
 800b4d8:	d109      	bne.n	800b4ee <_strtol_l.constprop.0+0x56>
 800b4da:	2c30      	cmp	r4, #48	; 0x30
 800b4dc:	d107      	bne.n	800b4ee <_strtol_l.constprop.0+0x56>
 800b4de:	782c      	ldrb	r4, [r5, #0]
 800b4e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b4e4:	2c58      	cmp	r4, #88	; 0x58
 800b4e6:	d14d      	bne.n	800b584 <_strtol_l.constprop.0+0xec>
 800b4e8:	786c      	ldrb	r4, [r5, #1]
 800b4ea:	2310      	movs	r3, #16
 800b4ec:	3502      	adds	r5, #2
 800b4ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b4f2:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4f6:	f04f 0c00 	mov.w	ip, #0
 800b4fa:	fbb8 f9f3 	udiv	r9, r8, r3
 800b4fe:	4666      	mov	r6, ip
 800b500:	fb03 8a19 	mls	sl, r3, r9, r8
 800b504:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b508:	f1be 0f09 	cmp.w	lr, #9
 800b50c:	d816      	bhi.n	800b53c <_strtol_l.constprop.0+0xa4>
 800b50e:	4674      	mov	r4, lr
 800b510:	42a3      	cmp	r3, r4
 800b512:	dd24      	ble.n	800b55e <_strtol_l.constprop.0+0xc6>
 800b514:	f1bc 0f00 	cmp.w	ip, #0
 800b518:	db1e      	blt.n	800b558 <_strtol_l.constprop.0+0xc0>
 800b51a:	45b1      	cmp	r9, r6
 800b51c:	d31c      	bcc.n	800b558 <_strtol_l.constprop.0+0xc0>
 800b51e:	d101      	bne.n	800b524 <_strtol_l.constprop.0+0x8c>
 800b520:	45a2      	cmp	sl, r4
 800b522:	db19      	blt.n	800b558 <_strtol_l.constprop.0+0xc0>
 800b524:	fb06 4603 	mla	r6, r6, r3, r4
 800b528:	f04f 0c01 	mov.w	ip, #1
 800b52c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b530:	e7e8      	b.n	800b504 <_strtol_l.constprop.0+0x6c>
 800b532:	2c2b      	cmp	r4, #43	; 0x2b
 800b534:	bf04      	itt	eq
 800b536:	782c      	ldrbeq	r4, [r5, #0]
 800b538:	1cb5      	addeq	r5, r6, #2
 800b53a:	e7ca      	b.n	800b4d2 <_strtol_l.constprop.0+0x3a>
 800b53c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b540:	f1be 0f19 	cmp.w	lr, #25
 800b544:	d801      	bhi.n	800b54a <_strtol_l.constprop.0+0xb2>
 800b546:	3c37      	subs	r4, #55	; 0x37
 800b548:	e7e2      	b.n	800b510 <_strtol_l.constprop.0+0x78>
 800b54a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b54e:	f1be 0f19 	cmp.w	lr, #25
 800b552:	d804      	bhi.n	800b55e <_strtol_l.constprop.0+0xc6>
 800b554:	3c57      	subs	r4, #87	; 0x57
 800b556:	e7db      	b.n	800b510 <_strtol_l.constprop.0+0x78>
 800b558:	f04f 3cff 	mov.w	ip, #4294967295
 800b55c:	e7e6      	b.n	800b52c <_strtol_l.constprop.0+0x94>
 800b55e:	f1bc 0f00 	cmp.w	ip, #0
 800b562:	da05      	bge.n	800b570 <_strtol_l.constprop.0+0xd8>
 800b564:	2322      	movs	r3, #34	; 0x22
 800b566:	6003      	str	r3, [r0, #0]
 800b568:	4646      	mov	r6, r8
 800b56a:	b942      	cbnz	r2, 800b57e <_strtol_l.constprop.0+0xe6>
 800b56c:	4630      	mov	r0, r6
 800b56e:	e79e      	b.n	800b4ae <_strtol_l.constprop.0+0x16>
 800b570:	b107      	cbz	r7, 800b574 <_strtol_l.constprop.0+0xdc>
 800b572:	4276      	negs	r6, r6
 800b574:	2a00      	cmp	r2, #0
 800b576:	d0f9      	beq.n	800b56c <_strtol_l.constprop.0+0xd4>
 800b578:	f1bc 0f00 	cmp.w	ip, #0
 800b57c:	d000      	beq.n	800b580 <_strtol_l.constprop.0+0xe8>
 800b57e:	1e69      	subs	r1, r5, #1
 800b580:	6011      	str	r1, [r2, #0]
 800b582:	e7f3      	b.n	800b56c <_strtol_l.constprop.0+0xd4>
 800b584:	2430      	movs	r4, #48	; 0x30
 800b586:	2b00      	cmp	r3, #0
 800b588:	d1b1      	bne.n	800b4ee <_strtol_l.constprop.0+0x56>
 800b58a:	2308      	movs	r3, #8
 800b58c:	e7af      	b.n	800b4ee <_strtol_l.constprop.0+0x56>
 800b58e:	2c30      	cmp	r4, #48	; 0x30
 800b590:	d0a5      	beq.n	800b4de <_strtol_l.constprop.0+0x46>
 800b592:	230a      	movs	r3, #10
 800b594:	e7ab      	b.n	800b4ee <_strtol_l.constprop.0+0x56>
 800b596:	bf00      	nop
 800b598:	0800e881 	.word	0x0800e881

0800b59c <_strtol_r>:
 800b59c:	f7ff bf7c 	b.w	800b498 <_strtol_l.constprop.0>

0800b5a0 <__swbuf_r>:
 800b5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a2:	460e      	mov	r6, r1
 800b5a4:	4614      	mov	r4, r2
 800b5a6:	4605      	mov	r5, r0
 800b5a8:	b118      	cbz	r0, 800b5b2 <__swbuf_r+0x12>
 800b5aa:	6983      	ldr	r3, [r0, #24]
 800b5ac:	b90b      	cbnz	r3, 800b5b2 <__swbuf_r+0x12>
 800b5ae:	f001 f84b 	bl	800c648 <__sinit>
 800b5b2:	4b21      	ldr	r3, [pc, #132]	; (800b638 <__swbuf_r+0x98>)
 800b5b4:	429c      	cmp	r4, r3
 800b5b6:	d12b      	bne.n	800b610 <__swbuf_r+0x70>
 800b5b8:	686c      	ldr	r4, [r5, #4]
 800b5ba:	69a3      	ldr	r3, [r4, #24]
 800b5bc:	60a3      	str	r3, [r4, #8]
 800b5be:	89a3      	ldrh	r3, [r4, #12]
 800b5c0:	071a      	lsls	r2, r3, #28
 800b5c2:	d52f      	bpl.n	800b624 <__swbuf_r+0x84>
 800b5c4:	6923      	ldr	r3, [r4, #16]
 800b5c6:	b36b      	cbz	r3, 800b624 <__swbuf_r+0x84>
 800b5c8:	6923      	ldr	r3, [r4, #16]
 800b5ca:	6820      	ldr	r0, [r4, #0]
 800b5cc:	1ac0      	subs	r0, r0, r3
 800b5ce:	6963      	ldr	r3, [r4, #20]
 800b5d0:	b2f6      	uxtb	r6, r6
 800b5d2:	4283      	cmp	r3, r0
 800b5d4:	4637      	mov	r7, r6
 800b5d6:	dc04      	bgt.n	800b5e2 <__swbuf_r+0x42>
 800b5d8:	4621      	mov	r1, r4
 800b5da:	4628      	mov	r0, r5
 800b5dc:	f000 ffa0 	bl	800c520 <_fflush_r>
 800b5e0:	bb30      	cbnz	r0, 800b630 <__swbuf_r+0x90>
 800b5e2:	68a3      	ldr	r3, [r4, #8]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	60a3      	str	r3, [r4, #8]
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	1c5a      	adds	r2, r3, #1
 800b5ec:	6022      	str	r2, [r4, #0]
 800b5ee:	701e      	strb	r6, [r3, #0]
 800b5f0:	6963      	ldr	r3, [r4, #20]
 800b5f2:	3001      	adds	r0, #1
 800b5f4:	4283      	cmp	r3, r0
 800b5f6:	d004      	beq.n	800b602 <__swbuf_r+0x62>
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	07db      	lsls	r3, r3, #31
 800b5fc:	d506      	bpl.n	800b60c <__swbuf_r+0x6c>
 800b5fe:	2e0a      	cmp	r6, #10
 800b600:	d104      	bne.n	800b60c <__swbuf_r+0x6c>
 800b602:	4621      	mov	r1, r4
 800b604:	4628      	mov	r0, r5
 800b606:	f000 ff8b 	bl	800c520 <_fflush_r>
 800b60a:	b988      	cbnz	r0, 800b630 <__swbuf_r+0x90>
 800b60c:	4638      	mov	r0, r7
 800b60e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b610:	4b0a      	ldr	r3, [pc, #40]	; (800b63c <__swbuf_r+0x9c>)
 800b612:	429c      	cmp	r4, r3
 800b614:	d101      	bne.n	800b61a <__swbuf_r+0x7a>
 800b616:	68ac      	ldr	r4, [r5, #8]
 800b618:	e7cf      	b.n	800b5ba <__swbuf_r+0x1a>
 800b61a:	4b09      	ldr	r3, [pc, #36]	; (800b640 <__swbuf_r+0xa0>)
 800b61c:	429c      	cmp	r4, r3
 800b61e:	bf08      	it	eq
 800b620:	68ec      	ldreq	r4, [r5, #12]
 800b622:	e7ca      	b.n	800b5ba <__swbuf_r+0x1a>
 800b624:	4621      	mov	r1, r4
 800b626:	4628      	mov	r0, r5
 800b628:	f000 f80c 	bl	800b644 <__swsetup_r>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d0cb      	beq.n	800b5c8 <__swbuf_r+0x28>
 800b630:	f04f 37ff 	mov.w	r7, #4294967295
 800b634:	e7ea      	b.n	800b60c <__swbuf_r+0x6c>
 800b636:	bf00      	nop
 800b638:	0800ea34 	.word	0x0800ea34
 800b63c:	0800ea54 	.word	0x0800ea54
 800b640:	0800ea14 	.word	0x0800ea14

0800b644 <__swsetup_r>:
 800b644:	4b32      	ldr	r3, [pc, #200]	; (800b710 <__swsetup_r+0xcc>)
 800b646:	b570      	push	{r4, r5, r6, lr}
 800b648:	681d      	ldr	r5, [r3, #0]
 800b64a:	4606      	mov	r6, r0
 800b64c:	460c      	mov	r4, r1
 800b64e:	b125      	cbz	r5, 800b65a <__swsetup_r+0x16>
 800b650:	69ab      	ldr	r3, [r5, #24]
 800b652:	b913      	cbnz	r3, 800b65a <__swsetup_r+0x16>
 800b654:	4628      	mov	r0, r5
 800b656:	f000 fff7 	bl	800c648 <__sinit>
 800b65a:	4b2e      	ldr	r3, [pc, #184]	; (800b714 <__swsetup_r+0xd0>)
 800b65c:	429c      	cmp	r4, r3
 800b65e:	d10f      	bne.n	800b680 <__swsetup_r+0x3c>
 800b660:	686c      	ldr	r4, [r5, #4]
 800b662:	89a3      	ldrh	r3, [r4, #12]
 800b664:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b668:	0719      	lsls	r1, r3, #28
 800b66a:	d42c      	bmi.n	800b6c6 <__swsetup_r+0x82>
 800b66c:	06dd      	lsls	r5, r3, #27
 800b66e:	d411      	bmi.n	800b694 <__swsetup_r+0x50>
 800b670:	2309      	movs	r3, #9
 800b672:	6033      	str	r3, [r6, #0]
 800b674:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b678:	81a3      	strh	r3, [r4, #12]
 800b67a:	f04f 30ff 	mov.w	r0, #4294967295
 800b67e:	e03e      	b.n	800b6fe <__swsetup_r+0xba>
 800b680:	4b25      	ldr	r3, [pc, #148]	; (800b718 <__swsetup_r+0xd4>)
 800b682:	429c      	cmp	r4, r3
 800b684:	d101      	bne.n	800b68a <__swsetup_r+0x46>
 800b686:	68ac      	ldr	r4, [r5, #8]
 800b688:	e7eb      	b.n	800b662 <__swsetup_r+0x1e>
 800b68a:	4b24      	ldr	r3, [pc, #144]	; (800b71c <__swsetup_r+0xd8>)
 800b68c:	429c      	cmp	r4, r3
 800b68e:	bf08      	it	eq
 800b690:	68ec      	ldreq	r4, [r5, #12]
 800b692:	e7e6      	b.n	800b662 <__swsetup_r+0x1e>
 800b694:	0758      	lsls	r0, r3, #29
 800b696:	d512      	bpl.n	800b6be <__swsetup_r+0x7a>
 800b698:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b69a:	b141      	cbz	r1, 800b6ae <__swsetup_r+0x6a>
 800b69c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6a0:	4299      	cmp	r1, r3
 800b6a2:	d002      	beq.n	800b6aa <__swsetup_r+0x66>
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	f7fe f84d 	bl	8009744 <_free_r>
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	6363      	str	r3, [r4, #52]	; 0x34
 800b6ae:	89a3      	ldrh	r3, [r4, #12]
 800b6b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6b4:	81a3      	strh	r3, [r4, #12]
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	6063      	str	r3, [r4, #4]
 800b6ba:	6923      	ldr	r3, [r4, #16]
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	89a3      	ldrh	r3, [r4, #12]
 800b6c0:	f043 0308 	orr.w	r3, r3, #8
 800b6c4:	81a3      	strh	r3, [r4, #12]
 800b6c6:	6923      	ldr	r3, [r4, #16]
 800b6c8:	b94b      	cbnz	r3, 800b6de <__swsetup_r+0x9a>
 800b6ca:	89a3      	ldrh	r3, [r4, #12]
 800b6cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b6d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6d4:	d003      	beq.n	800b6de <__swsetup_r+0x9a>
 800b6d6:	4621      	mov	r1, r4
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f001 fbed 	bl	800ceb8 <__smakebuf_r>
 800b6de:	89a0      	ldrh	r0, [r4, #12]
 800b6e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6e4:	f010 0301 	ands.w	r3, r0, #1
 800b6e8:	d00a      	beq.n	800b700 <__swsetup_r+0xbc>
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	60a3      	str	r3, [r4, #8]
 800b6ee:	6963      	ldr	r3, [r4, #20]
 800b6f0:	425b      	negs	r3, r3
 800b6f2:	61a3      	str	r3, [r4, #24]
 800b6f4:	6923      	ldr	r3, [r4, #16]
 800b6f6:	b943      	cbnz	r3, 800b70a <__swsetup_r+0xc6>
 800b6f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b6fc:	d1ba      	bne.n	800b674 <__swsetup_r+0x30>
 800b6fe:	bd70      	pop	{r4, r5, r6, pc}
 800b700:	0781      	lsls	r1, r0, #30
 800b702:	bf58      	it	pl
 800b704:	6963      	ldrpl	r3, [r4, #20]
 800b706:	60a3      	str	r3, [r4, #8]
 800b708:	e7f4      	b.n	800b6f4 <__swsetup_r+0xb0>
 800b70a:	2000      	movs	r0, #0
 800b70c:	e7f7      	b.n	800b6fe <__swsetup_r+0xba>
 800b70e:	bf00      	nop
 800b710:	2000004c 	.word	0x2000004c
 800b714:	0800ea34 	.word	0x0800ea34
 800b718:	0800ea54 	.word	0x0800ea54
 800b71c:	0800ea14 	.word	0x0800ea14

0800b720 <quorem>:
 800b720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b724:	6903      	ldr	r3, [r0, #16]
 800b726:	690c      	ldr	r4, [r1, #16]
 800b728:	42a3      	cmp	r3, r4
 800b72a:	4607      	mov	r7, r0
 800b72c:	f2c0 8081 	blt.w	800b832 <quorem+0x112>
 800b730:	3c01      	subs	r4, #1
 800b732:	f101 0814 	add.w	r8, r1, #20
 800b736:	f100 0514 	add.w	r5, r0, #20
 800b73a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b73e:	9301      	str	r3, [sp, #4]
 800b740:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b744:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b748:	3301      	adds	r3, #1
 800b74a:	429a      	cmp	r2, r3
 800b74c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b750:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b754:	fbb2 f6f3 	udiv	r6, r2, r3
 800b758:	d331      	bcc.n	800b7be <quorem+0x9e>
 800b75a:	f04f 0e00 	mov.w	lr, #0
 800b75e:	4640      	mov	r0, r8
 800b760:	46ac      	mov	ip, r5
 800b762:	46f2      	mov	sl, lr
 800b764:	f850 2b04 	ldr.w	r2, [r0], #4
 800b768:	b293      	uxth	r3, r2
 800b76a:	fb06 e303 	mla	r3, r6, r3, lr
 800b76e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b772:	b29b      	uxth	r3, r3
 800b774:	ebaa 0303 	sub.w	r3, sl, r3
 800b778:	f8dc a000 	ldr.w	sl, [ip]
 800b77c:	0c12      	lsrs	r2, r2, #16
 800b77e:	fa13 f38a 	uxtah	r3, r3, sl
 800b782:	fb06 e202 	mla	r2, r6, r2, lr
 800b786:	9300      	str	r3, [sp, #0]
 800b788:	9b00      	ldr	r3, [sp, #0]
 800b78a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b78e:	b292      	uxth	r2, r2
 800b790:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b794:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b798:	f8bd 3000 	ldrh.w	r3, [sp]
 800b79c:	4581      	cmp	r9, r0
 800b79e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7a2:	f84c 3b04 	str.w	r3, [ip], #4
 800b7a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b7aa:	d2db      	bcs.n	800b764 <quorem+0x44>
 800b7ac:	f855 300b 	ldr.w	r3, [r5, fp]
 800b7b0:	b92b      	cbnz	r3, 800b7be <quorem+0x9e>
 800b7b2:	9b01      	ldr	r3, [sp, #4]
 800b7b4:	3b04      	subs	r3, #4
 800b7b6:	429d      	cmp	r5, r3
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	d32e      	bcc.n	800b81a <quorem+0xfa>
 800b7bc:	613c      	str	r4, [r7, #16]
 800b7be:	4638      	mov	r0, r7
 800b7c0:	f001 fea4 	bl	800d50c <__mcmp>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	db24      	blt.n	800b812 <quorem+0xf2>
 800b7c8:	3601      	adds	r6, #1
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	f04f 0c00 	mov.w	ip, #0
 800b7d0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7d4:	f8d0 e000 	ldr.w	lr, [r0]
 800b7d8:	b293      	uxth	r3, r2
 800b7da:	ebac 0303 	sub.w	r3, ip, r3
 800b7de:	0c12      	lsrs	r2, r2, #16
 800b7e0:	fa13 f38e 	uxtah	r3, r3, lr
 800b7e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b7e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7f2:	45c1      	cmp	r9, r8
 800b7f4:	f840 3b04 	str.w	r3, [r0], #4
 800b7f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b7fc:	d2e8      	bcs.n	800b7d0 <quorem+0xb0>
 800b7fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b802:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b806:	b922      	cbnz	r2, 800b812 <quorem+0xf2>
 800b808:	3b04      	subs	r3, #4
 800b80a:	429d      	cmp	r5, r3
 800b80c:	461a      	mov	r2, r3
 800b80e:	d30a      	bcc.n	800b826 <quorem+0x106>
 800b810:	613c      	str	r4, [r7, #16]
 800b812:	4630      	mov	r0, r6
 800b814:	b003      	add	sp, #12
 800b816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b81a:	6812      	ldr	r2, [r2, #0]
 800b81c:	3b04      	subs	r3, #4
 800b81e:	2a00      	cmp	r2, #0
 800b820:	d1cc      	bne.n	800b7bc <quorem+0x9c>
 800b822:	3c01      	subs	r4, #1
 800b824:	e7c7      	b.n	800b7b6 <quorem+0x96>
 800b826:	6812      	ldr	r2, [r2, #0]
 800b828:	3b04      	subs	r3, #4
 800b82a:	2a00      	cmp	r2, #0
 800b82c:	d1f0      	bne.n	800b810 <quorem+0xf0>
 800b82e:	3c01      	subs	r4, #1
 800b830:	e7eb      	b.n	800b80a <quorem+0xea>
 800b832:	2000      	movs	r0, #0
 800b834:	e7ee      	b.n	800b814 <quorem+0xf4>
	...

0800b838 <_dtoa_r>:
 800b838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b83c:	ed2d 8b04 	vpush	{d8-d9}
 800b840:	ec57 6b10 	vmov	r6, r7, d0
 800b844:	b093      	sub	sp, #76	; 0x4c
 800b846:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b848:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b84c:	9106      	str	r1, [sp, #24]
 800b84e:	ee10 aa10 	vmov	sl, s0
 800b852:	4604      	mov	r4, r0
 800b854:	9209      	str	r2, [sp, #36]	; 0x24
 800b856:	930c      	str	r3, [sp, #48]	; 0x30
 800b858:	46bb      	mov	fp, r7
 800b85a:	b975      	cbnz	r5, 800b87a <_dtoa_r+0x42>
 800b85c:	2010      	movs	r0, #16
 800b85e:	f7fd ff4b 	bl	80096f8 <malloc>
 800b862:	4602      	mov	r2, r0
 800b864:	6260      	str	r0, [r4, #36]	; 0x24
 800b866:	b920      	cbnz	r0, 800b872 <_dtoa_r+0x3a>
 800b868:	4ba7      	ldr	r3, [pc, #668]	; (800bb08 <_dtoa_r+0x2d0>)
 800b86a:	21ea      	movs	r1, #234	; 0xea
 800b86c:	48a7      	ldr	r0, [pc, #668]	; (800bb0c <_dtoa_r+0x2d4>)
 800b86e:	f002 fb8d 	bl	800df8c <__assert_func>
 800b872:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b876:	6005      	str	r5, [r0, #0]
 800b878:	60c5      	str	r5, [r0, #12]
 800b87a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b87c:	6819      	ldr	r1, [r3, #0]
 800b87e:	b151      	cbz	r1, 800b896 <_dtoa_r+0x5e>
 800b880:	685a      	ldr	r2, [r3, #4]
 800b882:	604a      	str	r2, [r1, #4]
 800b884:	2301      	movs	r3, #1
 800b886:	4093      	lsls	r3, r2
 800b888:	608b      	str	r3, [r1, #8]
 800b88a:	4620      	mov	r0, r4
 800b88c:	f001 fbb2 	bl	800cff4 <_Bfree>
 800b890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b892:	2200      	movs	r2, #0
 800b894:	601a      	str	r2, [r3, #0]
 800b896:	1e3b      	subs	r3, r7, #0
 800b898:	bfaa      	itet	ge
 800b89a:	2300      	movge	r3, #0
 800b89c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b8a0:	f8c8 3000 	strge.w	r3, [r8]
 800b8a4:	4b9a      	ldr	r3, [pc, #616]	; (800bb10 <_dtoa_r+0x2d8>)
 800b8a6:	bfbc      	itt	lt
 800b8a8:	2201      	movlt	r2, #1
 800b8aa:	f8c8 2000 	strlt.w	r2, [r8]
 800b8ae:	ea33 030b 	bics.w	r3, r3, fp
 800b8b2:	d11b      	bne.n	800b8ec <_dtoa_r+0xb4>
 800b8b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800b8ba:	6013      	str	r3, [r2, #0]
 800b8bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b8c0:	4333      	orrs	r3, r6
 800b8c2:	f000 8592 	beq.w	800c3ea <_dtoa_r+0xbb2>
 800b8c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b8c8:	b963      	cbnz	r3, 800b8e4 <_dtoa_r+0xac>
 800b8ca:	4b92      	ldr	r3, [pc, #584]	; (800bb14 <_dtoa_r+0x2dc>)
 800b8cc:	e022      	b.n	800b914 <_dtoa_r+0xdc>
 800b8ce:	4b92      	ldr	r3, [pc, #584]	; (800bb18 <_dtoa_r+0x2e0>)
 800b8d0:	9301      	str	r3, [sp, #4]
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b8d6:	6013      	str	r3, [r2, #0]
 800b8d8:	9801      	ldr	r0, [sp, #4]
 800b8da:	b013      	add	sp, #76	; 0x4c
 800b8dc:	ecbd 8b04 	vpop	{d8-d9}
 800b8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e4:	4b8b      	ldr	r3, [pc, #556]	; (800bb14 <_dtoa_r+0x2dc>)
 800b8e6:	9301      	str	r3, [sp, #4]
 800b8e8:	3303      	adds	r3, #3
 800b8ea:	e7f3      	b.n	800b8d4 <_dtoa_r+0x9c>
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	4650      	mov	r0, sl
 800b8f2:	4659      	mov	r1, fp
 800b8f4:	f7f5 f8c0 	bl	8000a78 <__aeabi_dcmpeq>
 800b8f8:	ec4b ab19 	vmov	d9, sl, fp
 800b8fc:	4680      	mov	r8, r0
 800b8fe:	b158      	cbz	r0, 800b918 <_dtoa_r+0xe0>
 800b900:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b902:	2301      	movs	r3, #1
 800b904:	6013      	str	r3, [r2, #0]
 800b906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f000 856b 	beq.w	800c3e4 <_dtoa_r+0xbac>
 800b90e:	4883      	ldr	r0, [pc, #524]	; (800bb1c <_dtoa_r+0x2e4>)
 800b910:	6018      	str	r0, [r3, #0]
 800b912:	1e43      	subs	r3, r0, #1
 800b914:	9301      	str	r3, [sp, #4]
 800b916:	e7df      	b.n	800b8d8 <_dtoa_r+0xa0>
 800b918:	ec4b ab10 	vmov	d0, sl, fp
 800b91c:	aa10      	add	r2, sp, #64	; 0x40
 800b91e:	a911      	add	r1, sp, #68	; 0x44
 800b920:	4620      	mov	r0, r4
 800b922:	f001 ff15 	bl	800d750 <__d2b>
 800b926:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b92a:	ee08 0a10 	vmov	s16, r0
 800b92e:	2d00      	cmp	r5, #0
 800b930:	f000 8084 	beq.w	800ba3c <_dtoa_r+0x204>
 800b934:	ee19 3a90 	vmov	r3, s19
 800b938:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b93c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b940:	4656      	mov	r6, sl
 800b942:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b946:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b94a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b94e:	4b74      	ldr	r3, [pc, #464]	; (800bb20 <_dtoa_r+0x2e8>)
 800b950:	2200      	movs	r2, #0
 800b952:	4630      	mov	r0, r6
 800b954:	4639      	mov	r1, r7
 800b956:	f7f4 fc6f 	bl	8000238 <__aeabi_dsub>
 800b95a:	a365      	add	r3, pc, #404	; (adr r3, 800baf0 <_dtoa_r+0x2b8>)
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	f7f4 fe22 	bl	80005a8 <__aeabi_dmul>
 800b964:	a364      	add	r3, pc, #400	; (adr r3, 800baf8 <_dtoa_r+0x2c0>)
 800b966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96a:	f7f4 fc67 	bl	800023c <__adddf3>
 800b96e:	4606      	mov	r6, r0
 800b970:	4628      	mov	r0, r5
 800b972:	460f      	mov	r7, r1
 800b974:	f7f4 fdae 	bl	80004d4 <__aeabi_i2d>
 800b978:	a361      	add	r3, pc, #388	; (adr r3, 800bb00 <_dtoa_r+0x2c8>)
 800b97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97e:	f7f4 fe13 	bl	80005a8 <__aeabi_dmul>
 800b982:	4602      	mov	r2, r0
 800b984:	460b      	mov	r3, r1
 800b986:	4630      	mov	r0, r6
 800b988:	4639      	mov	r1, r7
 800b98a:	f7f4 fc57 	bl	800023c <__adddf3>
 800b98e:	4606      	mov	r6, r0
 800b990:	460f      	mov	r7, r1
 800b992:	f7f5 f8b9 	bl	8000b08 <__aeabi_d2iz>
 800b996:	2200      	movs	r2, #0
 800b998:	9000      	str	r0, [sp, #0]
 800b99a:	2300      	movs	r3, #0
 800b99c:	4630      	mov	r0, r6
 800b99e:	4639      	mov	r1, r7
 800b9a0:	f7f5 f874 	bl	8000a8c <__aeabi_dcmplt>
 800b9a4:	b150      	cbz	r0, 800b9bc <_dtoa_r+0x184>
 800b9a6:	9800      	ldr	r0, [sp, #0]
 800b9a8:	f7f4 fd94 	bl	80004d4 <__aeabi_i2d>
 800b9ac:	4632      	mov	r2, r6
 800b9ae:	463b      	mov	r3, r7
 800b9b0:	f7f5 f862 	bl	8000a78 <__aeabi_dcmpeq>
 800b9b4:	b910      	cbnz	r0, 800b9bc <_dtoa_r+0x184>
 800b9b6:	9b00      	ldr	r3, [sp, #0]
 800b9b8:	3b01      	subs	r3, #1
 800b9ba:	9300      	str	r3, [sp, #0]
 800b9bc:	9b00      	ldr	r3, [sp, #0]
 800b9be:	2b16      	cmp	r3, #22
 800b9c0:	d85a      	bhi.n	800ba78 <_dtoa_r+0x240>
 800b9c2:	9a00      	ldr	r2, [sp, #0]
 800b9c4:	4b57      	ldr	r3, [pc, #348]	; (800bb24 <_dtoa_r+0x2ec>)
 800b9c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ce:	ec51 0b19 	vmov	r0, r1, d9
 800b9d2:	f7f5 f85b 	bl	8000a8c <__aeabi_dcmplt>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	d050      	beq.n	800ba7c <_dtoa_r+0x244>
 800b9da:	9b00      	ldr	r3, [sp, #0]
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	9300      	str	r3, [sp, #0]
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9e6:	1b5d      	subs	r5, r3, r5
 800b9e8:	1e6b      	subs	r3, r5, #1
 800b9ea:	9305      	str	r3, [sp, #20]
 800b9ec:	bf45      	ittet	mi
 800b9ee:	f1c5 0301 	rsbmi	r3, r5, #1
 800b9f2:	9304      	strmi	r3, [sp, #16]
 800b9f4:	2300      	movpl	r3, #0
 800b9f6:	2300      	movmi	r3, #0
 800b9f8:	bf4c      	ite	mi
 800b9fa:	9305      	strmi	r3, [sp, #20]
 800b9fc:	9304      	strpl	r3, [sp, #16]
 800b9fe:	9b00      	ldr	r3, [sp, #0]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	db3d      	blt.n	800ba80 <_dtoa_r+0x248>
 800ba04:	9b05      	ldr	r3, [sp, #20]
 800ba06:	9a00      	ldr	r2, [sp, #0]
 800ba08:	920a      	str	r2, [sp, #40]	; 0x28
 800ba0a:	4413      	add	r3, r2
 800ba0c:	9305      	str	r3, [sp, #20]
 800ba0e:	2300      	movs	r3, #0
 800ba10:	9307      	str	r3, [sp, #28]
 800ba12:	9b06      	ldr	r3, [sp, #24]
 800ba14:	2b09      	cmp	r3, #9
 800ba16:	f200 8089 	bhi.w	800bb2c <_dtoa_r+0x2f4>
 800ba1a:	2b05      	cmp	r3, #5
 800ba1c:	bfc4      	itt	gt
 800ba1e:	3b04      	subgt	r3, #4
 800ba20:	9306      	strgt	r3, [sp, #24]
 800ba22:	9b06      	ldr	r3, [sp, #24]
 800ba24:	f1a3 0302 	sub.w	r3, r3, #2
 800ba28:	bfcc      	ite	gt
 800ba2a:	2500      	movgt	r5, #0
 800ba2c:	2501      	movle	r5, #1
 800ba2e:	2b03      	cmp	r3, #3
 800ba30:	f200 8087 	bhi.w	800bb42 <_dtoa_r+0x30a>
 800ba34:	e8df f003 	tbb	[pc, r3]
 800ba38:	59383a2d 	.word	0x59383a2d
 800ba3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ba40:	441d      	add	r5, r3
 800ba42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ba46:	2b20      	cmp	r3, #32
 800ba48:	bfc1      	itttt	gt
 800ba4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ba4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ba52:	fa0b f303 	lslgt.w	r3, fp, r3
 800ba56:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ba5a:	bfda      	itte	le
 800ba5c:	f1c3 0320 	rsble	r3, r3, #32
 800ba60:	fa06 f003 	lslle.w	r0, r6, r3
 800ba64:	4318      	orrgt	r0, r3
 800ba66:	f7f4 fd25 	bl	80004b4 <__aeabi_ui2d>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	4606      	mov	r6, r0
 800ba6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ba72:	3d01      	subs	r5, #1
 800ba74:	930e      	str	r3, [sp, #56]	; 0x38
 800ba76:	e76a      	b.n	800b94e <_dtoa_r+0x116>
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e7b2      	b.n	800b9e2 <_dtoa_r+0x1aa>
 800ba7c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba7e:	e7b1      	b.n	800b9e4 <_dtoa_r+0x1ac>
 800ba80:	9b04      	ldr	r3, [sp, #16]
 800ba82:	9a00      	ldr	r2, [sp, #0]
 800ba84:	1a9b      	subs	r3, r3, r2
 800ba86:	9304      	str	r3, [sp, #16]
 800ba88:	4253      	negs	r3, r2
 800ba8a:	9307      	str	r3, [sp, #28]
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ba90:	e7bf      	b.n	800ba12 <_dtoa_r+0x1da>
 800ba92:	2300      	movs	r3, #0
 800ba94:	9308      	str	r3, [sp, #32]
 800ba96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	dc55      	bgt.n	800bb48 <_dtoa_r+0x310>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800baa2:	461a      	mov	r2, r3
 800baa4:	9209      	str	r2, [sp, #36]	; 0x24
 800baa6:	e00c      	b.n	800bac2 <_dtoa_r+0x28a>
 800baa8:	2301      	movs	r3, #1
 800baaa:	e7f3      	b.n	800ba94 <_dtoa_r+0x25c>
 800baac:	2300      	movs	r3, #0
 800baae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bab0:	9308      	str	r3, [sp, #32]
 800bab2:	9b00      	ldr	r3, [sp, #0]
 800bab4:	4413      	add	r3, r2
 800bab6:	9302      	str	r3, [sp, #8]
 800bab8:	3301      	adds	r3, #1
 800baba:	2b01      	cmp	r3, #1
 800babc:	9303      	str	r3, [sp, #12]
 800babe:	bfb8      	it	lt
 800bac0:	2301      	movlt	r3, #1
 800bac2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bac4:	2200      	movs	r2, #0
 800bac6:	6042      	str	r2, [r0, #4]
 800bac8:	2204      	movs	r2, #4
 800baca:	f102 0614 	add.w	r6, r2, #20
 800bace:	429e      	cmp	r6, r3
 800bad0:	6841      	ldr	r1, [r0, #4]
 800bad2:	d93d      	bls.n	800bb50 <_dtoa_r+0x318>
 800bad4:	4620      	mov	r0, r4
 800bad6:	f001 fa4d 	bl	800cf74 <_Balloc>
 800bada:	9001      	str	r0, [sp, #4]
 800badc:	2800      	cmp	r0, #0
 800bade:	d13b      	bne.n	800bb58 <_dtoa_r+0x320>
 800bae0:	4b11      	ldr	r3, [pc, #68]	; (800bb28 <_dtoa_r+0x2f0>)
 800bae2:	4602      	mov	r2, r0
 800bae4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bae8:	e6c0      	b.n	800b86c <_dtoa_r+0x34>
 800baea:	2301      	movs	r3, #1
 800baec:	e7df      	b.n	800baae <_dtoa_r+0x276>
 800baee:	bf00      	nop
 800baf0:	636f4361 	.word	0x636f4361
 800baf4:	3fd287a7 	.word	0x3fd287a7
 800baf8:	8b60c8b3 	.word	0x8b60c8b3
 800bafc:	3fc68a28 	.word	0x3fc68a28
 800bb00:	509f79fb 	.word	0x509f79fb
 800bb04:	3fd34413 	.word	0x3fd34413
 800bb08:	0800e98e 	.word	0x0800e98e
 800bb0c:	0800e9a5 	.word	0x0800e9a5
 800bb10:	7ff00000 	.word	0x7ff00000
 800bb14:	0800e98a 	.word	0x0800e98a
 800bb18:	0800e981 	.word	0x0800e981
 800bb1c:	0800e801 	.word	0x0800e801
 800bb20:	3ff80000 	.word	0x3ff80000
 800bb24:	0800eb78 	.word	0x0800eb78
 800bb28:	0800ea00 	.word	0x0800ea00
 800bb2c:	2501      	movs	r5, #1
 800bb2e:	2300      	movs	r3, #0
 800bb30:	9306      	str	r3, [sp, #24]
 800bb32:	9508      	str	r5, [sp, #32]
 800bb34:	f04f 33ff 	mov.w	r3, #4294967295
 800bb38:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	2312      	movs	r3, #18
 800bb40:	e7b0      	b.n	800baa4 <_dtoa_r+0x26c>
 800bb42:	2301      	movs	r3, #1
 800bb44:	9308      	str	r3, [sp, #32]
 800bb46:	e7f5      	b.n	800bb34 <_dtoa_r+0x2fc>
 800bb48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bb4e:	e7b8      	b.n	800bac2 <_dtoa_r+0x28a>
 800bb50:	3101      	adds	r1, #1
 800bb52:	6041      	str	r1, [r0, #4]
 800bb54:	0052      	lsls	r2, r2, #1
 800bb56:	e7b8      	b.n	800baca <_dtoa_r+0x292>
 800bb58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb5a:	9a01      	ldr	r2, [sp, #4]
 800bb5c:	601a      	str	r2, [r3, #0]
 800bb5e:	9b03      	ldr	r3, [sp, #12]
 800bb60:	2b0e      	cmp	r3, #14
 800bb62:	f200 809d 	bhi.w	800bca0 <_dtoa_r+0x468>
 800bb66:	2d00      	cmp	r5, #0
 800bb68:	f000 809a 	beq.w	800bca0 <_dtoa_r+0x468>
 800bb6c:	9b00      	ldr	r3, [sp, #0]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	dd32      	ble.n	800bbd8 <_dtoa_r+0x3a0>
 800bb72:	4ab7      	ldr	r2, [pc, #732]	; (800be50 <_dtoa_r+0x618>)
 800bb74:	f003 030f 	and.w	r3, r3, #15
 800bb78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bb7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb80:	9b00      	ldr	r3, [sp, #0]
 800bb82:	05d8      	lsls	r0, r3, #23
 800bb84:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bb88:	d516      	bpl.n	800bbb8 <_dtoa_r+0x380>
 800bb8a:	4bb2      	ldr	r3, [pc, #712]	; (800be54 <_dtoa_r+0x61c>)
 800bb8c:	ec51 0b19 	vmov	r0, r1, d9
 800bb90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb94:	f7f4 fe32 	bl	80007fc <__aeabi_ddiv>
 800bb98:	f007 070f 	and.w	r7, r7, #15
 800bb9c:	4682      	mov	sl, r0
 800bb9e:	468b      	mov	fp, r1
 800bba0:	2503      	movs	r5, #3
 800bba2:	4eac      	ldr	r6, [pc, #688]	; (800be54 <_dtoa_r+0x61c>)
 800bba4:	b957      	cbnz	r7, 800bbbc <_dtoa_r+0x384>
 800bba6:	4642      	mov	r2, r8
 800bba8:	464b      	mov	r3, r9
 800bbaa:	4650      	mov	r0, sl
 800bbac:	4659      	mov	r1, fp
 800bbae:	f7f4 fe25 	bl	80007fc <__aeabi_ddiv>
 800bbb2:	4682      	mov	sl, r0
 800bbb4:	468b      	mov	fp, r1
 800bbb6:	e028      	b.n	800bc0a <_dtoa_r+0x3d2>
 800bbb8:	2502      	movs	r5, #2
 800bbba:	e7f2      	b.n	800bba2 <_dtoa_r+0x36a>
 800bbbc:	07f9      	lsls	r1, r7, #31
 800bbbe:	d508      	bpl.n	800bbd2 <_dtoa_r+0x39a>
 800bbc0:	4640      	mov	r0, r8
 800bbc2:	4649      	mov	r1, r9
 800bbc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bbc8:	f7f4 fcee 	bl	80005a8 <__aeabi_dmul>
 800bbcc:	3501      	adds	r5, #1
 800bbce:	4680      	mov	r8, r0
 800bbd0:	4689      	mov	r9, r1
 800bbd2:	107f      	asrs	r7, r7, #1
 800bbd4:	3608      	adds	r6, #8
 800bbd6:	e7e5      	b.n	800bba4 <_dtoa_r+0x36c>
 800bbd8:	f000 809b 	beq.w	800bd12 <_dtoa_r+0x4da>
 800bbdc:	9b00      	ldr	r3, [sp, #0]
 800bbde:	4f9d      	ldr	r7, [pc, #628]	; (800be54 <_dtoa_r+0x61c>)
 800bbe0:	425e      	negs	r6, r3
 800bbe2:	4b9b      	ldr	r3, [pc, #620]	; (800be50 <_dtoa_r+0x618>)
 800bbe4:	f006 020f 	and.w	r2, r6, #15
 800bbe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	ec51 0b19 	vmov	r0, r1, d9
 800bbf4:	f7f4 fcd8 	bl	80005a8 <__aeabi_dmul>
 800bbf8:	1136      	asrs	r6, r6, #4
 800bbfa:	4682      	mov	sl, r0
 800bbfc:	468b      	mov	fp, r1
 800bbfe:	2300      	movs	r3, #0
 800bc00:	2502      	movs	r5, #2
 800bc02:	2e00      	cmp	r6, #0
 800bc04:	d17a      	bne.n	800bcfc <_dtoa_r+0x4c4>
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1d3      	bne.n	800bbb2 <_dtoa_r+0x37a>
 800bc0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	f000 8082 	beq.w	800bd16 <_dtoa_r+0x4de>
 800bc12:	4b91      	ldr	r3, [pc, #580]	; (800be58 <_dtoa_r+0x620>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	4650      	mov	r0, sl
 800bc18:	4659      	mov	r1, fp
 800bc1a:	f7f4 ff37 	bl	8000a8c <__aeabi_dcmplt>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	d079      	beq.n	800bd16 <_dtoa_r+0x4de>
 800bc22:	9b03      	ldr	r3, [sp, #12]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d076      	beq.n	800bd16 <_dtoa_r+0x4de>
 800bc28:	9b02      	ldr	r3, [sp, #8]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	dd36      	ble.n	800bc9c <_dtoa_r+0x464>
 800bc2e:	9b00      	ldr	r3, [sp, #0]
 800bc30:	4650      	mov	r0, sl
 800bc32:	4659      	mov	r1, fp
 800bc34:	1e5f      	subs	r7, r3, #1
 800bc36:	2200      	movs	r2, #0
 800bc38:	4b88      	ldr	r3, [pc, #544]	; (800be5c <_dtoa_r+0x624>)
 800bc3a:	f7f4 fcb5 	bl	80005a8 <__aeabi_dmul>
 800bc3e:	9e02      	ldr	r6, [sp, #8]
 800bc40:	4682      	mov	sl, r0
 800bc42:	468b      	mov	fp, r1
 800bc44:	3501      	adds	r5, #1
 800bc46:	4628      	mov	r0, r5
 800bc48:	f7f4 fc44 	bl	80004d4 <__aeabi_i2d>
 800bc4c:	4652      	mov	r2, sl
 800bc4e:	465b      	mov	r3, fp
 800bc50:	f7f4 fcaa 	bl	80005a8 <__aeabi_dmul>
 800bc54:	4b82      	ldr	r3, [pc, #520]	; (800be60 <_dtoa_r+0x628>)
 800bc56:	2200      	movs	r2, #0
 800bc58:	f7f4 faf0 	bl	800023c <__adddf3>
 800bc5c:	46d0      	mov	r8, sl
 800bc5e:	46d9      	mov	r9, fp
 800bc60:	4682      	mov	sl, r0
 800bc62:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bc66:	2e00      	cmp	r6, #0
 800bc68:	d158      	bne.n	800bd1c <_dtoa_r+0x4e4>
 800bc6a:	4b7e      	ldr	r3, [pc, #504]	; (800be64 <_dtoa_r+0x62c>)
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	4640      	mov	r0, r8
 800bc70:	4649      	mov	r1, r9
 800bc72:	f7f4 fae1 	bl	8000238 <__aeabi_dsub>
 800bc76:	4652      	mov	r2, sl
 800bc78:	465b      	mov	r3, fp
 800bc7a:	4680      	mov	r8, r0
 800bc7c:	4689      	mov	r9, r1
 800bc7e:	f7f4 ff23 	bl	8000ac8 <__aeabi_dcmpgt>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	f040 8295 	bne.w	800c1b2 <_dtoa_r+0x97a>
 800bc88:	4652      	mov	r2, sl
 800bc8a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bc8e:	4640      	mov	r0, r8
 800bc90:	4649      	mov	r1, r9
 800bc92:	f7f4 fefb 	bl	8000a8c <__aeabi_dcmplt>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	f040 8289 	bne.w	800c1ae <_dtoa_r+0x976>
 800bc9c:	ec5b ab19 	vmov	sl, fp, d9
 800bca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f2c0 8148 	blt.w	800bf38 <_dtoa_r+0x700>
 800bca8:	9a00      	ldr	r2, [sp, #0]
 800bcaa:	2a0e      	cmp	r2, #14
 800bcac:	f300 8144 	bgt.w	800bf38 <_dtoa_r+0x700>
 800bcb0:	4b67      	ldr	r3, [pc, #412]	; (800be50 <_dtoa_r+0x618>)
 800bcb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcb6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bcba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	f280 80d5 	bge.w	800be6c <_dtoa_r+0x634>
 800bcc2:	9b03      	ldr	r3, [sp, #12]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f300 80d1 	bgt.w	800be6c <_dtoa_r+0x634>
 800bcca:	f040 826f 	bne.w	800c1ac <_dtoa_r+0x974>
 800bcce:	4b65      	ldr	r3, [pc, #404]	; (800be64 <_dtoa_r+0x62c>)
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	4640      	mov	r0, r8
 800bcd4:	4649      	mov	r1, r9
 800bcd6:	f7f4 fc67 	bl	80005a8 <__aeabi_dmul>
 800bcda:	4652      	mov	r2, sl
 800bcdc:	465b      	mov	r3, fp
 800bcde:	f7f4 fee9 	bl	8000ab4 <__aeabi_dcmpge>
 800bce2:	9e03      	ldr	r6, [sp, #12]
 800bce4:	4637      	mov	r7, r6
 800bce6:	2800      	cmp	r0, #0
 800bce8:	f040 8245 	bne.w	800c176 <_dtoa_r+0x93e>
 800bcec:	9d01      	ldr	r5, [sp, #4]
 800bcee:	2331      	movs	r3, #49	; 0x31
 800bcf0:	f805 3b01 	strb.w	r3, [r5], #1
 800bcf4:	9b00      	ldr	r3, [sp, #0]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	9300      	str	r3, [sp, #0]
 800bcfa:	e240      	b.n	800c17e <_dtoa_r+0x946>
 800bcfc:	07f2      	lsls	r2, r6, #31
 800bcfe:	d505      	bpl.n	800bd0c <_dtoa_r+0x4d4>
 800bd00:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd04:	f7f4 fc50 	bl	80005a8 <__aeabi_dmul>
 800bd08:	3501      	adds	r5, #1
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	1076      	asrs	r6, r6, #1
 800bd0e:	3708      	adds	r7, #8
 800bd10:	e777      	b.n	800bc02 <_dtoa_r+0x3ca>
 800bd12:	2502      	movs	r5, #2
 800bd14:	e779      	b.n	800bc0a <_dtoa_r+0x3d2>
 800bd16:	9f00      	ldr	r7, [sp, #0]
 800bd18:	9e03      	ldr	r6, [sp, #12]
 800bd1a:	e794      	b.n	800bc46 <_dtoa_r+0x40e>
 800bd1c:	9901      	ldr	r1, [sp, #4]
 800bd1e:	4b4c      	ldr	r3, [pc, #304]	; (800be50 <_dtoa_r+0x618>)
 800bd20:	4431      	add	r1, r6
 800bd22:	910d      	str	r1, [sp, #52]	; 0x34
 800bd24:	9908      	ldr	r1, [sp, #32]
 800bd26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bd2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd2e:	2900      	cmp	r1, #0
 800bd30:	d043      	beq.n	800bdba <_dtoa_r+0x582>
 800bd32:	494d      	ldr	r1, [pc, #308]	; (800be68 <_dtoa_r+0x630>)
 800bd34:	2000      	movs	r0, #0
 800bd36:	f7f4 fd61 	bl	80007fc <__aeabi_ddiv>
 800bd3a:	4652      	mov	r2, sl
 800bd3c:	465b      	mov	r3, fp
 800bd3e:	f7f4 fa7b 	bl	8000238 <__aeabi_dsub>
 800bd42:	9d01      	ldr	r5, [sp, #4]
 800bd44:	4682      	mov	sl, r0
 800bd46:	468b      	mov	fp, r1
 800bd48:	4649      	mov	r1, r9
 800bd4a:	4640      	mov	r0, r8
 800bd4c:	f7f4 fedc 	bl	8000b08 <__aeabi_d2iz>
 800bd50:	4606      	mov	r6, r0
 800bd52:	f7f4 fbbf 	bl	80004d4 <__aeabi_i2d>
 800bd56:	4602      	mov	r2, r0
 800bd58:	460b      	mov	r3, r1
 800bd5a:	4640      	mov	r0, r8
 800bd5c:	4649      	mov	r1, r9
 800bd5e:	f7f4 fa6b 	bl	8000238 <__aeabi_dsub>
 800bd62:	3630      	adds	r6, #48	; 0x30
 800bd64:	f805 6b01 	strb.w	r6, [r5], #1
 800bd68:	4652      	mov	r2, sl
 800bd6a:	465b      	mov	r3, fp
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	4689      	mov	r9, r1
 800bd70:	f7f4 fe8c 	bl	8000a8c <__aeabi_dcmplt>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d163      	bne.n	800be40 <_dtoa_r+0x608>
 800bd78:	4642      	mov	r2, r8
 800bd7a:	464b      	mov	r3, r9
 800bd7c:	4936      	ldr	r1, [pc, #216]	; (800be58 <_dtoa_r+0x620>)
 800bd7e:	2000      	movs	r0, #0
 800bd80:	f7f4 fa5a 	bl	8000238 <__aeabi_dsub>
 800bd84:	4652      	mov	r2, sl
 800bd86:	465b      	mov	r3, fp
 800bd88:	f7f4 fe80 	bl	8000a8c <__aeabi_dcmplt>
 800bd8c:	2800      	cmp	r0, #0
 800bd8e:	f040 80b5 	bne.w	800befc <_dtoa_r+0x6c4>
 800bd92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd94:	429d      	cmp	r5, r3
 800bd96:	d081      	beq.n	800bc9c <_dtoa_r+0x464>
 800bd98:	4b30      	ldr	r3, [pc, #192]	; (800be5c <_dtoa_r+0x624>)
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	4650      	mov	r0, sl
 800bd9e:	4659      	mov	r1, fp
 800bda0:	f7f4 fc02 	bl	80005a8 <__aeabi_dmul>
 800bda4:	4b2d      	ldr	r3, [pc, #180]	; (800be5c <_dtoa_r+0x624>)
 800bda6:	4682      	mov	sl, r0
 800bda8:	468b      	mov	fp, r1
 800bdaa:	4640      	mov	r0, r8
 800bdac:	4649      	mov	r1, r9
 800bdae:	2200      	movs	r2, #0
 800bdb0:	f7f4 fbfa 	bl	80005a8 <__aeabi_dmul>
 800bdb4:	4680      	mov	r8, r0
 800bdb6:	4689      	mov	r9, r1
 800bdb8:	e7c6      	b.n	800bd48 <_dtoa_r+0x510>
 800bdba:	4650      	mov	r0, sl
 800bdbc:	4659      	mov	r1, fp
 800bdbe:	f7f4 fbf3 	bl	80005a8 <__aeabi_dmul>
 800bdc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdc4:	9d01      	ldr	r5, [sp, #4]
 800bdc6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdc8:	4682      	mov	sl, r0
 800bdca:	468b      	mov	fp, r1
 800bdcc:	4649      	mov	r1, r9
 800bdce:	4640      	mov	r0, r8
 800bdd0:	f7f4 fe9a 	bl	8000b08 <__aeabi_d2iz>
 800bdd4:	4606      	mov	r6, r0
 800bdd6:	f7f4 fb7d 	bl	80004d4 <__aeabi_i2d>
 800bdda:	3630      	adds	r6, #48	; 0x30
 800bddc:	4602      	mov	r2, r0
 800bdde:	460b      	mov	r3, r1
 800bde0:	4640      	mov	r0, r8
 800bde2:	4649      	mov	r1, r9
 800bde4:	f7f4 fa28 	bl	8000238 <__aeabi_dsub>
 800bde8:	f805 6b01 	strb.w	r6, [r5], #1
 800bdec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdee:	429d      	cmp	r5, r3
 800bdf0:	4680      	mov	r8, r0
 800bdf2:	4689      	mov	r9, r1
 800bdf4:	f04f 0200 	mov.w	r2, #0
 800bdf8:	d124      	bne.n	800be44 <_dtoa_r+0x60c>
 800bdfa:	4b1b      	ldr	r3, [pc, #108]	; (800be68 <_dtoa_r+0x630>)
 800bdfc:	4650      	mov	r0, sl
 800bdfe:	4659      	mov	r1, fp
 800be00:	f7f4 fa1c 	bl	800023c <__adddf3>
 800be04:	4602      	mov	r2, r0
 800be06:	460b      	mov	r3, r1
 800be08:	4640      	mov	r0, r8
 800be0a:	4649      	mov	r1, r9
 800be0c:	f7f4 fe5c 	bl	8000ac8 <__aeabi_dcmpgt>
 800be10:	2800      	cmp	r0, #0
 800be12:	d173      	bne.n	800befc <_dtoa_r+0x6c4>
 800be14:	4652      	mov	r2, sl
 800be16:	465b      	mov	r3, fp
 800be18:	4913      	ldr	r1, [pc, #76]	; (800be68 <_dtoa_r+0x630>)
 800be1a:	2000      	movs	r0, #0
 800be1c:	f7f4 fa0c 	bl	8000238 <__aeabi_dsub>
 800be20:	4602      	mov	r2, r0
 800be22:	460b      	mov	r3, r1
 800be24:	4640      	mov	r0, r8
 800be26:	4649      	mov	r1, r9
 800be28:	f7f4 fe30 	bl	8000a8c <__aeabi_dcmplt>
 800be2c:	2800      	cmp	r0, #0
 800be2e:	f43f af35 	beq.w	800bc9c <_dtoa_r+0x464>
 800be32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800be34:	1e6b      	subs	r3, r5, #1
 800be36:	930f      	str	r3, [sp, #60]	; 0x3c
 800be38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800be3c:	2b30      	cmp	r3, #48	; 0x30
 800be3e:	d0f8      	beq.n	800be32 <_dtoa_r+0x5fa>
 800be40:	9700      	str	r7, [sp, #0]
 800be42:	e049      	b.n	800bed8 <_dtoa_r+0x6a0>
 800be44:	4b05      	ldr	r3, [pc, #20]	; (800be5c <_dtoa_r+0x624>)
 800be46:	f7f4 fbaf 	bl	80005a8 <__aeabi_dmul>
 800be4a:	4680      	mov	r8, r0
 800be4c:	4689      	mov	r9, r1
 800be4e:	e7bd      	b.n	800bdcc <_dtoa_r+0x594>
 800be50:	0800eb78 	.word	0x0800eb78
 800be54:	0800eb50 	.word	0x0800eb50
 800be58:	3ff00000 	.word	0x3ff00000
 800be5c:	40240000 	.word	0x40240000
 800be60:	401c0000 	.word	0x401c0000
 800be64:	40140000 	.word	0x40140000
 800be68:	3fe00000 	.word	0x3fe00000
 800be6c:	9d01      	ldr	r5, [sp, #4]
 800be6e:	4656      	mov	r6, sl
 800be70:	465f      	mov	r7, fp
 800be72:	4642      	mov	r2, r8
 800be74:	464b      	mov	r3, r9
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	f7f4 fcbf 	bl	80007fc <__aeabi_ddiv>
 800be7e:	f7f4 fe43 	bl	8000b08 <__aeabi_d2iz>
 800be82:	4682      	mov	sl, r0
 800be84:	f7f4 fb26 	bl	80004d4 <__aeabi_i2d>
 800be88:	4642      	mov	r2, r8
 800be8a:	464b      	mov	r3, r9
 800be8c:	f7f4 fb8c 	bl	80005a8 <__aeabi_dmul>
 800be90:	4602      	mov	r2, r0
 800be92:	460b      	mov	r3, r1
 800be94:	4630      	mov	r0, r6
 800be96:	4639      	mov	r1, r7
 800be98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800be9c:	f7f4 f9cc 	bl	8000238 <__aeabi_dsub>
 800bea0:	f805 6b01 	strb.w	r6, [r5], #1
 800bea4:	9e01      	ldr	r6, [sp, #4]
 800bea6:	9f03      	ldr	r7, [sp, #12]
 800bea8:	1bae      	subs	r6, r5, r6
 800beaa:	42b7      	cmp	r7, r6
 800beac:	4602      	mov	r2, r0
 800beae:	460b      	mov	r3, r1
 800beb0:	d135      	bne.n	800bf1e <_dtoa_r+0x6e6>
 800beb2:	f7f4 f9c3 	bl	800023c <__adddf3>
 800beb6:	4642      	mov	r2, r8
 800beb8:	464b      	mov	r3, r9
 800beba:	4606      	mov	r6, r0
 800bebc:	460f      	mov	r7, r1
 800bebe:	f7f4 fe03 	bl	8000ac8 <__aeabi_dcmpgt>
 800bec2:	b9d0      	cbnz	r0, 800befa <_dtoa_r+0x6c2>
 800bec4:	4642      	mov	r2, r8
 800bec6:	464b      	mov	r3, r9
 800bec8:	4630      	mov	r0, r6
 800beca:	4639      	mov	r1, r7
 800becc:	f7f4 fdd4 	bl	8000a78 <__aeabi_dcmpeq>
 800bed0:	b110      	cbz	r0, 800bed8 <_dtoa_r+0x6a0>
 800bed2:	f01a 0f01 	tst.w	sl, #1
 800bed6:	d110      	bne.n	800befa <_dtoa_r+0x6c2>
 800bed8:	4620      	mov	r0, r4
 800beda:	ee18 1a10 	vmov	r1, s16
 800bede:	f001 f889 	bl	800cff4 <_Bfree>
 800bee2:	2300      	movs	r3, #0
 800bee4:	9800      	ldr	r0, [sp, #0]
 800bee6:	702b      	strb	r3, [r5, #0]
 800bee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800beea:	3001      	adds	r0, #1
 800beec:	6018      	str	r0, [r3, #0]
 800beee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	f43f acf1 	beq.w	800b8d8 <_dtoa_r+0xa0>
 800bef6:	601d      	str	r5, [r3, #0]
 800bef8:	e4ee      	b.n	800b8d8 <_dtoa_r+0xa0>
 800befa:	9f00      	ldr	r7, [sp, #0]
 800befc:	462b      	mov	r3, r5
 800befe:	461d      	mov	r5, r3
 800bf00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf04:	2a39      	cmp	r2, #57	; 0x39
 800bf06:	d106      	bne.n	800bf16 <_dtoa_r+0x6de>
 800bf08:	9a01      	ldr	r2, [sp, #4]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d1f7      	bne.n	800befe <_dtoa_r+0x6c6>
 800bf0e:	9901      	ldr	r1, [sp, #4]
 800bf10:	2230      	movs	r2, #48	; 0x30
 800bf12:	3701      	adds	r7, #1
 800bf14:	700a      	strb	r2, [r1, #0]
 800bf16:	781a      	ldrb	r2, [r3, #0]
 800bf18:	3201      	adds	r2, #1
 800bf1a:	701a      	strb	r2, [r3, #0]
 800bf1c:	e790      	b.n	800be40 <_dtoa_r+0x608>
 800bf1e:	4ba6      	ldr	r3, [pc, #664]	; (800c1b8 <_dtoa_r+0x980>)
 800bf20:	2200      	movs	r2, #0
 800bf22:	f7f4 fb41 	bl	80005a8 <__aeabi_dmul>
 800bf26:	2200      	movs	r2, #0
 800bf28:	2300      	movs	r3, #0
 800bf2a:	4606      	mov	r6, r0
 800bf2c:	460f      	mov	r7, r1
 800bf2e:	f7f4 fda3 	bl	8000a78 <__aeabi_dcmpeq>
 800bf32:	2800      	cmp	r0, #0
 800bf34:	d09d      	beq.n	800be72 <_dtoa_r+0x63a>
 800bf36:	e7cf      	b.n	800bed8 <_dtoa_r+0x6a0>
 800bf38:	9a08      	ldr	r2, [sp, #32]
 800bf3a:	2a00      	cmp	r2, #0
 800bf3c:	f000 80d7 	beq.w	800c0ee <_dtoa_r+0x8b6>
 800bf40:	9a06      	ldr	r2, [sp, #24]
 800bf42:	2a01      	cmp	r2, #1
 800bf44:	f300 80ba 	bgt.w	800c0bc <_dtoa_r+0x884>
 800bf48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf4a:	2a00      	cmp	r2, #0
 800bf4c:	f000 80b2 	beq.w	800c0b4 <_dtoa_r+0x87c>
 800bf50:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bf54:	9e07      	ldr	r6, [sp, #28]
 800bf56:	9d04      	ldr	r5, [sp, #16]
 800bf58:	9a04      	ldr	r2, [sp, #16]
 800bf5a:	441a      	add	r2, r3
 800bf5c:	9204      	str	r2, [sp, #16]
 800bf5e:	9a05      	ldr	r2, [sp, #20]
 800bf60:	2101      	movs	r1, #1
 800bf62:	441a      	add	r2, r3
 800bf64:	4620      	mov	r0, r4
 800bf66:	9205      	str	r2, [sp, #20]
 800bf68:	f001 f946 	bl	800d1f8 <__i2b>
 800bf6c:	4607      	mov	r7, r0
 800bf6e:	2d00      	cmp	r5, #0
 800bf70:	dd0c      	ble.n	800bf8c <_dtoa_r+0x754>
 800bf72:	9b05      	ldr	r3, [sp, #20]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	dd09      	ble.n	800bf8c <_dtoa_r+0x754>
 800bf78:	42ab      	cmp	r3, r5
 800bf7a:	9a04      	ldr	r2, [sp, #16]
 800bf7c:	bfa8      	it	ge
 800bf7e:	462b      	movge	r3, r5
 800bf80:	1ad2      	subs	r2, r2, r3
 800bf82:	9204      	str	r2, [sp, #16]
 800bf84:	9a05      	ldr	r2, [sp, #20]
 800bf86:	1aed      	subs	r5, r5, r3
 800bf88:	1ad3      	subs	r3, r2, r3
 800bf8a:	9305      	str	r3, [sp, #20]
 800bf8c:	9b07      	ldr	r3, [sp, #28]
 800bf8e:	b31b      	cbz	r3, 800bfd8 <_dtoa_r+0x7a0>
 800bf90:	9b08      	ldr	r3, [sp, #32]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	f000 80af 	beq.w	800c0f6 <_dtoa_r+0x8be>
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	dd13      	ble.n	800bfc4 <_dtoa_r+0x78c>
 800bf9c:	4639      	mov	r1, r7
 800bf9e:	4632      	mov	r2, r6
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	f001 f9e9 	bl	800d378 <__pow5mult>
 800bfa6:	ee18 2a10 	vmov	r2, s16
 800bfaa:	4601      	mov	r1, r0
 800bfac:	4607      	mov	r7, r0
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f001 f938 	bl	800d224 <__multiply>
 800bfb4:	ee18 1a10 	vmov	r1, s16
 800bfb8:	4680      	mov	r8, r0
 800bfba:	4620      	mov	r0, r4
 800bfbc:	f001 f81a 	bl	800cff4 <_Bfree>
 800bfc0:	ee08 8a10 	vmov	s16, r8
 800bfc4:	9b07      	ldr	r3, [sp, #28]
 800bfc6:	1b9a      	subs	r2, r3, r6
 800bfc8:	d006      	beq.n	800bfd8 <_dtoa_r+0x7a0>
 800bfca:	ee18 1a10 	vmov	r1, s16
 800bfce:	4620      	mov	r0, r4
 800bfd0:	f001 f9d2 	bl	800d378 <__pow5mult>
 800bfd4:	ee08 0a10 	vmov	s16, r0
 800bfd8:	2101      	movs	r1, #1
 800bfda:	4620      	mov	r0, r4
 800bfdc:	f001 f90c 	bl	800d1f8 <__i2b>
 800bfe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	4606      	mov	r6, r0
 800bfe6:	f340 8088 	ble.w	800c0fa <_dtoa_r+0x8c2>
 800bfea:	461a      	mov	r2, r3
 800bfec:	4601      	mov	r1, r0
 800bfee:	4620      	mov	r0, r4
 800bff0:	f001 f9c2 	bl	800d378 <__pow5mult>
 800bff4:	9b06      	ldr	r3, [sp, #24]
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	4606      	mov	r6, r0
 800bffa:	f340 8081 	ble.w	800c100 <_dtoa_r+0x8c8>
 800bffe:	f04f 0800 	mov.w	r8, #0
 800c002:	6933      	ldr	r3, [r6, #16]
 800c004:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c008:	6918      	ldr	r0, [r3, #16]
 800c00a:	f001 f8a5 	bl	800d158 <__hi0bits>
 800c00e:	f1c0 0020 	rsb	r0, r0, #32
 800c012:	9b05      	ldr	r3, [sp, #20]
 800c014:	4418      	add	r0, r3
 800c016:	f010 001f 	ands.w	r0, r0, #31
 800c01a:	f000 8092 	beq.w	800c142 <_dtoa_r+0x90a>
 800c01e:	f1c0 0320 	rsb	r3, r0, #32
 800c022:	2b04      	cmp	r3, #4
 800c024:	f340 808a 	ble.w	800c13c <_dtoa_r+0x904>
 800c028:	f1c0 001c 	rsb	r0, r0, #28
 800c02c:	9b04      	ldr	r3, [sp, #16]
 800c02e:	4403      	add	r3, r0
 800c030:	9304      	str	r3, [sp, #16]
 800c032:	9b05      	ldr	r3, [sp, #20]
 800c034:	4403      	add	r3, r0
 800c036:	4405      	add	r5, r0
 800c038:	9305      	str	r3, [sp, #20]
 800c03a:	9b04      	ldr	r3, [sp, #16]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	dd07      	ble.n	800c050 <_dtoa_r+0x818>
 800c040:	ee18 1a10 	vmov	r1, s16
 800c044:	461a      	mov	r2, r3
 800c046:	4620      	mov	r0, r4
 800c048:	f001 f9f0 	bl	800d42c <__lshift>
 800c04c:	ee08 0a10 	vmov	s16, r0
 800c050:	9b05      	ldr	r3, [sp, #20]
 800c052:	2b00      	cmp	r3, #0
 800c054:	dd05      	ble.n	800c062 <_dtoa_r+0x82a>
 800c056:	4631      	mov	r1, r6
 800c058:	461a      	mov	r2, r3
 800c05a:	4620      	mov	r0, r4
 800c05c:	f001 f9e6 	bl	800d42c <__lshift>
 800c060:	4606      	mov	r6, r0
 800c062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c064:	2b00      	cmp	r3, #0
 800c066:	d06e      	beq.n	800c146 <_dtoa_r+0x90e>
 800c068:	ee18 0a10 	vmov	r0, s16
 800c06c:	4631      	mov	r1, r6
 800c06e:	f001 fa4d 	bl	800d50c <__mcmp>
 800c072:	2800      	cmp	r0, #0
 800c074:	da67      	bge.n	800c146 <_dtoa_r+0x90e>
 800c076:	9b00      	ldr	r3, [sp, #0]
 800c078:	3b01      	subs	r3, #1
 800c07a:	ee18 1a10 	vmov	r1, s16
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	220a      	movs	r2, #10
 800c082:	2300      	movs	r3, #0
 800c084:	4620      	mov	r0, r4
 800c086:	f000 ffd7 	bl	800d038 <__multadd>
 800c08a:	9b08      	ldr	r3, [sp, #32]
 800c08c:	ee08 0a10 	vmov	s16, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	f000 81b1 	beq.w	800c3f8 <_dtoa_r+0xbc0>
 800c096:	2300      	movs	r3, #0
 800c098:	4639      	mov	r1, r7
 800c09a:	220a      	movs	r2, #10
 800c09c:	4620      	mov	r0, r4
 800c09e:	f000 ffcb 	bl	800d038 <__multadd>
 800c0a2:	9b02      	ldr	r3, [sp, #8]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	4607      	mov	r7, r0
 800c0a8:	f300 808e 	bgt.w	800c1c8 <_dtoa_r+0x990>
 800c0ac:	9b06      	ldr	r3, [sp, #24]
 800c0ae:	2b02      	cmp	r3, #2
 800c0b0:	dc51      	bgt.n	800c156 <_dtoa_r+0x91e>
 800c0b2:	e089      	b.n	800c1c8 <_dtoa_r+0x990>
 800c0b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c0b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c0ba:	e74b      	b.n	800bf54 <_dtoa_r+0x71c>
 800c0bc:	9b03      	ldr	r3, [sp, #12]
 800c0be:	1e5e      	subs	r6, r3, #1
 800c0c0:	9b07      	ldr	r3, [sp, #28]
 800c0c2:	42b3      	cmp	r3, r6
 800c0c4:	bfbf      	itttt	lt
 800c0c6:	9b07      	ldrlt	r3, [sp, #28]
 800c0c8:	9607      	strlt	r6, [sp, #28]
 800c0ca:	1af2      	sublt	r2, r6, r3
 800c0cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c0ce:	bfb6      	itet	lt
 800c0d0:	189b      	addlt	r3, r3, r2
 800c0d2:	1b9e      	subge	r6, r3, r6
 800c0d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c0d6:	9b03      	ldr	r3, [sp, #12]
 800c0d8:	bfb8      	it	lt
 800c0da:	2600      	movlt	r6, #0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	bfb7      	itett	lt
 800c0e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c0e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c0e8:	1a9d      	sublt	r5, r3, r2
 800c0ea:	2300      	movlt	r3, #0
 800c0ec:	e734      	b.n	800bf58 <_dtoa_r+0x720>
 800c0ee:	9e07      	ldr	r6, [sp, #28]
 800c0f0:	9d04      	ldr	r5, [sp, #16]
 800c0f2:	9f08      	ldr	r7, [sp, #32]
 800c0f4:	e73b      	b.n	800bf6e <_dtoa_r+0x736>
 800c0f6:	9a07      	ldr	r2, [sp, #28]
 800c0f8:	e767      	b.n	800bfca <_dtoa_r+0x792>
 800c0fa:	9b06      	ldr	r3, [sp, #24]
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	dc18      	bgt.n	800c132 <_dtoa_r+0x8fa>
 800c100:	f1ba 0f00 	cmp.w	sl, #0
 800c104:	d115      	bne.n	800c132 <_dtoa_r+0x8fa>
 800c106:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c10a:	b993      	cbnz	r3, 800c132 <_dtoa_r+0x8fa>
 800c10c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c110:	0d1b      	lsrs	r3, r3, #20
 800c112:	051b      	lsls	r3, r3, #20
 800c114:	b183      	cbz	r3, 800c138 <_dtoa_r+0x900>
 800c116:	9b04      	ldr	r3, [sp, #16]
 800c118:	3301      	adds	r3, #1
 800c11a:	9304      	str	r3, [sp, #16]
 800c11c:	9b05      	ldr	r3, [sp, #20]
 800c11e:	3301      	adds	r3, #1
 800c120:	9305      	str	r3, [sp, #20]
 800c122:	f04f 0801 	mov.w	r8, #1
 800c126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f47f af6a 	bne.w	800c002 <_dtoa_r+0x7ca>
 800c12e:	2001      	movs	r0, #1
 800c130:	e76f      	b.n	800c012 <_dtoa_r+0x7da>
 800c132:	f04f 0800 	mov.w	r8, #0
 800c136:	e7f6      	b.n	800c126 <_dtoa_r+0x8ee>
 800c138:	4698      	mov	r8, r3
 800c13a:	e7f4      	b.n	800c126 <_dtoa_r+0x8ee>
 800c13c:	f43f af7d 	beq.w	800c03a <_dtoa_r+0x802>
 800c140:	4618      	mov	r0, r3
 800c142:	301c      	adds	r0, #28
 800c144:	e772      	b.n	800c02c <_dtoa_r+0x7f4>
 800c146:	9b03      	ldr	r3, [sp, #12]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	dc37      	bgt.n	800c1bc <_dtoa_r+0x984>
 800c14c:	9b06      	ldr	r3, [sp, #24]
 800c14e:	2b02      	cmp	r3, #2
 800c150:	dd34      	ble.n	800c1bc <_dtoa_r+0x984>
 800c152:	9b03      	ldr	r3, [sp, #12]
 800c154:	9302      	str	r3, [sp, #8]
 800c156:	9b02      	ldr	r3, [sp, #8]
 800c158:	b96b      	cbnz	r3, 800c176 <_dtoa_r+0x93e>
 800c15a:	4631      	mov	r1, r6
 800c15c:	2205      	movs	r2, #5
 800c15e:	4620      	mov	r0, r4
 800c160:	f000 ff6a 	bl	800d038 <__multadd>
 800c164:	4601      	mov	r1, r0
 800c166:	4606      	mov	r6, r0
 800c168:	ee18 0a10 	vmov	r0, s16
 800c16c:	f001 f9ce 	bl	800d50c <__mcmp>
 800c170:	2800      	cmp	r0, #0
 800c172:	f73f adbb 	bgt.w	800bcec <_dtoa_r+0x4b4>
 800c176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c178:	9d01      	ldr	r5, [sp, #4]
 800c17a:	43db      	mvns	r3, r3
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	f04f 0800 	mov.w	r8, #0
 800c182:	4631      	mov	r1, r6
 800c184:	4620      	mov	r0, r4
 800c186:	f000 ff35 	bl	800cff4 <_Bfree>
 800c18a:	2f00      	cmp	r7, #0
 800c18c:	f43f aea4 	beq.w	800bed8 <_dtoa_r+0x6a0>
 800c190:	f1b8 0f00 	cmp.w	r8, #0
 800c194:	d005      	beq.n	800c1a2 <_dtoa_r+0x96a>
 800c196:	45b8      	cmp	r8, r7
 800c198:	d003      	beq.n	800c1a2 <_dtoa_r+0x96a>
 800c19a:	4641      	mov	r1, r8
 800c19c:	4620      	mov	r0, r4
 800c19e:	f000 ff29 	bl	800cff4 <_Bfree>
 800c1a2:	4639      	mov	r1, r7
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f000 ff25 	bl	800cff4 <_Bfree>
 800c1aa:	e695      	b.n	800bed8 <_dtoa_r+0x6a0>
 800c1ac:	2600      	movs	r6, #0
 800c1ae:	4637      	mov	r7, r6
 800c1b0:	e7e1      	b.n	800c176 <_dtoa_r+0x93e>
 800c1b2:	9700      	str	r7, [sp, #0]
 800c1b4:	4637      	mov	r7, r6
 800c1b6:	e599      	b.n	800bcec <_dtoa_r+0x4b4>
 800c1b8:	40240000 	.word	0x40240000
 800c1bc:	9b08      	ldr	r3, [sp, #32]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f000 80ca 	beq.w	800c358 <_dtoa_r+0xb20>
 800c1c4:	9b03      	ldr	r3, [sp, #12]
 800c1c6:	9302      	str	r3, [sp, #8]
 800c1c8:	2d00      	cmp	r5, #0
 800c1ca:	dd05      	ble.n	800c1d8 <_dtoa_r+0x9a0>
 800c1cc:	4639      	mov	r1, r7
 800c1ce:	462a      	mov	r2, r5
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	f001 f92b 	bl	800d42c <__lshift>
 800c1d6:	4607      	mov	r7, r0
 800c1d8:	f1b8 0f00 	cmp.w	r8, #0
 800c1dc:	d05b      	beq.n	800c296 <_dtoa_r+0xa5e>
 800c1de:	6879      	ldr	r1, [r7, #4]
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	f000 fec7 	bl	800cf74 <_Balloc>
 800c1e6:	4605      	mov	r5, r0
 800c1e8:	b928      	cbnz	r0, 800c1f6 <_dtoa_r+0x9be>
 800c1ea:	4b87      	ldr	r3, [pc, #540]	; (800c408 <_dtoa_r+0xbd0>)
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c1f2:	f7ff bb3b 	b.w	800b86c <_dtoa_r+0x34>
 800c1f6:	693a      	ldr	r2, [r7, #16]
 800c1f8:	3202      	adds	r2, #2
 800c1fa:	0092      	lsls	r2, r2, #2
 800c1fc:	f107 010c 	add.w	r1, r7, #12
 800c200:	300c      	adds	r0, #12
 800c202:	f7fd fa89 	bl	8009718 <memcpy>
 800c206:	2201      	movs	r2, #1
 800c208:	4629      	mov	r1, r5
 800c20a:	4620      	mov	r0, r4
 800c20c:	f001 f90e 	bl	800d42c <__lshift>
 800c210:	9b01      	ldr	r3, [sp, #4]
 800c212:	f103 0901 	add.w	r9, r3, #1
 800c216:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c21a:	4413      	add	r3, r2
 800c21c:	9305      	str	r3, [sp, #20]
 800c21e:	f00a 0301 	and.w	r3, sl, #1
 800c222:	46b8      	mov	r8, r7
 800c224:	9304      	str	r3, [sp, #16]
 800c226:	4607      	mov	r7, r0
 800c228:	4631      	mov	r1, r6
 800c22a:	ee18 0a10 	vmov	r0, s16
 800c22e:	f7ff fa77 	bl	800b720 <quorem>
 800c232:	4641      	mov	r1, r8
 800c234:	9002      	str	r0, [sp, #8]
 800c236:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c23a:	ee18 0a10 	vmov	r0, s16
 800c23e:	f001 f965 	bl	800d50c <__mcmp>
 800c242:	463a      	mov	r2, r7
 800c244:	9003      	str	r0, [sp, #12]
 800c246:	4631      	mov	r1, r6
 800c248:	4620      	mov	r0, r4
 800c24a:	f001 f97b 	bl	800d544 <__mdiff>
 800c24e:	68c2      	ldr	r2, [r0, #12]
 800c250:	f109 3bff 	add.w	fp, r9, #4294967295
 800c254:	4605      	mov	r5, r0
 800c256:	bb02      	cbnz	r2, 800c29a <_dtoa_r+0xa62>
 800c258:	4601      	mov	r1, r0
 800c25a:	ee18 0a10 	vmov	r0, s16
 800c25e:	f001 f955 	bl	800d50c <__mcmp>
 800c262:	4602      	mov	r2, r0
 800c264:	4629      	mov	r1, r5
 800c266:	4620      	mov	r0, r4
 800c268:	9207      	str	r2, [sp, #28]
 800c26a:	f000 fec3 	bl	800cff4 <_Bfree>
 800c26e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c272:	ea43 0102 	orr.w	r1, r3, r2
 800c276:	9b04      	ldr	r3, [sp, #16]
 800c278:	430b      	orrs	r3, r1
 800c27a:	464d      	mov	r5, r9
 800c27c:	d10f      	bne.n	800c29e <_dtoa_r+0xa66>
 800c27e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c282:	d02a      	beq.n	800c2da <_dtoa_r+0xaa2>
 800c284:	9b03      	ldr	r3, [sp, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	dd02      	ble.n	800c290 <_dtoa_r+0xa58>
 800c28a:	9b02      	ldr	r3, [sp, #8]
 800c28c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c290:	f88b a000 	strb.w	sl, [fp]
 800c294:	e775      	b.n	800c182 <_dtoa_r+0x94a>
 800c296:	4638      	mov	r0, r7
 800c298:	e7ba      	b.n	800c210 <_dtoa_r+0x9d8>
 800c29a:	2201      	movs	r2, #1
 800c29c:	e7e2      	b.n	800c264 <_dtoa_r+0xa2c>
 800c29e:	9b03      	ldr	r3, [sp, #12]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	db04      	blt.n	800c2ae <_dtoa_r+0xa76>
 800c2a4:	9906      	ldr	r1, [sp, #24]
 800c2a6:	430b      	orrs	r3, r1
 800c2a8:	9904      	ldr	r1, [sp, #16]
 800c2aa:	430b      	orrs	r3, r1
 800c2ac:	d122      	bne.n	800c2f4 <_dtoa_r+0xabc>
 800c2ae:	2a00      	cmp	r2, #0
 800c2b0:	ddee      	ble.n	800c290 <_dtoa_r+0xa58>
 800c2b2:	ee18 1a10 	vmov	r1, s16
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f001 f8b7 	bl	800d42c <__lshift>
 800c2be:	4631      	mov	r1, r6
 800c2c0:	ee08 0a10 	vmov	s16, r0
 800c2c4:	f001 f922 	bl	800d50c <__mcmp>
 800c2c8:	2800      	cmp	r0, #0
 800c2ca:	dc03      	bgt.n	800c2d4 <_dtoa_r+0xa9c>
 800c2cc:	d1e0      	bne.n	800c290 <_dtoa_r+0xa58>
 800c2ce:	f01a 0f01 	tst.w	sl, #1
 800c2d2:	d0dd      	beq.n	800c290 <_dtoa_r+0xa58>
 800c2d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c2d8:	d1d7      	bne.n	800c28a <_dtoa_r+0xa52>
 800c2da:	2339      	movs	r3, #57	; 0x39
 800c2dc:	f88b 3000 	strb.w	r3, [fp]
 800c2e0:	462b      	mov	r3, r5
 800c2e2:	461d      	mov	r5, r3
 800c2e4:	3b01      	subs	r3, #1
 800c2e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c2ea:	2a39      	cmp	r2, #57	; 0x39
 800c2ec:	d071      	beq.n	800c3d2 <_dtoa_r+0xb9a>
 800c2ee:	3201      	adds	r2, #1
 800c2f0:	701a      	strb	r2, [r3, #0]
 800c2f2:	e746      	b.n	800c182 <_dtoa_r+0x94a>
 800c2f4:	2a00      	cmp	r2, #0
 800c2f6:	dd07      	ble.n	800c308 <_dtoa_r+0xad0>
 800c2f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c2fc:	d0ed      	beq.n	800c2da <_dtoa_r+0xaa2>
 800c2fe:	f10a 0301 	add.w	r3, sl, #1
 800c302:	f88b 3000 	strb.w	r3, [fp]
 800c306:	e73c      	b.n	800c182 <_dtoa_r+0x94a>
 800c308:	9b05      	ldr	r3, [sp, #20]
 800c30a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c30e:	4599      	cmp	r9, r3
 800c310:	d047      	beq.n	800c3a2 <_dtoa_r+0xb6a>
 800c312:	ee18 1a10 	vmov	r1, s16
 800c316:	2300      	movs	r3, #0
 800c318:	220a      	movs	r2, #10
 800c31a:	4620      	mov	r0, r4
 800c31c:	f000 fe8c 	bl	800d038 <__multadd>
 800c320:	45b8      	cmp	r8, r7
 800c322:	ee08 0a10 	vmov	s16, r0
 800c326:	f04f 0300 	mov.w	r3, #0
 800c32a:	f04f 020a 	mov.w	r2, #10
 800c32e:	4641      	mov	r1, r8
 800c330:	4620      	mov	r0, r4
 800c332:	d106      	bne.n	800c342 <_dtoa_r+0xb0a>
 800c334:	f000 fe80 	bl	800d038 <__multadd>
 800c338:	4680      	mov	r8, r0
 800c33a:	4607      	mov	r7, r0
 800c33c:	f109 0901 	add.w	r9, r9, #1
 800c340:	e772      	b.n	800c228 <_dtoa_r+0x9f0>
 800c342:	f000 fe79 	bl	800d038 <__multadd>
 800c346:	4639      	mov	r1, r7
 800c348:	4680      	mov	r8, r0
 800c34a:	2300      	movs	r3, #0
 800c34c:	220a      	movs	r2, #10
 800c34e:	4620      	mov	r0, r4
 800c350:	f000 fe72 	bl	800d038 <__multadd>
 800c354:	4607      	mov	r7, r0
 800c356:	e7f1      	b.n	800c33c <_dtoa_r+0xb04>
 800c358:	9b03      	ldr	r3, [sp, #12]
 800c35a:	9302      	str	r3, [sp, #8]
 800c35c:	9d01      	ldr	r5, [sp, #4]
 800c35e:	ee18 0a10 	vmov	r0, s16
 800c362:	4631      	mov	r1, r6
 800c364:	f7ff f9dc 	bl	800b720 <quorem>
 800c368:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c36c:	9b01      	ldr	r3, [sp, #4]
 800c36e:	f805 ab01 	strb.w	sl, [r5], #1
 800c372:	1aea      	subs	r2, r5, r3
 800c374:	9b02      	ldr	r3, [sp, #8]
 800c376:	4293      	cmp	r3, r2
 800c378:	dd09      	ble.n	800c38e <_dtoa_r+0xb56>
 800c37a:	ee18 1a10 	vmov	r1, s16
 800c37e:	2300      	movs	r3, #0
 800c380:	220a      	movs	r2, #10
 800c382:	4620      	mov	r0, r4
 800c384:	f000 fe58 	bl	800d038 <__multadd>
 800c388:	ee08 0a10 	vmov	s16, r0
 800c38c:	e7e7      	b.n	800c35e <_dtoa_r+0xb26>
 800c38e:	9b02      	ldr	r3, [sp, #8]
 800c390:	2b00      	cmp	r3, #0
 800c392:	bfc8      	it	gt
 800c394:	461d      	movgt	r5, r3
 800c396:	9b01      	ldr	r3, [sp, #4]
 800c398:	bfd8      	it	le
 800c39a:	2501      	movle	r5, #1
 800c39c:	441d      	add	r5, r3
 800c39e:	f04f 0800 	mov.w	r8, #0
 800c3a2:	ee18 1a10 	vmov	r1, s16
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	4620      	mov	r0, r4
 800c3aa:	f001 f83f 	bl	800d42c <__lshift>
 800c3ae:	4631      	mov	r1, r6
 800c3b0:	ee08 0a10 	vmov	s16, r0
 800c3b4:	f001 f8aa 	bl	800d50c <__mcmp>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	dc91      	bgt.n	800c2e0 <_dtoa_r+0xaa8>
 800c3bc:	d102      	bne.n	800c3c4 <_dtoa_r+0xb8c>
 800c3be:	f01a 0f01 	tst.w	sl, #1
 800c3c2:	d18d      	bne.n	800c2e0 <_dtoa_r+0xaa8>
 800c3c4:	462b      	mov	r3, r5
 800c3c6:	461d      	mov	r5, r3
 800c3c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3cc:	2a30      	cmp	r2, #48	; 0x30
 800c3ce:	d0fa      	beq.n	800c3c6 <_dtoa_r+0xb8e>
 800c3d0:	e6d7      	b.n	800c182 <_dtoa_r+0x94a>
 800c3d2:	9a01      	ldr	r2, [sp, #4]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d184      	bne.n	800c2e2 <_dtoa_r+0xaaa>
 800c3d8:	9b00      	ldr	r3, [sp, #0]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	9300      	str	r3, [sp, #0]
 800c3de:	2331      	movs	r3, #49	; 0x31
 800c3e0:	7013      	strb	r3, [r2, #0]
 800c3e2:	e6ce      	b.n	800c182 <_dtoa_r+0x94a>
 800c3e4:	4b09      	ldr	r3, [pc, #36]	; (800c40c <_dtoa_r+0xbd4>)
 800c3e6:	f7ff ba95 	b.w	800b914 <_dtoa_r+0xdc>
 800c3ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	f47f aa6e 	bne.w	800b8ce <_dtoa_r+0x96>
 800c3f2:	4b07      	ldr	r3, [pc, #28]	; (800c410 <_dtoa_r+0xbd8>)
 800c3f4:	f7ff ba8e 	b.w	800b914 <_dtoa_r+0xdc>
 800c3f8:	9b02      	ldr	r3, [sp, #8]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	dcae      	bgt.n	800c35c <_dtoa_r+0xb24>
 800c3fe:	9b06      	ldr	r3, [sp, #24]
 800c400:	2b02      	cmp	r3, #2
 800c402:	f73f aea8 	bgt.w	800c156 <_dtoa_r+0x91e>
 800c406:	e7a9      	b.n	800c35c <_dtoa_r+0xb24>
 800c408:	0800ea00 	.word	0x0800ea00
 800c40c:	0800e800 	.word	0x0800e800
 800c410:	0800e981 	.word	0x0800e981

0800c414 <__sflush_r>:
 800c414:	898a      	ldrh	r2, [r1, #12]
 800c416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c41a:	4605      	mov	r5, r0
 800c41c:	0710      	lsls	r0, r2, #28
 800c41e:	460c      	mov	r4, r1
 800c420:	d458      	bmi.n	800c4d4 <__sflush_r+0xc0>
 800c422:	684b      	ldr	r3, [r1, #4]
 800c424:	2b00      	cmp	r3, #0
 800c426:	dc05      	bgt.n	800c434 <__sflush_r+0x20>
 800c428:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	dc02      	bgt.n	800c434 <__sflush_r+0x20>
 800c42e:	2000      	movs	r0, #0
 800c430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c436:	2e00      	cmp	r6, #0
 800c438:	d0f9      	beq.n	800c42e <__sflush_r+0x1a>
 800c43a:	2300      	movs	r3, #0
 800c43c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c440:	682f      	ldr	r7, [r5, #0]
 800c442:	602b      	str	r3, [r5, #0]
 800c444:	d032      	beq.n	800c4ac <__sflush_r+0x98>
 800c446:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c448:	89a3      	ldrh	r3, [r4, #12]
 800c44a:	075a      	lsls	r2, r3, #29
 800c44c:	d505      	bpl.n	800c45a <__sflush_r+0x46>
 800c44e:	6863      	ldr	r3, [r4, #4]
 800c450:	1ac0      	subs	r0, r0, r3
 800c452:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c454:	b10b      	cbz	r3, 800c45a <__sflush_r+0x46>
 800c456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c458:	1ac0      	subs	r0, r0, r3
 800c45a:	2300      	movs	r3, #0
 800c45c:	4602      	mov	r2, r0
 800c45e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c460:	6a21      	ldr	r1, [r4, #32]
 800c462:	4628      	mov	r0, r5
 800c464:	47b0      	blx	r6
 800c466:	1c43      	adds	r3, r0, #1
 800c468:	89a3      	ldrh	r3, [r4, #12]
 800c46a:	d106      	bne.n	800c47a <__sflush_r+0x66>
 800c46c:	6829      	ldr	r1, [r5, #0]
 800c46e:	291d      	cmp	r1, #29
 800c470:	d82c      	bhi.n	800c4cc <__sflush_r+0xb8>
 800c472:	4a2a      	ldr	r2, [pc, #168]	; (800c51c <__sflush_r+0x108>)
 800c474:	40ca      	lsrs	r2, r1
 800c476:	07d6      	lsls	r6, r2, #31
 800c478:	d528      	bpl.n	800c4cc <__sflush_r+0xb8>
 800c47a:	2200      	movs	r2, #0
 800c47c:	6062      	str	r2, [r4, #4]
 800c47e:	04d9      	lsls	r1, r3, #19
 800c480:	6922      	ldr	r2, [r4, #16]
 800c482:	6022      	str	r2, [r4, #0]
 800c484:	d504      	bpl.n	800c490 <__sflush_r+0x7c>
 800c486:	1c42      	adds	r2, r0, #1
 800c488:	d101      	bne.n	800c48e <__sflush_r+0x7a>
 800c48a:	682b      	ldr	r3, [r5, #0]
 800c48c:	b903      	cbnz	r3, 800c490 <__sflush_r+0x7c>
 800c48e:	6560      	str	r0, [r4, #84]	; 0x54
 800c490:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c492:	602f      	str	r7, [r5, #0]
 800c494:	2900      	cmp	r1, #0
 800c496:	d0ca      	beq.n	800c42e <__sflush_r+0x1a>
 800c498:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c49c:	4299      	cmp	r1, r3
 800c49e:	d002      	beq.n	800c4a6 <__sflush_r+0x92>
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	f7fd f94f 	bl	8009744 <_free_r>
 800c4a6:	2000      	movs	r0, #0
 800c4a8:	6360      	str	r0, [r4, #52]	; 0x34
 800c4aa:	e7c1      	b.n	800c430 <__sflush_r+0x1c>
 800c4ac:	6a21      	ldr	r1, [r4, #32]
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	47b0      	blx	r6
 800c4b4:	1c41      	adds	r1, r0, #1
 800c4b6:	d1c7      	bne.n	800c448 <__sflush_r+0x34>
 800c4b8:	682b      	ldr	r3, [r5, #0]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d0c4      	beq.n	800c448 <__sflush_r+0x34>
 800c4be:	2b1d      	cmp	r3, #29
 800c4c0:	d001      	beq.n	800c4c6 <__sflush_r+0xb2>
 800c4c2:	2b16      	cmp	r3, #22
 800c4c4:	d101      	bne.n	800c4ca <__sflush_r+0xb6>
 800c4c6:	602f      	str	r7, [r5, #0]
 800c4c8:	e7b1      	b.n	800c42e <__sflush_r+0x1a>
 800c4ca:	89a3      	ldrh	r3, [r4, #12]
 800c4cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4d0:	81a3      	strh	r3, [r4, #12]
 800c4d2:	e7ad      	b.n	800c430 <__sflush_r+0x1c>
 800c4d4:	690f      	ldr	r7, [r1, #16]
 800c4d6:	2f00      	cmp	r7, #0
 800c4d8:	d0a9      	beq.n	800c42e <__sflush_r+0x1a>
 800c4da:	0793      	lsls	r3, r2, #30
 800c4dc:	680e      	ldr	r6, [r1, #0]
 800c4de:	bf08      	it	eq
 800c4e0:	694b      	ldreq	r3, [r1, #20]
 800c4e2:	600f      	str	r7, [r1, #0]
 800c4e4:	bf18      	it	ne
 800c4e6:	2300      	movne	r3, #0
 800c4e8:	eba6 0807 	sub.w	r8, r6, r7
 800c4ec:	608b      	str	r3, [r1, #8]
 800c4ee:	f1b8 0f00 	cmp.w	r8, #0
 800c4f2:	dd9c      	ble.n	800c42e <__sflush_r+0x1a>
 800c4f4:	6a21      	ldr	r1, [r4, #32]
 800c4f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c4f8:	4643      	mov	r3, r8
 800c4fa:	463a      	mov	r2, r7
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	47b0      	blx	r6
 800c500:	2800      	cmp	r0, #0
 800c502:	dc06      	bgt.n	800c512 <__sflush_r+0xfe>
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c50a:	81a3      	strh	r3, [r4, #12]
 800c50c:	f04f 30ff 	mov.w	r0, #4294967295
 800c510:	e78e      	b.n	800c430 <__sflush_r+0x1c>
 800c512:	4407      	add	r7, r0
 800c514:	eba8 0800 	sub.w	r8, r8, r0
 800c518:	e7e9      	b.n	800c4ee <__sflush_r+0xda>
 800c51a:	bf00      	nop
 800c51c:	20400001 	.word	0x20400001

0800c520 <_fflush_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	690b      	ldr	r3, [r1, #16]
 800c524:	4605      	mov	r5, r0
 800c526:	460c      	mov	r4, r1
 800c528:	b913      	cbnz	r3, 800c530 <_fflush_r+0x10>
 800c52a:	2500      	movs	r5, #0
 800c52c:	4628      	mov	r0, r5
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	b118      	cbz	r0, 800c53a <_fflush_r+0x1a>
 800c532:	6983      	ldr	r3, [r0, #24]
 800c534:	b90b      	cbnz	r3, 800c53a <_fflush_r+0x1a>
 800c536:	f000 f887 	bl	800c648 <__sinit>
 800c53a:	4b14      	ldr	r3, [pc, #80]	; (800c58c <_fflush_r+0x6c>)
 800c53c:	429c      	cmp	r4, r3
 800c53e:	d11b      	bne.n	800c578 <_fflush_r+0x58>
 800c540:	686c      	ldr	r4, [r5, #4]
 800c542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d0ef      	beq.n	800c52a <_fflush_r+0xa>
 800c54a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c54c:	07d0      	lsls	r0, r2, #31
 800c54e:	d404      	bmi.n	800c55a <_fflush_r+0x3a>
 800c550:	0599      	lsls	r1, r3, #22
 800c552:	d402      	bmi.n	800c55a <_fflush_r+0x3a>
 800c554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c556:	f000 fc88 	bl	800ce6a <__retarget_lock_acquire_recursive>
 800c55a:	4628      	mov	r0, r5
 800c55c:	4621      	mov	r1, r4
 800c55e:	f7ff ff59 	bl	800c414 <__sflush_r>
 800c562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c564:	07da      	lsls	r2, r3, #31
 800c566:	4605      	mov	r5, r0
 800c568:	d4e0      	bmi.n	800c52c <_fflush_r+0xc>
 800c56a:	89a3      	ldrh	r3, [r4, #12]
 800c56c:	059b      	lsls	r3, r3, #22
 800c56e:	d4dd      	bmi.n	800c52c <_fflush_r+0xc>
 800c570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c572:	f000 fc7b 	bl	800ce6c <__retarget_lock_release_recursive>
 800c576:	e7d9      	b.n	800c52c <_fflush_r+0xc>
 800c578:	4b05      	ldr	r3, [pc, #20]	; (800c590 <_fflush_r+0x70>)
 800c57a:	429c      	cmp	r4, r3
 800c57c:	d101      	bne.n	800c582 <_fflush_r+0x62>
 800c57e:	68ac      	ldr	r4, [r5, #8]
 800c580:	e7df      	b.n	800c542 <_fflush_r+0x22>
 800c582:	4b04      	ldr	r3, [pc, #16]	; (800c594 <_fflush_r+0x74>)
 800c584:	429c      	cmp	r4, r3
 800c586:	bf08      	it	eq
 800c588:	68ec      	ldreq	r4, [r5, #12]
 800c58a:	e7da      	b.n	800c542 <_fflush_r+0x22>
 800c58c:	0800ea34 	.word	0x0800ea34
 800c590:	0800ea54 	.word	0x0800ea54
 800c594:	0800ea14 	.word	0x0800ea14

0800c598 <std>:
 800c598:	2300      	movs	r3, #0
 800c59a:	b510      	push	{r4, lr}
 800c59c:	4604      	mov	r4, r0
 800c59e:	e9c0 3300 	strd	r3, r3, [r0]
 800c5a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c5a6:	6083      	str	r3, [r0, #8]
 800c5a8:	8181      	strh	r1, [r0, #12]
 800c5aa:	6643      	str	r3, [r0, #100]	; 0x64
 800c5ac:	81c2      	strh	r2, [r0, #14]
 800c5ae:	6183      	str	r3, [r0, #24]
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	2208      	movs	r2, #8
 800c5b4:	305c      	adds	r0, #92	; 0x5c
 800c5b6:	f7fd f8bd 	bl	8009734 <memset>
 800c5ba:	4b05      	ldr	r3, [pc, #20]	; (800c5d0 <std+0x38>)
 800c5bc:	6263      	str	r3, [r4, #36]	; 0x24
 800c5be:	4b05      	ldr	r3, [pc, #20]	; (800c5d4 <std+0x3c>)
 800c5c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c5c2:	4b05      	ldr	r3, [pc, #20]	; (800c5d8 <std+0x40>)
 800c5c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c5c6:	4b05      	ldr	r3, [pc, #20]	; (800c5dc <std+0x44>)
 800c5c8:	6224      	str	r4, [r4, #32]
 800c5ca:	6323      	str	r3, [r4, #48]	; 0x30
 800c5cc:	bd10      	pop	{r4, pc}
 800c5ce:	bf00      	nop
 800c5d0:	0800dea1 	.word	0x0800dea1
 800c5d4:	0800dec3 	.word	0x0800dec3
 800c5d8:	0800defb 	.word	0x0800defb
 800c5dc:	0800df1f 	.word	0x0800df1f

0800c5e0 <_cleanup_r>:
 800c5e0:	4901      	ldr	r1, [pc, #4]	; (800c5e8 <_cleanup_r+0x8>)
 800c5e2:	f000 b8af 	b.w	800c744 <_fwalk_reent>
 800c5e6:	bf00      	nop
 800c5e8:	0800c521 	.word	0x0800c521

0800c5ec <__sfmoreglue>:
 800c5ec:	b570      	push	{r4, r5, r6, lr}
 800c5ee:	2268      	movs	r2, #104	; 0x68
 800c5f0:	1e4d      	subs	r5, r1, #1
 800c5f2:	4355      	muls	r5, r2
 800c5f4:	460e      	mov	r6, r1
 800c5f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c5fa:	f7fd f90f 	bl	800981c <_malloc_r>
 800c5fe:	4604      	mov	r4, r0
 800c600:	b140      	cbz	r0, 800c614 <__sfmoreglue+0x28>
 800c602:	2100      	movs	r1, #0
 800c604:	e9c0 1600 	strd	r1, r6, [r0]
 800c608:	300c      	adds	r0, #12
 800c60a:	60a0      	str	r0, [r4, #8]
 800c60c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c610:	f7fd f890 	bl	8009734 <memset>
 800c614:	4620      	mov	r0, r4
 800c616:	bd70      	pop	{r4, r5, r6, pc}

0800c618 <__sfp_lock_acquire>:
 800c618:	4801      	ldr	r0, [pc, #4]	; (800c620 <__sfp_lock_acquire+0x8>)
 800c61a:	f000 bc26 	b.w	800ce6a <__retarget_lock_acquire_recursive>
 800c61e:	bf00      	nop
 800c620:	200007fd 	.word	0x200007fd

0800c624 <__sfp_lock_release>:
 800c624:	4801      	ldr	r0, [pc, #4]	; (800c62c <__sfp_lock_release+0x8>)
 800c626:	f000 bc21 	b.w	800ce6c <__retarget_lock_release_recursive>
 800c62a:	bf00      	nop
 800c62c:	200007fd 	.word	0x200007fd

0800c630 <__sinit_lock_acquire>:
 800c630:	4801      	ldr	r0, [pc, #4]	; (800c638 <__sinit_lock_acquire+0x8>)
 800c632:	f000 bc1a 	b.w	800ce6a <__retarget_lock_acquire_recursive>
 800c636:	bf00      	nop
 800c638:	200007fe 	.word	0x200007fe

0800c63c <__sinit_lock_release>:
 800c63c:	4801      	ldr	r0, [pc, #4]	; (800c644 <__sinit_lock_release+0x8>)
 800c63e:	f000 bc15 	b.w	800ce6c <__retarget_lock_release_recursive>
 800c642:	bf00      	nop
 800c644:	200007fe 	.word	0x200007fe

0800c648 <__sinit>:
 800c648:	b510      	push	{r4, lr}
 800c64a:	4604      	mov	r4, r0
 800c64c:	f7ff fff0 	bl	800c630 <__sinit_lock_acquire>
 800c650:	69a3      	ldr	r3, [r4, #24]
 800c652:	b11b      	cbz	r3, 800c65c <__sinit+0x14>
 800c654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c658:	f7ff bff0 	b.w	800c63c <__sinit_lock_release>
 800c65c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c660:	6523      	str	r3, [r4, #80]	; 0x50
 800c662:	4b13      	ldr	r3, [pc, #76]	; (800c6b0 <__sinit+0x68>)
 800c664:	4a13      	ldr	r2, [pc, #76]	; (800c6b4 <__sinit+0x6c>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	62a2      	str	r2, [r4, #40]	; 0x28
 800c66a:	42a3      	cmp	r3, r4
 800c66c:	bf04      	itt	eq
 800c66e:	2301      	moveq	r3, #1
 800c670:	61a3      	streq	r3, [r4, #24]
 800c672:	4620      	mov	r0, r4
 800c674:	f000 f820 	bl	800c6b8 <__sfp>
 800c678:	6060      	str	r0, [r4, #4]
 800c67a:	4620      	mov	r0, r4
 800c67c:	f000 f81c 	bl	800c6b8 <__sfp>
 800c680:	60a0      	str	r0, [r4, #8]
 800c682:	4620      	mov	r0, r4
 800c684:	f000 f818 	bl	800c6b8 <__sfp>
 800c688:	2200      	movs	r2, #0
 800c68a:	60e0      	str	r0, [r4, #12]
 800c68c:	2104      	movs	r1, #4
 800c68e:	6860      	ldr	r0, [r4, #4]
 800c690:	f7ff ff82 	bl	800c598 <std>
 800c694:	68a0      	ldr	r0, [r4, #8]
 800c696:	2201      	movs	r2, #1
 800c698:	2109      	movs	r1, #9
 800c69a:	f7ff ff7d 	bl	800c598 <std>
 800c69e:	68e0      	ldr	r0, [r4, #12]
 800c6a0:	2202      	movs	r2, #2
 800c6a2:	2112      	movs	r1, #18
 800c6a4:	f7ff ff78 	bl	800c598 <std>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	61a3      	str	r3, [r4, #24]
 800c6ac:	e7d2      	b.n	800c654 <__sinit+0xc>
 800c6ae:	bf00      	nop
 800c6b0:	0800e7ec 	.word	0x0800e7ec
 800c6b4:	0800c5e1 	.word	0x0800c5e1

0800c6b8 <__sfp>:
 800c6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ba:	4607      	mov	r7, r0
 800c6bc:	f7ff ffac 	bl	800c618 <__sfp_lock_acquire>
 800c6c0:	4b1e      	ldr	r3, [pc, #120]	; (800c73c <__sfp+0x84>)
 800c6c2:	681e      	ldr	r6, [r3, #0]
 800c6c4:	69b3      	ldr	r3, [r6, #24]
 800c6c6:	b913      	cbnz	r3, 800c6ce <__sfp+0x16>
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	f7ff ffbd 	bl	800c648 <__sinit>
 800c6ce:	3648      	adds	r6, #72	; 0x48
 800c6d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c6d4:	3b01      	subs	r3, #1
 800c6d6:	d503      	bpl.n	800c6e0 <__sfp+0x28>
 800c6d8:	6833      	ldr	r3, [r6, #0]
 800c6da:	b30b      	cbz	r3, 800c720 <__sfp+0x68>
 800c6dc:	6836      	ldr	r6, [r6, #0]
 800c6de:	e7f7      	b.n	800c6d0 <__sfp+0x18>
 800c6e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c6e4:	b9d5      	cbnz	r5, 800c71c <__sfp+0x64>
 800c6e6:	4b16      	ldr	r3, [pc, #88]	; (800c740 <__sfp+0x88>)
 800c6e8:	60e3      	str	r3, [r4, #12]
 800c6ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c6ee:	6665      	str	r5, [r4, #100]	; 0x64
 800c6f0:	f000 fbba 	bl	800ce68 <__retarget_lock_init_recursive>
 800c6f4:	f7ff ff96 	bl	800c624 <__sfp_lock_release>
 800c6f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c6fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c700:	6025      	str	r5, [r4, #0]
 800c702:	61a5      	str	r5, [r4, #24]
 800c704:	2208      	movs	r2, #8
 800c706:	4629      	mov	r1, r5
 800c708:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c70c:	f7fd f812 	bl	8009734 <memset>
 800c710:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c714:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c718:	4620      	mov	r0, r4
 800c71a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c71c:	3468      	adds	r4, #104	; 0x68
 800c71e:	e7d9      	b.n	800c6d4 <__sfp+0x1c>
 800c720:	2104      	movs	r1, #4
 800c722:	4638      	mov	r0, r7
 800c724:	f7ff ff62 	bl	800c5ec <__sfmoreglue>
 800c728:	4604      	mov	r4, r0
 800c72a:	6030      	str	r0, [r6, #0]
 800c72c:	2800      	cmp	r0, #0
 800c72e:	d1d5      	bne.n	800c6dc <__sfp+0x24>
 800c730:	f7ff ff78 	bl	800c624 <__sfp_lock_release>
 800c734:	230c      	movs	r3, #12
 800c736:	603b      	str	r3, [r7, #0]
 800c738:	e7ee      	b.n	800c718 <__sfp+0x60>
 800c73a:	bf00      	nop
 800c73c:	0800e7ec 	.word	0x0800e7ec
 800c740:	ffff0001 	.word	0xffff0001

0800c744 <_fwalk_reent>:
 800c744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c748:	4606      	mov	r6, r0
 800c74a:	4688      	mov	r8, r1
 800c74c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c750:	2700      	movs	r7, #0
 800c752:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c756:	f1b9 0901 	subs.w	r9, r9, #1
 800c75a:	d505      	bpl.n	800c768 <_fwalk_reent+0x24>
 800c75c:	6824      	ldr	r4, [r4, #0]
 800c75e:	2c00      	cmp	r4, #0
 800c760:	d1f7      	bne.n	800c752 <_fwalk_reent+0xe>
 800c762:	4638      	mov	r0, r7
 800c764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c768:	89ab      	ldrh	r3, [r5, #12]
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d907      	bls.n	800c77e <_fwalk_reent+0x3a>
 800c76e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c772:	3301      	adds	r3, #1
 800c774:	d003      	beq.n	800c77e <_fwalk_reent+0x3a>
 800c776:	4629      	mov	r1, r5
 800c778:	4630      	mov	r0, r6
 800c77a:	47c0      	blx	r8
 800c77c:	4307      	orrs	r7, r0
 800c77e:	3568      	adds	r5, #104	; 0x68
 800c780:	e7e9      	b.n	800c756 <_fwalk_reent+0x12>

0800c782 <rshift>:
 800c782:	6903      	ldr	r3, [r0, #16]
 800c784:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c78c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c790:	f100 0414 	add.w	r4, r0, #20
 800c794:	dd45      	ble.n	800c822 <rshift+0xa0>
 800c796:	f011 011f 	ands.w	r1, r1, #31
 800c79a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c79e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c7a2:	d10c      	bne.n	800c7be <rshift+0x3c>
 800c7a4:	f100 0710 	add.w	r7, r0, #16
 800c7a8:	4629      	mov	r1, r5
 800c7aa:	42b1      	cmp	r1, r6
 800c7ac:	d334      	bcc.n	800c818 <rshift+0x96>
 800c7ae:	1a9b      	subs	r3, r3, r2
 800c7b0:	009b      	lsls	r3, r3, #2
 800c7b2:	1eea      	subs	r2, r5, #3
 800c7b4:	4296      	cmp	r6, r2
 800c7b6:	bf38      	it	cc
 800c7b8:	2300      	movcc	r3, #0
 800c7ba:	4423      	add	r3, r4
 800c7bc:	e015      	b.n	800c7ea <rshift+0x68>
 800c7be:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c7c2:	f1c1 0820 	rsb	r8, r1, #32
 800c7c6:	40cf      	lsrs	r7, r1
 800c7c8:	f105 0e04 	add.w	lr, r5, #4
 800c7cc:	46a1      	mov	r9, r4
 800c7ce:	4576      	cmp	r6, lr
 800c7d0:	46f4      	mov	ip, lr
 800c7d2:	d815      	bhi.n	800c800 <rshift+0x7e>
 800c7d4:	1a9a      	subs	r2, r3, r2
 800c7d6:	0092      	lsls	r2, r2, #2
 800c7d8:	3a04      	subs	r2, #4
 800c7da:	3501      	adds	r5, #1
 800c7dc:	42ae      	cmp	r6, r5
 800c7de:	bf38      	it	cc
 800c7e0:	2200      	movcc	r2, #0
 800c7e2:	18a3      	adds	r3, r4, r2
 800c7e4:	50a7      	str	r7, [r4, r2]
 800c7e6:	b107      	cbz	r7, 800c7ea <rshift+0x68>
 800c7e8:	3304      	adds	r3, #4
 800c7ea:	1b1a      	subs	r2, r3, r4
 800c7ec:	42a3      	cmp	r3, r4
 800c7ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c7f2:	bf08      	it	eq
 800c7f4:	2300      	moveq	r3, #0
 800c7f6:	6102      	str	r2, [r0, #16]
 800c7f8:	bf08      	it	eq
 800c7fa:	6143      	streq	r3, [r0, #20]
 800c7fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c800:	f8dc c000 	ldr.w	ip, [ip]
 800c804:	fa0c fc08 	lsl.w	ip, ip, r8
 800c808:	ea4c 0707 	orr.w	r7, ip, r7
 800c80c:	f849 7b04 	str.w	r7, [r9], #4
 800c810:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c814:	40cf      	lsrs	r7, r1
 800c816:	e7da      	b.n	800c7ce <rshift+0x4c>
 800c818:	f851 cb04 	ldr.w	ip, [r1], #4
 800c81c:	f847 cf04 	str.w	ip, [r7, #4]!
 800c820:	e7c3      	b.n	800c7aa <rshift+0x28>
 800c822:	4623      	mov	r3, r4
 800c824:	e7e1      	b.n	800c7ea <rshift+0x68>

0800c826 <__hexdig_fun>:
 800c826:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c82a:	2b09      	cmp	r3, #9
 800c82c:	d802      	bhi.n	800c834 <__hexdig_fun+0xe>
 800c82e:	3820      	subs	r0, #32
 800c830:	b2c0      	uxtb	r0, r0
 800c832:	4770      	bx	lr
 800c834:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c838:	2b05      	cmp	r3, #5
 800c83a:	d801      	bhi.n	800c840 <__hexdig_fun+0x1a>
 800c83c:	3847      	subs	r0, #71	; 0x47
 800c83e:	e7f7      	b.n	800c830 <__hexdig_fun+0xa>
 800c840:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c844:	2b05      	cmp	r3, #5
 800c846:	d801      	bhi.n	800c84c <__hexdig_fun+0x26>
 800c848:	3827      	subs	r0, #39	; 0x27
 800c84a:	e7f1      	b.n	800c830 <__hexdig_fun+0xa>
 800c84c:	2000      	movs	r0, #0
 800c84e:	4770      	bx	lr

0800c850 <__gethex>:
 800c850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c854:	ed2d 8b02 	vpush	{d8}
 800c858:	b089      	sub	sp, #36	; 0x24
 800c85a:	ee08 0a10 	vmov	s16, r0
 800c85e:	9304      	str	r3, [sp, #16]
 800c860:	4bb4      	ldr	r3, [pc, #720]	; (800cb34 <__gethex+0x2e4>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	9301      	str	r3, [sp, #4]
 800c866:	4618      	mov	r0, r3
 800c868:	468b      	mov	fp, r1
 800c86a:	4690      	mov	r8, r2
 800c86c:	f7f3 fc88 	bl	8000180 <strlen>
 800c870:	9b01      	ldr	r3, [sp, #4]
 800c872:	f8db 2000 	ldr.w	r2, [fp]
 800c876:	4403      	add	r3, r0
 800c878:	4682      	mov	sl, r0
 800c87a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c87e:	9305      	str	r3, [sp, #20]
 800c880:	1c93      	adds	r3, r2, #2
 800c882:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c886:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c88a:	32fe      	adds	r2, #254	; 0xfe
 800c88c:	18d1      	adds	r1, r2, r3
 800c88e:	461f      	mov	r7, r3
 800c890:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c894:	9100      	str	r1, [sp, #0]
 800c896:	2830      	cmp	r0, #48	; 0x30
 800c898:	d0f8      	beq.n	800c88c <__gethex+0x3c>
 800c89a:	f7ff ffc4 	bl	800c826 <__hexdig_fun>
 800c89e:	4604      	mov	r4, r0
 800c8a0:	2800      	cmp	r0, #0
 800c8a2:	d13a      	bne.n	800c91a <__gethex+0xca>
 800c8a4:	9901      	ldr	r1, [sp, #4]
 800c8a6:	4652      	mov	r2, sl
 800c8a8:	4638      	mov	r0, r7
 800c8aa:	f001 fb3c 	bl	800df26 <strncmp>
 800c8ae:	4605      	mov	r5, r0
 800c8b0:	2800      	cmp	r0, #0
 800c8b2:	d168      	bne.n	800c986 <__gethex+0x136>
 800c8b4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c8b8:	eb07 060a 	add.w	r6, r7, sl
 800c8bc:	f7ff ffb3 	bl	800c826 <__hexdig_fun>
 800c8c0:	2800      	cmp	r0, #0
 800c8c2:	d062      	beq.n	800c98a <__gethex+0x13a>
 800c8c4:	4633      	mov	r3, r6
 800c8c6:	7818      	ldrb	r0, [r3, #0]
 800c8c8:	2830      	cmp	r0, #48	; 0x30
 800c8ca:	461f      	mov	r7, r3
 800c8cc:	f103 0301 	add.w	r3, r3, #1
 800c8d0:	d0f9      	beq.n	800c8c6 <__gethex+0x76>
 800c8d2:	f7ff ffa8 	bl	800c826 <__hexdig_fun>
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	fab0 f480 	clz	r4, r0
 800c8dc:	0964      	lsrs	r4, r4, #5
 800c8de:	4635      	mov	r5, r6
 800c8e0:	9300      	str	r3, [sp, #0]
 800c8e2:	463a      	mov	r2, r7
 800c8e4:	4616      	mov	r6, r2
 800c8e6:	3201      	adds	r2, #1
 800c8e8:	7830      	ldrb	r0, [r6, #0]
 800c8ea:	f7ff ff9c 	bl	800c826 <__hexdig_fun>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d1f8      	bne.n	800c8e4 <__gethex+0x94>
 800c8f2:	9901      	ldr	r1, [sp, #4]
 800c8f4:	4652      	mov	r2, sl
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	f001 fb15 	bl	800df26 <strncmp>
 800c8fc:	b980      	cbnz	r0, 800c920 <__gethex+0xd0>
 800c8fe:	b94d      	cbnz	r5, 800c914 <__gethex+0xc4>
 800c900:	eb06 050a 	add.w	r5, r6, sl
 800c904:	462a      	mov	r2, r5
 800c906:	4616      	mov	r6, r2
 800c908:	3201      	adds	r2, #1
 800c90a:	7830      	ldrb	r0, [r6, #0]
 800c90c:	f7ff ff8b 	bl	800c826 <__hexdig_fun>
 800c910:	2800      	cmp	r0, #0
 800c912:	d1f8      	bne.n	800c906 <__gethex+0xb6>
 800c914:	1bad      	subs	r5, r5, r6
 800c916:	00ad      	lsls	r5, r5, #2
 800c918:	e004      	b.n	800c924 <__gethex+0xd4>
 800c91a:	2400      	movs	r4, #0
 800c91c:	4625      	mov	r5, r4
 800c91e:	e7e0      	b.n	800c8e2 <__gethex+0x92>
 800c920:	2d00      	cmp	r5, #0
 800c922:	d1f7      	bne.n	800c914 <__gethex+0xc4>
 800c924:	7833      	ldrb	r3, [r6, #0]
 800c926:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c92a:	2b50      	cmp	r3, #80	; 0x50
 800c92c:	d13b      	bne.n	800c9a6 <__gethex+0x156>
 800c92e:	7873      	ldrb	r3, [r6, #1]
 800c930:	2b2b      	cmp	r3, #43	; 0x2b
 800c932:	d02c      	beq.n	800c98e <__gethex+0x13e>
 800c934:	2b2d      	cmp	r3, #45	; 0x2d
 800c936:	d02e      	beq.n	800c996 <__gethex+0x146>
 800c938:	1c71      	adds	r1, r6, #1
 800c93a:	f04f 0900 	mov.w	r9, #0
 800c93e:	7808      	ldrb	r0, [r1, #0]
 800c940:	f7ff ff71 	bl	800c826 <__hexdig_fun>
 800c944:	1e43      	subs	r3, r0, #1
 800c946:	b2db      	uxtb	r3, r3
 800c948:	2b18      	cmp	r3, #24
 800c94a:	d82c      	bhi.n	800c9a6 <__gethex+0x156>
 800c94c:	f1a0 0210 	sub.w	r2, r0, #16
 800c950:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c954:	f7ff ff67 	bl	800c826 <__hexdig_fun>
 800c958:	1e43      	subs	r3, r0, #1
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	2b18      	cmp	r3, #24
 800c95e:	d91d      	bls.n	800c99c <__gethex+0x14c>
 800c960:	f1b9 0f00 	cmp.w	r9, #0
 800c964:	d000      	beq.n	800c968 <__gethex+0x118>
 800c966:	4252      	negs	r2, r2
 800c968:	4415      	add	r5, r2
 800c96a:	f8cb 1000 	str.w	r1, [fp]
 800c96e:	b1e4      	cbz	r4, 800c9aa <__gethex+0x15a>
 800c970:	9b00      	ldr	r3, [sp, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	bf14      	ite	ne
 800c976:	2700      	movne	r7, #0
 800c978:	2706      	moveq	r7, #6
 800c97a:	4638      	mov	r0, r7
 800c97c:	b009      	add	sp, #36	; 0x24
 800c97e:	ecbd 8b02 	vpop	{d8}
 800c982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c986:	463e      	mov	r6, r7
 800c988:	4625      	mov	r5, r4
 800c98a:	2401      	movs	r4, #1
 800c98c:	e7ca      	b.n	800c924 <__gethex+0xd4>
 800c98e:	f04f 0900 	mov.w	r9, #0
 800c992:	1cb1      	adds	r1, r6, #2
 800c994:	e7d3      	b.n	800c93e <__gethex+0xee>
 800c996:	f04f 0901 	mov.w	r9, #1
 800c99a:	e7fa      	b.n	800c992 <__gethex+0x142>
 800c99c:	230a      	movs	r3, #10
 800c99e:	fb03 0202 	mla	r2, r3, r2, r0
 800c9a2:	3a10      	subs	r2, #16
 800c9a4:	e7d4      	b.n	800c950 <__gethex+0x100>
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	e7df      	b.n	800c96a <__gethex+0x11a>
 800c9aa:	1bf3      	subs	r3, r6, r7
 800c9ac:	3b01      	subs	r3, #1
 800c9ae:	4621      	mov	r1, r4
 800c9b0:	2b07      	cmp	r3, #7
 800c9b2:	dc0b      	bgt.n	800c9cc <__gethex+0x17c>
 800c9b4:	ee18 0a10 	vmov	r0, s16
 800c9b8:	f000 fadc 	bl	800cf74 <_Balloc>
 800c9bc:	4604      	mov	r4, r0
 800c9be:	b940      	cbnz	r0, 800c9d2 <__gethex+0x182>
 800c9c0:	4b5d      	ldr	r3, [pc, #372]	; (800cb38 <__gethex+0x2e8>)
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	21de      	movs	r1, #222	; 0xde
 800c9c6:	485d      	ldr	r0, [pc, #372]	; (800cb3c <__gethex+0x2ec>)
 800c9c8:	f001 fae0 	bl	800df8c <__assert_func>
 800c9cc:	3101      	adds	r1, #1
 800c9ce:	105b      	asrs	r3, r3, #1
 800c9d0:	e7ee      	b.n	800c9b0 <__gethex+0x160>
 800c9d2:	f100 0914 	add.w	r9, r0, #20
 800c9d6:	f04f 0b00 	mov.w	fp, #0
 800c9da:	f1ca 0301 	rsb	r3, sl, #1
 800c9de:	f8cd 9008 	str.w	r9, [sp, #8]
 800c9e2:	f8cd b000 	str.w	fp, [sp]
 800c9e6:	9306      	str	r3, [sp, #24]
 800c9e8:	42b7      	cmp	r7, r6
 800c9ea:	d340      	bcc.n	800ca6e <__gethex+0x21e>
 800c9ec:	9802      	ldr	r0, [sp, #8]
 800c9ee:	9b00      	ldr	r3, [sp, #0]
 800c9f0:	f840 3b04 	str.w	r3, [r0], #4
 800c9f4:	eba0 0009 	sub.w	r0, r0, r9
 800c9f8:	1080      	asrs	r0, r0, #2
 800c9fa:	0146      	lsls	r6, r0, #5
 800c9fc:	6120      	str	r0, [r4, #16]
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f000 fbaa 	bl	800d158 <__hi0bits>
 800ca04:	1a30      	subs	r0, r6, r0
 800ca06:	f8d8 6000 	ldr.w	r6, [r8]
 800ca0a:	42b0      	cmp	r0, r6
 800ca0c:	dd63      	ble.n	800cad6 <__gethex+0x286>
 800ca0e:	1b87      	subs	r7, r0, r6
 800ca10:	4639      	mov	r1, r7
 800ca12:	4620      	mov	r0, r4
 800ca14:	f000 ff4e 	bl	800d8b4 <__any_on>
 800ca18:	4682      	mov	sl, r0
 800ca1a:	b1a8      	cbz	r0, 800ca48 <__gethex+0x1f8>
 800ca1c:	1e7b      	subs	r3, r7, #1
 800ca1e:	1159      	asrs	r1, r3, #5
 800ca20:	f003 021f 	and.w	r2, r3, #31
 800ca24:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ca28:	f04f 0a01 	mov.w	sl, #1
 800ca2c:	fa0a f202 	lsl.w	r2, sl, r2
 800ca30:	420a      	tst	r2, r1
 800ca32:	d009      	beq.n	800ca48 <__gethex+0x1f8>
 800ca34:	4553      	cmp	r3, sl
 800ca36:	dd05      	ble.n	800ca44 <__gethex+0x1f4>
 800ca38:	1eb9      	subs	r1, r7, #2
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	f000 ff3a 	bl	800d8b4 <__any_on>
 800ca40:	2800      	cmp	r0, #0
 800ca42:	d145      	bne.n	800cad0 <__gethex+0x280>
 800ca44:	f04f 0a02 	mov.w	sl, #2
 800ca48:	4639      	mov	r1, r7
 800ca4a:	4620      	mov	r0, r4
 800ca4c:	f7ff fe99 	bl	800c782 <rshift>
 800ca50:	443d      	add	r5, r7
 800ca52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca56:	42ab      	cmp	r3, r5
 800ca58:	da4c      	bge.n	800caf4 <__gethex+0x2a4>
 800ca5a:	ee18 0a10 	vmov	r0, s16
 800ca5e:	4621      	mov	r1, r4
 800ca60:	f000 fac8 	bl	800cff4 <_Bfree>
 800ca64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ca66:	2300      	movs	r3, #0
 800ca68:	6013      	str	r3, [r2, #0]
 800ca6a:	27a3      	movs	r7, #163	; 0xa3
 800ca6c:	e785      	b.n	800c97a <__gethex+0x12a>
 800ca6e:	1e73      	subs	r3, r6, #1
 800ca70:	9a05      	ldr	r2, [sp, #20]
 800ca72:	9303      	str	r3, [sp, #12]
 800ca74:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d019      	beq.n	800cab0 <__gethex+0x260>
 800ca7c:	f1bb 0f20 	cmp.w	fp, #32
 800ca80:	d107      	bne.n	800ca92 <__gethex+0x242>
 800ca82:	9b02      	ldr	r3, [sp, #8]
 800ca84:	9a00      	ldr	r2, [sp, #0]
 800ca86:	f843 2b04 	str.w	r2, [r3], #4
 800ca8a:	9302      	str	r3, [sp, #8]
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	9300      	str	r3, [sp, #0]
 800ca90:	469b      	mov	fp, r3
 800ca92:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ca96:	f7ff fec6 	bl	800c826 <__hexdig_fun>
 800ca9a:	9b00      	ldr	r3, [sp, #0]
 800ca9c:	f000 000f 	and.w	r0, r0, #15
 800caa0:	fa00 f00b 	lsl.w	r0, r0, fp
 800caa4:	4303      	orrs	r3, r0
 800caa6:	9300      	str	r3, [sp, #0]
 800caa8:	f10b 0b04 	add.w	fp, fp, #4
 800caac:	9b03      	ldr	r3, [sp, #12]
 800caae:	e00d      	b.n	800cacc <__gethex+0x27c>
 800cab0:	9b03      	ldr	r3, [sp, #12]
 800cab2:	9a06      	ldr	r2, [sp, #24]
 800cab4:	4413      	add	r3, r2
 800cab6:	42bb      	cmp	r3, r7
 800cab8:	d3e0      	bcc.n	800ca7c <__gethex+0x22c>
 800caba:	4618      	mov	r0, r3
 800cabc:	9901      	ldr	r1, [sp, #4]
 800cabe:	9307      	str	r3, [sp, #28]
 800cac0:	4652      	mov	r2, sl
 800cac2:	f001 fa30 	bl	800df26 <strncmp>
 800cac6:	9b07      	ldr	r3, [sp, #28]
 800cac8:	2800      	cmp	r0, #0
 800caca:	d1d7      	bne.n	800ca7c <__gethex+0x22c>
 800cacc:	461e      	mov	r6, r3
 800cace:	e78b      	b.n	800c9e8 <__gethex+0x198>
 800cad0:	f04f 0a03 	mov.w	sl, #3
 800cad4:	e7b8      	b.n	800ca48 <__gethex+0x1f8>
 800cad6:	da0a      	bge.n	800caee <__gethex+0x29e>
 800cad8:	1a37      	subs	r7, r6, r0
 800cada:	4621      	mov	r1, r4
 800cadc:	ee18 0a10 	vmov	r0, s16
 800cae0:	463a      	mov	r2, r7
 800cae2:	f000 fca3 	bl	800d42c <__lshift>
 800cae6:	1bed      	subs	r5, r5, r7
 800cae8:	4604      	mov	r4, r0
 800caea:	f100 0914 	add.w	r9, r0, #20
 800caee:	f04f 0a00 	mov.w	sl, #0
 800caf2:	e7ae      	b.n	800ca52 <__gethex+0x202>
 800caf4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800caf8:	42a8      	cmp	r0, r5
 800cafa:	dd72      	ble.n	800cbe2 <__gethex+0x392>
 800cafc:	1b45      	subs	r5, r0, r5
 800cafe:	42ae      	cmp	r6, r5
 800cb00:	dc36      	bgt.n	800cb70 <__gethex+0x320>
 800cb02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb06:	2b02      	cmp	r3, #2
 800cb08:	d02a      	beq.n	800cb60 <__gethex+0x310>
 800cb0a:	2b03      	cmp	r3, #3
 800cb0c:	d02c      	beq.n	800cb68 <__gethex+0x318>
 800cb0e:	2b01      	cmp	r3, #1
 800cb10:	d11c      	bne.n	800cb4c <__gethex+0x2fc>
 800cb12:	42ae      	cmp	r6, r5
 800cb14:	d11a      	bne.n	800cb4c <__gethex+0x2fc>
 800cb16:	2e01      	cmp	r6, #1
 800cb18:	d112      	bne.n	800cb40 <__gethex+0x2f0>
 800cb1a:	9a04      	ldr	r2, [sp, #16]
 800cb1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cb20:	6013      	str	r3, [r2, #0]
 800cb22:	2301      	movs	r3, #1
 800cb24:	6123      	str	r3, [r4, #16]
 800cb26:	f8c9 3000 	str.w	r3, [r9]
 800cb2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb2c:	2762      	movs	r7, #98	; 0x62
 800cb2e:	601c      	str	r4, [r3, #0]
 800cb30:	e723      	b.n	800c97a <__gethex+0x12a>
 800cb32:	bf00      	nop
 800cb34:	0800eadc 	.word	0x0800eadc
 800cb38:	0800ea00 	.word	0x0800ea00
 800cb3c:	0800ea74 	.word	0x0800ea74
 800cb40:	1e71      	subs	r1, r6, #1
 800cb42:	4620      	mov	r0, r4
 800cb44:	f000 feb6 	bl	800d8b4 <__any_on>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d1e6      	bne.n	800cb1a <__gethex+0x2ca>
 800cb4c:	ee18 0a10 	vmov	r0, s16
 800cb50:	4621      	mov	r1, r4
 800cb52:	f000 fa4f 	bl	800cff4 <_Bfree>
 800cb56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb58:	2300      	movs	r3, #0
 800cb5a:	6013      	str	r3, [r2, #0]
 800cb5c:	2750      	movs	r7, #80	; 0x50
 800cb5e:	e70c      	b.n	800c97a <__gethex+0x12a>
 800cb60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d1f2      	bne.n	800cb4c <__gethex+0x2fc>
 800cb66:	e7d8      	b.n	800cb1a <__gethex+0x2ca>
 800cb68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d1d5      	bne.n	800cb1a <__gethex+0x2ca>
 800cb6e:	e7ed      	b.n	800cb4c <__gethex+0x2fc>
 800cb70:	1e6f      	subs	r7, r5, #1
 800cb72:	f1ba 0f00 	cmp.w	sl, #0
 800cb76:	d131      	bne.n	800cbdc <__gethex+0x38c>
 800cb78:	b127      	cbz	r7, 800cb84 <__gethex+0x334>
 800cb7a:	4639      	mov	r1, r7
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	f000 fe99 	bl	800d8b4 <__any_on>
 800cb82:	4682      	mov	sl, r0
 800cb84:	117b      	asrs	r3, r7, #5
 800cb86:	2101      	movs	r1, #1
 800cb88:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cb8c:	f007 071f 	and.w	r7, r7, #31
 800cb90:	fa01 f707 	lsl.w	r7, r1, r7
 800cb94:	421f      	tst	r7, r3
 800cb96:	4629      	mov	r1, r5
 800cb98:	4620      	mov	r0, r4
 800cb9a:	bf18      	it	ne
 800cb9c:	f04a 0a02 	orrne.w	sl, sl, #2
 800cba0:	1b76      	subs	r6, r6, r5
 800cba2:	f7ff fdee 	bl	800c782 <rshift>
 800cba6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cbaa:	2702      	movs	r7, #2
 800cbac:	f1ba 0f00 	cmp.w	sl, #0
 800cbb0:	d048      	beq.n	800cc44 <__gethex+0x3f4>
 800cbb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	d015      	beq.n	800cbe6 <__gethex+0x396>
 800cbba:	2b03      	cmp	r3, #3
 800cbbc:	d017      	beq.n	800cbee <__gethex+0x39e>
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d109      	bne.n	800cbd6 <__gethex+0x386>
 800cbc2:	f01a 0f02 	tst.w	sl, #2
 800cbc6:	d006      	beq.n	800cbd6 <__gethex+0x386>
 800cbc8:	f8d9 0000 	ldr.w	r0, [r9]
 800cbcc:	ea4a 0a00 	orr.w	sl, sl, r0
 800cbd0:	f01a 0f01 	tst.w	sl, #1
 800cbd4:	d10e      	bne.n	800cbf4 <__gethex+0x3a4>
 800cbd6:	f047 0710 	orr.w	r7, r7, #16
 800cbda:	e033      	b.n	800cc44 <__gethex+0x3f4>
 800cbdc:	f04f 0a01 	mov.w	sl, #1
 800cbe0:	e7d0      	b.n	800cb84 <__gethex+0x334>
 800cbe2:	2701      	movs	r7, #1
 800cbe4:	e7e2      	b.n	800cbac <__gethex+0x35c>
 800cbe6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbe8:	f1c3 0301 	rsb	r3, r3, #1
 800cbec:	9315      	str	r3, [sp, #84]	; 0x54
 800cbee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d0f0      	beq.n	800cbd6 <__gethex+0x386>
 800cbf4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cbf8:	f104 0314 	add.w	r3, r4, #20
 800cbfc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cc00:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cc04:	f04f 0c00 	mov.w	ip, #0
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc0e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cc12:	d01c      	beq.n	800cc4e <__gethex+0x3fe>
 800cc14:	3201      	adds	r2, #1
 800cc16:	6002      	str	r2, [r0, #0]
 800cc18:	2f02      	cmp	r7, #2
 800cc1a:	f104 0314 	add.w	r3, r4, #20
 800cc1e:	d13f      	bne.n	800cca0 <__gethex+0x450>
 800cc20:	f8d8 2000 	ldr.w	r2, [r8]
 800cc24:	3a01      	subs	r2, #1
 800cc26:	42b2      	cmp	r2, r6
 800cc28:	d10a      	bne.n	800cc40 <__gethex+0x3f0>
 800cc2a:	1171      	asrs	r1, r6, #5
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc32:	f006 061f 	and.w	r6, r6, #31
 800cc36:	fa02 f606 	lsl.w	r6, r2, r6
 800cc3a:	421e      	tst	r6, r3
 800cc3c:	bf18      	it	ne
 800cc3e:	4617      	movne	r7, r2
 800cc40:	f047 0720 	orr.w	r7, r7, #32
 800cc44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc46:	601c      	str	r4, [r3, #0]
 800cc48:	9b04      	ldr	r3, [sp, #16]
 800cc4a:	601d      	str	r5, [r3, #0]
 800cc4c:	e695      	b.n	800c97a <__gethex+0x12a>
 800cc4e:	4299      	cmp	r1, r3
 800cc50:	f843 cc04 	str.w	ip, [r3, #-4]
 800cc54:	d8d8      	bhi.n	800cc08 <__gethex+0x3b8>
 800cc56:	68a3      	ldr	r3, [r4, #8]
 800cc58:	459b      	cmp	fp, r3
 800cc5a:	db19      	blt.n	800cc90 <__gethex+0x440>
 800cc5c:	6861      	ldr	r1, [r4, #4]
 800cc5e:	ee18 0a10 	vmov	r0, s16
 800cc62:	3101      	adds	r1, #1
 800cc64:	f000 f986 	bl	800cf74 <_Balloc>
 800cc68:	4681      	mov	r9, r0
 800cc6a:	b918      	cbnz	r0, 800cc74 <__gethex+0x424>
 800cc6c:	4b1a      	ldr	r3, [pc, #104]	; (800ccd8 <__gethex+0x488>)
 800cc6e:	4602      	mov	r2, r0
 800cc70:	2184      	movs	r1, #132	; 0x84
 800cc72:	e6a8      	b.n	800c9c6 <__gethex+0x176>
 800cc74:	6922      	ldr	r2, [r4, #16]
 800cc76:	3202      	adds	r2, #2
 800cc78:	f104 010c 	add.w	r1, r4, #12
 800cc7c:	0092      	lsls	r2, r2, #2
 800cc7e:	300c      	adds	r0, #12
 800cc80:	f7fc fd4a 	bl	8009718 <memcpy>
 800cc84:	4621      	mov	r1, r4
 800cc86:	ee18 0a10 	vmov	r0, s16
 800cc8a:	f000 f9b3 	bl	800cff4 <_Bfree>
 800cc8e:	464c      	mov	r4, r9
 800cc90:	6923      	ldr	r3, [r4, #16]
 800cc92:	1c5a      	adds	r2, r3, #1
 800cc94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cc98:	6122      	str	r2, [r4, #16]
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	615a      	str	r2, [r3, #20]
 800cc9e:	e7bb      	b.n	800cc18 <__gethex+0x3c8>
 800cca0:	6922      	ldr	r2, [r4, #16]
 800cca2:	455a      	cmp	r2, fp
 800cca4:	dd0b      	ble.n	800ccbe <__gethex+0x46e>
 800cca6:	2101      	movs	r1, #1
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f7ff fd6a 	bl	800c782 <rshift>
 800ccae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccb2:	3501      	adds	r5, #1
 800ccb4:	42ab      	cmp	r3, r5
 800ccb6:	f6ff aed0 	blt.w	800ca5a <__gethex+0x20a>
 800ccba:	2701      	movs	r7, #1
 800ccbc:	e7c0      	b.n	800cc40 <__gethex+0x3f0>
 800ccbe:	f016 061f 	ands.w	r6, r6, #31
 800ccc2:	d0fa      	beq.n	800ccba <__gethex+0x46a>
 800ccc4:	4453      	add	r3, sl
 800ccc6:	f1c6 0620 	rsb	r6, r6, #32
 800ccca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ccce:	f000 fa43 	bl	800d158 <__hi0bits>
 800ccd2:	42b0      	cmp	r0, r6
 800ccd4:	dbe7      	blt.n	800cca6 <__gethex+0x456>
 800ccd6:	e7f0      	b.n	800ccba <__gethex+0x46a>
 800ccd8:	0800ea00 	.word	0x0800ea00

0800ccdc <L_shift>:
 800ccdc:	f1c2 0208 	rsb	r2, r2, #8
 800cce0:	0092      	lsls	r2, r2, #2
 800cce2:	b570      	push	{r4, r5, r6, lr}
 800cce4:	f1c2 0620 	rsb	r6, r2, #32
 800cce8:	6843      	ldr	r3, [r0, #4]
 800ccea:	6804      	ldr	r4, [r0, #0]
 800ccec:	fa03 f506 	lsl.w	r5, r3, r6
 800ccf0:	432c      	orrs	r4, r5
 800ccf2:	40d3      	lsrs	r3, r2
 800ccf4:	6004      	str	r4, [r0, #0]
 800ccf6:	f840 3f04 	str.w	r3, [r0, #4]!
 800ccfa:	4288      	cmp	r0, r1
 800ccfc:	d3f4      	bcc.n	800cce8 <L_shift+0xc>
 800ccfe:	bd70      	pop	{r4, r5, r6, pc}

0800cd00 <__match>:
 800cd00:	b530      	push	{r4, r5, lr}
 800cd02:	6803      	ldr	r3, [r0, #0]
 800cd04:	3301      	adds	r3, #1
 800cd06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd0a:	b914      	cbnz	r4, 800cd12 <__match+0x12>
 800cd0c:	6003      	str	r3, [r0, #0]
 800cd0e:	2001      	movs	r0, #1
 800cd10:	bd30      	pop	{r4, r5, pc}
 800cd12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cd1a:	2d19      	cmp	r5, #25
 800cd1c:	bf98      	it	ls
 800cd1e:	3220      	addls	r2, #32
 800cd20:	42a2      	cmp	r2, r4
 800cd22:	d0f0      	beq.n	800cd06 <__match+0x6>
 800cd24:	2000      	movs	r0, #0
 800cd26:	e7f3      	b.n	800cd10 <__match+0x10>

0800cd28 <__hexnan>:
 800cd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2c:	680b      	ldr	r3, [r1, #0]
 800cd2e:	115e      	asrs	r6, r3, #5
 800cd30:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cd34:	f013 031f 	ands.w	r3, r3, #31
 800cd38:	b087      	sub	sp, #28
 800cd3a:	bf18      	it	ne
 800cd3c:	3604      	addne	r6, #4
 800cd3e:	2500      	movs	r5, #0
 800cd40:	1f37      	subs	r7, r6, #4
 800cd42:	4690      	mov	r8, r2
 800cd44:	6802      	ldr	r2, [r0, #0]
 800cd46:	9301      	str	r3, [sp, #4]
 800cd48:	4682      	mov	sl, r0
 800cd4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cd4e:	46b9      	mov	r9, r7
 800cd50:	463c      	mov	r4, r7
 800cd52:	9502      	str	r5, [sp, #8]
 800cd54:	46ab      	mov	fp, r5
 800cd56:	7851      	ldrb	r1, [r2, #1]
 800cd58:	1c53      	adds	r3, r2, #1
 800cd5a:	9303      	str	r3, [sp, #12]
 800cd5c:	b341      	cbz	r1, 800cdb0 <__hexnan+0x88>
 800cd5e:	4608      	mov	r0, r1
 800cd60:	9205      	str	r2, [sp, #20]
 800cd62:	9104      	str	r1, [sp, #16]
 800cd64:	f7ff fd5f 	bl	800c826 <__hexdig_fun>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	d14f      	bne.n	800ce0c <__hexnan+0xe4>
 800cd6c:	9904      	ldr	r1, [sp, #16]
 800cd6e:	9a05      	ldr	r2, [sp, #20]
 800cd70:	2920      	cmp	r1, #32
 800cd72:	d818      	bhi.n	800cda6 <__hexnan+0x7e>
 800cd74:	9b02      	ldr	r3, [sp, #8]
 800cd76:	459b      	cmp	fp, r3
 800cd78:	dd13      	ble.n	800cda2 <__hexnan+0x7a>
 800cd7a:	454c      	cmp	r4, r9
 800cd7c:	d206      	bcs.n	800cd8c <__hexnan+0x64>
 800cd7e:	2d07      	cmp	r5, #7
 800cd80:	dc04      	bgt.n	800cd8c <__hexnan+0x64>
 800cd82:	462a      	mov	r2, r5
 800cd84:	4649      	mov	r1, r9
 800cd86:	4620      	mov	r0, r4
 800cd88:	f7ff ffa8 	bl	800ccdc <L_shift>
 800cd8c:	4544      	cmp	r4, r8
 800cd8e:	d950      	bls.n	800ce32 <__hexnan+0x10a>
 800cd90:	2300      	movs	r3, #0
 800cd92:	f1a4 0904 	sub.w	r9, r4, #4
 800cd96:	f844 3c04 	str.w	r3, [r4, #-4]
 800cd9a:	f8cd b008 	str.w	fp, [sp, #8]
 800cd9e:	464c      	mov	r4, r9
 800cda0:	461d      	mov	r5, r3
 800cda2:	9a03      	ldr	r2, [sp, #12]
 800cda4:	e7d7      	b.n	800cd56 <__hexnan+0x2e>
 800cda6:	2929      	cmp	r1, #41	; 0x29
 800cda8:	d156      	bne.n	800ce58 <__hexnan+0x130>
 800cdaa:	3202      	adds	r2, #2
 800cdac:	f8ca 2000 	str.w	r2, [sl]
 800cdb0:	f1bb 0f00 	cmp.w	fp, #0
 800cdb4:	d050      	beq.n	800ce58 <__hexnan+0x130>
 800cdb6:	454c      	cmp	r4, r9
 800cdb8:	d206      	bcs.n	800cdc8 <__hexnan+0xa0>
 800cdba:	2d07      	cmp	r5, #7
 800cdbc:	dc04      	bgt.n	800cdc8 <__hexnan+0xa0>
 800cdbe:	462a      	mov	r2, r5
 800cdc0:	4649      	mov	r1, r9
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	f7ff ff8a 	bl	800ccdc <L_shift>
 800cdc8:	4544      	cmp	r4, r8
 800cdca:	d934      	bls.n	800ce36 <__hexnan+0x10e>
 800cdcc:	f1a8 0204 	sub.w	r2, r8, #4
 800cdd0:	4623      	mov	r3, r4
 800cdd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cdd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cdda:	429f      	cmp	r7, r3
 800cddc:	d2f9      	bcs.n	800cdd2 <__hexnan+0xaa>
 800cdde:	1b3b      	subs	r3, r7, r4
 800cde0:	f023 0303 	bic.w	r3, r3, #3
 800cde4:	3304      	adds	r3, #4
 800cde6:	3401      	adds	r4, #1
 800cde8:	3e03      	subs	r6, #3
 800cdea:	42b4      	cmp	r4, r6
 800cdec:	bf88      	it	hi
 800cdee:	2304      	movhi	r3, #4
 800cdf0:	4443      	add	r3, r8
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f843 2b04 	str.w	r2, [r3], #4
 800cdf8:	429f      	cmp	r7, r3
 800cdfa:	d2fb      	bcs.n	800cdf4 <__hexnan+0xcc>
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	b91b      	cbnz	r3, 800ce08 <__hexnan+0xe0>
 800ce00:	4547      	cmp	r7, r8
 800ce02:	d127      	bne.n	800ce54 <__hexnan+0x12c>
 800ce04:	2301      	movs	r3, #1
 800ce06:	603b      	str	r3, [r7, #0]
 800ce08:	2005      	movs	r0, #5
 800ce0a:	e026      	b.n	800ce5a <__hexnan+0x132>
 800ce0c:	3501      	adds	r5, #1
 800ce0e:	2d08      	cmp	r5, #8
 800ce10:	f10b 0b01 	add.w	fp, fp, #1
 800ce14:	dd06      	ble.n	800ce24 <__hexnan+0xfc>
 800ce16:	4544      	cmp	r4, r8
 800ce18:	d9c3      	bls.n	800cda2 <__hexnan+0x7a>
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce20:	2501      	movs	r5, #1
 800ce22:	3c04      	subs	r4, #4
 800ce24:	6822      	ldr	r2, [r4, #0]
 800ce26:	f000 000f 	and.w	r0, r0, #15
 800ce2a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ce2e:	6022      	str	r2, [r4, #0]
 800ce30:	e7b7      	b.n	800cda2 <__hexnan+0x7a>
 800ce32:	2508      	movs	r5, #8
 800ce34:	e7b5      	b.n	800cda2 <__hexnan+0x7a>
 800ce36:	9b01      	ldr	r3, [sp, #4]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d0df      	beq.n	800cdfc <__hexnan+0xd4>
 800ce3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce40:	f1c3 0320 	rsb	r3, r3, #32
 800ce44:	fa22 f303 	lsr.w	r3, r2, r3
 800ce48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ce4c:	401a      	ands	r2, r3
 800ce4e:	f846 2c04 	str.w	r2, [r6, #-4]
 800ce52:	e7d3      	b.n	800cdfc <__hexnan+0xd4>
 800ce54:	3f04      	subs	r7, #4
 800ce56:	e7d1      	b.n	800cdfc <__hexnan+0xd4>
 800ce58:	2004      	movs	r0, #4
 800ce5a:	b007      	add	sp, #28
 800ce5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce60 <_localeconv_r>:
 800ce60:	4800      	ldr	r0, [pc, #0]	; (800ce64 <_localeconv_r+0x4>)
 800ce62:	4770      	bx	lr
 800ce64:	200001a4 	.word	0x200001a4

0800ce68 <__retarget_lock_init_recursive>:
 800ce68:	4770      	bx	lr

0800ce6a <__retarget_lock_acquire_recursive>:
 800ce6a:	4770      	bx	lr

0800ce6c <__retarget_lock_release_recursive>:
 800ce6c:	4770      	bx	lr

0800ce6e <__swhatbuf_r>:
 800ce6e:	b570      	push	{r4, r5, r6, lr}
 800ce70:	460e      	mov	r6, r1
 800ce72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce76:	2900      	cmp	r1, #0
 800ce78:	b096      	sub	sp, #88	; 0x58
 800ce7a:	4614      	mov	r4, r2
 800ce7c:	461d      	mov	r5, r3
 800ce7e:	da08      	bge.n	800ce92 <__swhatbuf_r+0x24>
 800ce80:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ce84:	2200      	movs	r2, #0
 800ce86:	602a      	str	r2, [r5, #0]
 800ce88:	061a      	lsls	r2, r3, #24
 800ce8a:	d410      	bmi.n	800ceae <__swhatbuf_r+0x40>
 800ce8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce90:	e00e      	b.n	800ceb0 <__swhatbuf_r+0x42>
 800ce92:	466a      	mov	r2, sp
 800ce94:	f001 f8ba 	bl	800e00c <_fstat_r>
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	dbf1      	blt.n	800ce80 <__swhatbuf_r+0x12>
 800ce9c:	9a01      	ldr	r2, [sp, #4]
 800ce9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cea2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cea6:	425a      	negs	r2, r3
 800cea8:	415a      	adcs	r2, r3
 800ceaa:	602a      	str	r2, [r5, #0]
 800ceac:	e7ee      	b.n	800ce8c <__swhatbuf_r+0x1e>
 800ceae:	2340      	movs	r3, #64	; 0x40
 800ceb0:	2000      	movs	r0, #0
 800ceb2:	6023      	str	r3, [r4, #0]
 800ceb4:	b016      	add	sp, #88	; 0x58
 800ceb6:	bd70      	pop	{r4, r5, r6, pc}

0800ceb8 <__smakebuf_r>:
 800ceb8:	898b      	ldrh	r3, [r1, #12]
 800ceba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cebc:	079d      	lsls	r5, r3, #30
 800cebe:	4606      	mov	r6, r0
 800cec0:	460c      	mov	r4, r1
 800cec2:	d507      	bpl.n	800ced4 <__smakebuf_r+0x1c>
 800cec4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cec8:	6023      	str	r3, [r4, #0]
 800ceca:	6123      	str	r3, [r4, #16]
 800cecc:	2301      	movs	r3, #1
 800cece:	6163      	str	r3, [r4, #20]
 800ced0:	b002      	add	sp, #8
 800ced2:	bd70      	pop	{r4, r5, r6, pc}
 800ced4:	ab01      	add	r3, sp, #4
 800ced6:	466a      	mov	r2, sp
 800ced8:	f7ff ffc9 	bl	800ce6e <__swhatbuf_r>
 800cedc:	9900      	ldr	r1, [sp, #0]
 800cede:	4605      	mov	r5, r0
 800cee0:	4630      	mov	r0, r6
 800cee2:	f7fc fc9b 	bl	800981c <_malloc_r>
 800cee6:	b948      	cbnz	r0, 800cefc <__smakebuf_r+0x44>
 800cee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceec:	059a      	lsls	r2, r3, #22
 800ceee:	d4ef      	bmi.n	800ced0 <__smakebuf_r+0x18>
 800cef0:	f023 0303 	bic.w	r3, r3, #3
 800cef4:	f043 0302 	orr.w	r3, r3, #2
 800cef8:	81a3      	strh	r3, [r4, #12]
 800cefa:	e7e3      	b.n	800cec4 <__smakebuf_r+0xc>
 800cefc:	4b0d      	ldr	r3, [pc, #52]	; (800cf34 <__smakebuf_r+0x7c>)
 800cefe:	62b3      	str	r3, [r6, #40]	; 0x28
 800cf00:	89a3      	ldrh	r3, [r4, #12]
 800cf02:	6020      	str	r0, [r4, #0]
 800cf04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf08:	81a3      	strh	r3, [r4, #12]
 800cf0a:	9b00      	ldr	r3, [sp, #0]
 800cf0c:	6163      	str	r3, [r4, #20]
 800cf0e:	9b01      	ldr	r3, [sp, #4]
 800cf10:	6120      	str	r0, [r4, #16]
 800cf12:	b15b      	cbz	r3, 800cf2c <__smakebuf_r+0x74>
 800cf14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf18:	4630      	mov	r0, r6
 800cf1a:	f001 f889 	bl	800e030 <_isatty_r>
 800cf1e:	b128      	cbz	r0, 800cf2c <__smakebuf_r+0x74>
 800cf20:	89a3      	ldrh	r3, [r4, #12]
 800cf22:	f023 0303 	bic.w	r3, r3, #3
 800cf26:	f043 0301 	orr.w	r3, r3, #1
 800cf2a:	81a3      	strh	r3, [r4, #12]
 800cf2c:	89a0      	ldrh	r0, [r4, #12]
 800cf2e:	4305      	orrs	r5, r0
 800cf30:	81a5      	strh	r5, [r4, #12]
 800cf32:	e7cd      	b.n	800ced0 <__smakebuf_r+0x18>
 800cf34:	0800c5e1 	.word	0x0800c5e1

0800cf38 <__ascii_mbtowc>:
 800cf38:	b082      	sub	sp, #8
 800cf3a:	b901      	cbnz	r1, 800cf3e <__ascii_mbtowc+0x6>
 800cf3c:	a901      	add	r1, sp, #4
 800cf3e:	b142      	cbz	r2, 800cf52 <__ascii_mbtowc+0x1a>
 800cf40:	b14b      	cbz	r3, 800cf56 <__ascii_mbtowc+0x1e>
 800cf42:	7813      	ldrb	r3, [r2, #0]
 800cf44:	600b      	str	r3, [r1, #0]
 800cf46:	7812      	ldrb	r2, [r2, #0]
 800cf48:	1e10      	subs	r0, r2, #0
 800cf4a:	bf18      	it	ne
 800cf4c:	2001      	movne	r0, #1
 800cf4e:	b002      	add	sp, #8
 800cf50:	4770      	bx	lr
 800cf52:	4610      	mov	r0, r2
 800cf54:	e7fb      	b.n	800cf4e <__ascii_mbtowc+0x16>
 800cf56:	f06f 0001 	mvn.w	r0, #1
 800cf5a:	e7f8      	b.n	800cf4e <__ascii_mbtowc+0x16>

0800cf5c <__malloc_lock>:
 800cf5c:	4801      	ldr	r0, [pc, #4]	; (800cf64 <__malloc_lock+0x8>)
 800cf5e:	f7ff bf84 	b.w	800ce6a <__retarget_lock_acquire_recursive>
 800cf62:	bf00      	nop
 800cf64:	200007fc 	.word	0x200007fc

0800cf68 <__malloc_unlock>:
 800cf68:	4801      	ldr	r0, [pc, #4]	; (800cf70 <__malloc_unlock+0x8>)
 800cf6a:	f7ff bf7f 	b.w	800ce6c <__retarget_lock_release_recursive>
 800cf6e:	bf00      	nop
 800cf70:	200007fc 	.word	0x200007fc

0800cf74 <_Balloc>:
 800cf74:	b570      	push	{r4, r5, r6, lr}
 800cf76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cf78:	4604      	mov	r4, r0
 800cf7a:	460d      	mov	r5, r1
 800cf7c:	b976      	cbnz	r6, 800cf9c <_Balloc+0x28>
 800cf7e:	2010      	movs	r0, #16
 800cf80:	f7fc fbba 	bl	80096f8 <malloc>
 800cf84:	4602      	mov	r2, r0
 800cf86:	6260      	str	r0, [r4, #36]	; 0x24
 800cf88:	b920      	cbnz	r0, 800cf94 <_Balloc+0x20>
 800cf8a:	4b18      	ldr	r3, [pc, #96]	; (800cfec <_Balloc+0x78>)
 800cf8c:	4818      	ldr	r0, [pc, #96]	; (800cff0 <_Balloc+0x7c>)
 800cf8e:	2166      	movs	r1, #102	; 0x66
 800cf90:	f000 fffc 	bl	800df8c <__assert_func>
 800cf94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf98:	6006      	str	r6, [r0, #0]
 800cf9a:	60c6      	str	r6, [r0, #12]
 800cf9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf9e:	68f3      	ldr	r3, [r6, #12]
 800cfa0:	b183      	cbz	r3, 800cfc4 <_Balloc+0x50>
 800cfa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfa4:	68db      	ldr	r3, [r3, #12]
 800cfa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cfaa:	b9b8      	cbnz	r0, 800cfdc <_Balloc+0x68>
 800cfac:	2101      	movs	r1, #1
 800cfae:	fa01 f605 	lsl.w	r6, r1, r5
 800cfb2:	1d72      	adds	r2, r6, #5
 800cfb4:	0092      	lsls	r2, r2, #2
 800cfb6:	4620      	mov	r0, r4
 800cfb8:	f000 fc9d 	bl	800d8f6 <_calloc_r>
 800cfbc:	b160      	cbz	r0, 800cfd8 <_Balloc+0x64>
 800cfbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cfc2:	e00e      	b.n	800cfe2 <_Balloc+0x6e>
 800cfc4:	2221      	movs	r2, #33	; 0x21
 800cfc6:	2104      	movs	r1, #4
 800cfc8:	4620      	mov	r0, r4
 800cfca:	f000 fc94 	bl	800d8f6 <_calloc_r>
 800cfce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfd0:	60f0      	str	r0, [r6, #12]
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1e4      	bne.n	800cfa2 <_Balloc+0x2e>
 800cfd8:	2000      	movs	r0, #0
 800cfda:	bd70      	pop	{r4, r5, r6, pc}
 800cfdc:	6802      	ldr	r2, [r0, #0]
 800cfde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfe8:	e7f7      	b.n	800cfda <_Balloc+0x66>
 800cfea:	bf00      	nop
 800cfec:	0800e98e 	.word	0x0800e98e
 800cff0:	0800eaf0 	.word	0x0800eaf0

0800cff4 <_Bfree>:
 800cff4:	b570      	push	{r4, r5, r6, lr}
 800cff6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cff8:	4605      	mov	r5, r0
 800cffa:	460c      	mov	r4, r1
 800cffc:	b976      	cbnz	r6, 800d01c <_Bfree+0x28>
 800cffe:	2010      	movs	r0, #16
 800d000:	f7fc fb7a 	bl	80096f8 <malloc>
 800d004:	4602      	mov	r2, r0
 800d006:	6268      	str	r0, [r5, #36]	; 0x24
 800d008:	b920      	cbnz	r0, 800d014 <_Bfree+0x20>
 800d00a:	4b09      	ldr	r3, [pc, #36]	; (800d030 <_Bfree+0x3c>)
 800d00c:	4809      	ldr	r0, [pc, #36]	; (800d034 <_Bfree+0x40>)
 800d00e:	218a      	movs	r1, #138	; 0x8a
 800d010:	f000 ffbc 	bl	800df8c <__assert_func>
 800d014:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d018:	6006      	str	r6, [r0, #0]
 800d01a:	60c6      	str	r6, [r0, #12]
 800d01c:	b13c      	cbz	r4, 800d02e <_Bfree+0x3a>
 800d01e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d020:	6862      	ldr	r2, [r4, #4]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d028:	6021      	str	r1, [r4, #0]
 800d02a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d02e:	bd70      	pop	{r4, r5, r6, pc}
 800d030:	0800e98e 	.word	0x0800e98e
 800d034:	0800eaf0 	.word	0x0800eaf0

0800d038 <__multadd>:
 800d038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d03c:	690d      	ldr	r5, [r1, #16]
 800d03e:	4607      	mov	r7, r0
 800d040:	460c      	mov	r4, r1
 800d042:	461e      	mov	r6, r3
 800d044:	f101 0c14 	add.w	ip, r1, #20
 800d048:	2000      	movs	r0, #0
 800d04a:	f8dc 3000 	ldr.w	r3, [ip]
 800d04e:	b299      	uxth	r1, r3
 800d050:	fb02 6101 	mla	r1, r2, r1, r6
 800d054:	0c1e      	lsrs	r6, r3, #16
 800d056:	0c0b      	lsrs	r3, r1, #16
 800d058:	fb02 3306 	mla	r3, r2, r6, r3
 800d05c:	b289      	uxth	r1, r1
 800d05e:	3001      	adds	r0, #1
 800d060:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d064:	4285      	cmp	r5, r0
 800d066:	f84c 1b04 	str.w	r1, [ip], #4
 800d06a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d06e:	dcec      	bgt.n	800d04a <__multadd+0x12>
 800d070:	b30e      	cbz	r6, 800d0b6 <__multadd+0x7e>
 800d072:	68a3      	ldr	r3, [r4, #8]
 800d074:	42ab      	cmp	r3, r5
 800d076:	dc19      	bgt.n	800d0ac <__multadd+0x74>
 800d078:	6861      	ldr	r1, [r4, #4]
 800d07a:	4638      	mov	r0, r7
 800d07c:	3101      	adds	r1, #1
 800d07e:	f7ff ff79 	bl	800cf74 <_Balloc>
 800d082:	4680      	mov	r8, r0
 800d084:	b928      	cbnz	r0, 800d092 <__multadd+0x5a>
 800d086:	4602      	mov	r2, r0
 800d088:	4b0c      	ldr	r3, [pc, #48]	; (800d0bc <__multadd+0x84>)
 800d08a:	480d      	ldr	r0, [pc, #52]	; (800d0c0 <__multadd+0x88>)
 800d08c:	21b5      	movs	r1, #181	; 0xb5
 800d08e:	f000 ff7d 	bl	800df8c <__assert_func>
 800d092:	6922      	ldr	r2, [r4, #16]
 800d094:	3202      	adds	r2, #2
 800d096:	f104 010c 	add.w	r1, r4, #12
 800d09a:	0092      	lsls	r2, r2, #2
 800d09c:	300c      	adds	r0, #12
 800d09e:	f7fc fb3b 	bl	8009718 <memcpy>
 800d0a2:	4621      	mov	r1, r4
 800d0a4:	4638      	mov	r0, r7
 800d0a6:	f7ff ffa5 	bl	800cff4 <_Bfree>
 800d0aa:	4644      	mov	r4, r8
 800d0ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d0b0:	3501      	adds	r5, #1
 800d0b2:	615e      	str	r6, [r3, #20]
 800d0b4:	6125      	str	r5, [r4, #16]
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0bc:	0800ea00 	.word	0x0800ea00
 800d0c0:	0800eaf0 	.word	0x0800eaf0

0800d0c4 <__s2b>:
 800d0c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0c8:	460c      	mov	r4, r1
 800d0ca:	4615      	mov	r5, r2
 800d0cc:	461f      	mov	r7, r3
 800d0ce:	2209      	movs	r2, #9
 800d0d0:	3308      	adds	r3, #8
 800d0d2:	4606      	mov	r6, r0
 800d0d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d0d8:	2100      	movs	r1, #0
 800d0da:	2201      	movs	r2, #1
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	db09      	blt.n	800d0f4 <__s2b+0x30>
 800d0e0:	4630      	mov	r0, r6
 800d0e2:	f7ff ff47 	bl	800cf74 <_Balloc>
 800d0e6:	b940      	cbnz	r0, 800d0fa <__s2b+0x36>
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	4b19      	ldr	r3, [pc, #100]	; (800d150 <__s2b+0x8c>)
 800d0ec:	4819      	ldr	r0, [pc, #100]	; (800d154 <__s2b+0x90>)
 800d0ee:	21ce      	movs	r1, #206	; 0xce
 800d0f0:	f000 ff4c 	bl	800df8c <__assert_func>
 800d0f4:	0052      	lsls	r2, r2, #1
 800d0f6:	3101      	adds	r1, #1
 800d0f8:	e7f0      	b.n	800d0dc <__s2b+0x18>
 800d0fa:	9b08      	ldr	r3, [sp, #32]
 800d0fc:	6143      	str	r3, [r0, #20]
 800d0fe:	2d09      	cmp	r5, #9
 800d100:	f04f 0301 	mov.w	r3, #1
 800d104:	6103      	str	r3, [r0, #16]
 800d106:	dd16      	ble.n	800d136 <__s2b+0x72>
 800d108:	f104 0909 	add.w	r9, r4, #9
 800d10c:	46c8      	mov	r8, r9
 800d10e:	442c      	add	r4, r5
 800d110:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d114:	4601      	mov	r1, r0
 800d116:	3b30      	subs	r3, #48	; 0x30
 800d118:	220a      	movs	r2, #10
 800d11a:	4630      	mov	r0, r6
 800d11c:	f7ff ff8c 	bl	800d038 <__multadd>
 800d120:	45a0      	cmp	r8, r4
 800d122:	d1f5      	bne.n	800d110 <__s2b+0x4c>
 800d124:	f1a5 0408 	sub.w	r4, r5, #8
 800d128:	444c      	add	r4, r9
 800d12a:	1b2d      	subs	r5, r5, r4
 800d12c:	1963      	adds	r3, r4, r5
 800d12e:	42bb      	cmp	r3, r7
 800d130:	db04      	blt.n	800d13c <__s2b+0x78>
 800d132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d136:	340a      	adds	r4, #10
 800d138:	2509      	movs	r5, #9
 800d13a:	e7f6      	b.n	800d12a <__s2b+0x66>
 800d13c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d140:	4601      	mov	r1, r0
 800d142:	3b30      	subs	r3, #48	; 0x30
 800d144:	220a      	movs	r2, #10
 800d146:	4630      	mov	r0, r6
 800d148:	f7ff ff76 	bl	800d038 <__multadd>
 800d14c:	e7ee      	b.n	800d12c <__s2b+0x68>
 800d14e:	bf00      	nop
 800d150:	0800ea00 	.word	0x0800ea00
 800d154:	0800eaf0 	.word	0x0800eaf0

0800d158 <__hi0bits>:
 800d158:	0c03      	lsrs	r3, r0, #16
 800d15a:	041b      	lsls	r3, r3, #16
 800d15c:	b9d3      	cbnz	r3, 800d194 <__hi0bits+0x3c>
 800d15e:	0400      	lsls	r0, r0, #16
 800d160:	2310      	movs	r3, #16
 800d162:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d166:	bf04      	itt	eq
 800d168:	0200      	lsleq	r0, r0, #8
 800d16a:	3308      	addeq	r3, #8
 800d16c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d170:	bf04      	itt	eq
 800d172:	0100      	lsleq	r0, r0, #4
 800d174:	3304      	addeq	r3, #4
 800d176:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d17a:	bf04      	itt	eq
 800d17c:	0080      	lsleq	r0, r0, #2
 800d17e:	3302      	addeq	r3, #2
 800d180:	2800      	cmp	r0, #0
 800d182:	db05      	blt.n	800d190 <__hi0bits+0x38>
 800d184:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d188:	f103 0301 	add.w	r3, r3, #1
 800d18c:	bf08      	it	eq
 800d18e:	2320      	moveq	r3, #32
 800d190:	4618      	mov	r0, r3
 800d192:	4770      	bx	lr
 800d194:	2300      	movs	r3, #0
 800d196:	e7e4      	b.n	800d162 <__hi0bits+0xa>

0800d198 <__lo0bits>:
 800d198:	6803      	ldr	r3, [r0, #0]
 800d19a:	f013 0207 	ands.w	r2, r3, #7
 800d19e:	4601      	mov	r1, r0
 800d1a0:	d00b      	beq.n	800d1ba <__lo0bits+0x22>
 800d1a2:	07da      	lsls	r2, r3, #31
 800d1a4:	d423      	bmi.n	800d1ee <__lo0bits+0x56>
 800d1a6:	0798      	lsls	r0, r3, #30
 800d1a8:	bf49      	itett	mi
 800d1aa:	085b      	lsrmi	r3, r3, #1
 800d1ac:	089b      	lsrpl	r3, r3, #2
 800d1ae:	2001      	movmi	r0, #1
 800d1b0:	600b      	strmi	r3, [r1, #0]
 800d1b2:	bf5c      	itt	pl
 800d1b4:	600b      	strpl	r3, [r1, #0]
 800d1b6:	2002      	movpl	r0, #2
 800d1b8:	4770      	bx	lr
 800d1ba:	b298      	uxth	r0, r3
 800d1bc:	b9a8      	cbnz	r0, 800d1ea <__lo0bits+0x52>
 800d1be:	0c1b      	lsrs	r3, r3, #16
 800d1c0:	2010      	movs	r0, #16
 800d1c2:	b2da      	uxtb	r2, r3
 800d1c4:	b90a      	cbnz	r2, 800d1ca <__lo0bits+0x32>
 800d1c6:	3008      	adds	r0, #8
 800d1c8:	0a1b      	lsrs	r3, r3, #8
 800d1ca:	071a      	lsls	r2, r3, #28
 800d1cc:	bf04      	itt	eq
 800d1ce:	091b      	lsreq	r3, r3, #4
 800d1d0:	3004      	addeq	r0, #4
 800d1d2:	079a      	lsls	r2, r3, #30
 800d1d4:	bf04      	itt	eq
 800d1d6:	089b      	lsreq	r3, r3, #2
 800d1d8:	3002      	addeq	r0, #2
 800d1da:	07da      	lsls	r2, r3, #31
 800d1dc:	d403      	bmi.n	800d1e6 <__lo0bits+0x4e>
 800d1de:	085b      	lsrs	r3, r3, #1
 800d1e0:	f100 0001 	add.w	r0, r0, #1
 800d1e4:	d005      	beq.n	800d1f2 <__lo0bits+0x5a>
 800d1e6:	600b      	str	r3, [r1, #0]
 800d1e8:	4770      	bx	lr
 800d1ea:	4610      	mov	r0, r2
 800d1ec:	e7e9      	b.n	800d1c2 <__lo0bits+0x2a>
 800d1ee:	2000      	movs	r0, #0
 800d1f0:	4770      	bx	lr
 800d1f2:	2020      	movs	r0, #32
 800d1f4:	4770      	bx	lr
	...

0800d1f8 <__i2b>:
 800d1f8:	b510      	push	{r4, lr}
 800d1fa:	460c      	mov	r4, r1
 800d1fc:	2101      	movs	r1, #1
 800d1fe:	f7ff feb9 	bl	800cf74 <_Balloc>
 800d202:	4602      	mov	r2, r0
 800d204:	b928      	cbnz	r0, 800d212 <__i2b+0x1a>
 800d206:	4b05      	ldr	r3, [pc, #20]	; (800d21c <__i2b+0x24>)
 800d208:	4805      	ldr	r0, [pc, #20]	; (800d220 <__i2b+0x28>)
 800d20a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d20e:	f000 febd 	bl	800df8c <__assert_func>
 800d212:	2301      	movs	r3, #1
 800d214:	6144      	str	r4, [r0, #20]
 800d216:	6103      	str	r3, [r0, #16]
 800d218:	bd10      	pop	{r4, pc}
 800d21a:	bf00      	nop
 800d21c:	0800ea00 	.word	0x0800ea00
 800d220:	0800eaf0 	.word	0x0800eaf0

0800d224 <__multiply>:
 800d224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d228:	4691      	mov	r9, r2
 800d22a:	690a      	ldr	r2, [r1, #16]
 800d22c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d230:	429a      	cmp	r2, r3
 800d232:	bfb8      	it	lt
 800d234:	460b      	movlt	r3, r1
 800d236:	460c      	mov	r4, r1
 800d238:	bfbc      	itt	lt
 800d23a:	464c      	movlt	r4, r9
 800d23c:	4699      	movlt	r9, r3
 800d23e:	6927      	ldr	r7, [r4, #16]
 800d240:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d244:	68a3      	ldr	r3, [r4, #8]
 800d246:	6861      	ldr	r1, [r4, #4]
 800d248:	eb07 060a 	add.w	r6, r7, sl
 800d24c:	42b3      	cmp	r3, r6
 800d24e:	b085      	sub	sp, #20
 800d250:	bfb8      	it	lt
 800d252:	3101      	addlt	r1, #1
 800d254:	f7ff fe8e 	bl	800cf74 <_Balloc>
 800d258:	b930      	cbnz	r0, 800d268 <__multiply+0x44>
 800d25a:	4602      	mov	r2, r0
 800d25c:	4b44      	ldr	r3, [pc, #272]	; (800d370 <__multiply+0x14c>)
 800d25e:	4845      	ldr	r0, [pc, #276]	; (800d374 <__multiply+0x150>)
 800d260:	f240 115d 	movw	r1, #349	; 0x15d
 800d264:	f000 fe92 	bl	800df8c <__assert_func>
 800d268:	f100 0514 	add.w	r5, r0, #20
 800d26c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d270:	462b      	mov	r3, r5
 800d272:	2200      	movs	r2, #0
 800d274:	4543      	cmp	r3, r8
 800d276:	d321      	bcc.n	800d2bc <__multiply+0x98>
 800d278:	f104 0314 	add.w	r3, r4, #20
 800d27c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d280:	f109 0314 	add.w	r3, r9, #20
 800d284:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d288:	9202      	str	r2, [sp, #8]
 800d28a:	1b3a      	subs	r2, r7, r4
 800d28c:	3a15      	subs	r2, #21
 800d28e:	f022 0203 	bic.w	r2, r2, #3
 800d292:	3204      	adds	r2, #4
 800d294:	f104 0115 	add.w	r1, r4, #21
 800d298:	428f      	cmp	r7, r1
 800d29a:	bf38      	it	cc
 800d29c:	2204      	movcc	r2, #4
 800d29e:	9201      	str	r2, [sp, #4]
 800d2a0:	9a02      	ldr	r2, [sp, #8]
 800d2a2:	9303      	str	r3, [sp, #12]
 800d2a4:	429a      	cmp	r2, r3
 800d2a6:	d80c      	bhi.n	800d2c2 <__multiply+0x9e>
 800d2a8:	2e00      	cmp	r6, #0
 800d2aa:	dd03      	ble.n	800d2b4 <__multiply+0x90>
 800d2ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d05a      	beq.n	800d36a <__multiply+0x146>
 800d2b4:	6106      	str	r6, [r0, #16]
 800d2b6:	b005      	add	sp, #20
 800d2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2bc:	f843 2b04 	str.w	r2, [r3], #4
 800d2c0:	e7d8      	b.n	800d274 <__multiply+0x50>
 800d2c2:	f8b3 a000 	ldrh.w	sl, [r3]
 800d2c6:	f1ba 0f00 	cmp.w	sl, #0
 800d2ca:	d024      	beq.n	800d316 <__multiply+0xf2>
 800d2cc:	f104 0e14 	add.w	lr, r4, #20
 800d2d0:	46a9      	mov	r9, r5
 800d2d2:	f04f 0c00 	mov.w	ip, #0
 800d2d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d2da:	f8d9 1000 	ldr.w	r1, [r9]
 800d2de:	fa1f fb82 	uxth.w	fp, r2
 800d2e2:	b289      	uxth	r1, r1
 800d2e4:	fb0a 110b 	mla	r1, sl, fp, r1
 800d2e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d2ec:	f8d9 2000 	ldr.w	r2, [r9]
 800d2f0:	4461      	add	r1, ip
 800d2f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d2f6:	fb0a c20b 	mla	r2, sl, fp, ip
 800d2fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d2fe:	b289      	uxth	r1, r1
 800d300:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d304:	4577      	cmp	r7, lr
 800d306:	f849 1b04 	str.w	r1, [r9], #4
 800d30a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d30e:	d8e2      	bhi.n	800d2d6 <__multiply+0xb2>
 800d310:	9a01      	ldr	r2, [sp, #4]
 800d312:	f845 c002 	str.w	ip, [r5, r2]
 800d316:	9a03      	ldr	r2, [sp, #12]
 800d318:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d31c:	3304      	adds	r3, #4
 800d31e:	f1b9 0f00 	cmp.w	r9, #0
 800d322:	d020      	beq.n	800d366 <__multiply+0x142>
 800d324:	6829      	ldr	r1, [r5, #0]
 800d326:	f104 0c14 	add.w	ip, r4, #20
 800d32a:	46ae      	mov	lr, r5
 800d32c:	f04f 0a00 	mov.w	sl, #0
 800d330:	f8bc b000 	ldrh.w	fp, [ip]
 800d334:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d338:	fb09 220b 	mla	r2, r9, fp, r2
 800d33c:	4492      	add	sl, r2
 800d33e:	b289      	uxth	r1, r1
 800d340:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d344:	f84e 1b04 	str.w	r1, [lr], #4
 800d348:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d34c:	f8be 1000 	ldrh.w	r1, [lr]
 800d350:	0c12      	lsrs	r2, r2, #16
 800d352:	fb09 1102 	mla	r1, r9, r2, r1
 800d356:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d35a:	4567      	cmp	r7, ip
 800d35c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d360:	d8e6      	bhi.n	800d330 <__multiply+0x10c>
 800d362:	9a01      	ldr	r2, [sp, #4]
 800d364:	50a9      	str	r1, [r5, r2]
 800d366:	3504      	adds	r5, #4
 800d368:	e79a      	b.n	800d2a0 <__multiply+0x7c>
 800d36a:	3e01      	subs	r6, #1
 800d36c:	e79c      	b.n	800d2a8 <__multiply+0x84>
 800d36e:	bf00      	nop
 800d370:	0800ea00 	.word	0x0800ea00
 800d374:	0800eaf0 	.word	0x0800eaf0

0800d378 <__pow5mult>:
 800d378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d37c:	4615      	mov	r5, r2
 800d37e:	f012 0203 	ands.w	r2, r2, #3
 800d382:	4606      	mov	r6, r0
 800d384:	460f      	mov	r7, r1
 800d386:	d007      	beq.n	800d398 <__pow5mult+0x20>
 800d388:	4c25      	ldr	r4, [pc, #148]	; (800d420 <__pow5mult+0xa8>)
 800d38a:	3a01      	subs	r2, #1
 800d38c:	2300      	movs	r3, #0
 800d38e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d392:	f7ff fe51 	bl	800d038 <__multadd>
 800d396:	4607      	mov	r7, r0
 800d398:	10ad      	asrs	r5, r5, #2
 800d39a:	d03d      	beq.n	800d418 <__pow5mult+0xa0>
 800d39c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d39e:	b97c      	cbnz	r4, 800d3c0 <__pow5mult+0x48>
 800d3a0:	2010      	movs	r0, #16
 800d3a2:	f7fc f9a9 	bl	80096f8 <malloc>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	6270      	str	r0, [r6, #36]	; 0x24
 800d3aa:	b928      	cbnz	r0, 800d3b8 <__pow5mult+0x40>
 800d3ac:	4b1d      	ldr	r3, [pc, #116]	; (800d424 <__pow5mult+0xac>)
 800d3ae:	481e      	ldr	r0, [pc, #120]	; (800d428 <__pow5mult+0xb0>)
 800d3b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d3b4:	f000 fdea 	bl	800df8c <__assert_func>
 800d3b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3bc:	6004      	str	r4, [r0, #0]
 800d3be:	60c4      	str	r4, [r0, #12]
 800d3c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d3c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3c8:	b94c      	cbnz	r4, 800d3de <__pow5mult+0x66>
 800d3ca:	f240 2171 	movw	r1, #625	; 0x271
 800d3ce:	4630      	mov	r0, r6
 800d3d0:	f7ff ff12 	bl	800d1f8 <__i2b>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3da:	4604      	mov	r4, r0
 800d3dc:	6003      	str	r3, [r0, #0]
 800d3de:	f04f 0900 	mov.w	r9, #0
 800d3e2:	07eb      	lsls	r3, r5, #31
 800d3e4:	d50a      	bpl.n	800d3fc <__pow5mult+0x84>
 800d3e6:	4639      	mov	r1, r7
 800d3e8:	4622      	mov	r2, r4
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	f7ff ff1a 	bl	800d224 <__multiply>
 800d3f0:	4639      	mov	r1, r7
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	4630      	mov	r0, r6
 800d3f6:	f7ff fdfd 	bl	800cff4 <_Bfree>
 800d3fa:	4647      	mov	r7, r8
 800d3fc:	106d      	asrs	r5, r5, #1
 800d3fe:	d00b      	beq.n	800d418 <__pow5mult+0xa0>
 800d400:	6820      	ldr	r0, [r4, #0]
 800d402:	b938      	cbnz	r0, 800d414 <__pow5mult+0x9c>
 800d404:	4622      	mov	r2, r4
 800d406:	4621      	mov	r1, r4
 800d408:	4630      	mov	r0, r6
 800d40a:	f7ff ff0b 	bl	800d224 <__multiply>
 800d40e:	6020      	str	r0, [r4, #0]
 800d410:	f8c0 9000 	str.w	r9, [r0]
 800d414:	4604      	mov	r4, r0
 800d416:	e7e4      	b.n	800d3e2 <__pow5mult+0x6a>
 800d418:	4638      	mov	r0, r7
 800d41a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d41e:	bf00      	nop
 800d420:	0800ec40 	.word	0x0800ec40
 800d424:	0800e98e 	.word	0x0800e98e
 800d428:	0800eaf0 	.word	0x0800eaf0

0800d42c <__lshift>:
 800d42c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d430:	460c      	mov	r4, r1
 800d432:	6849      	ldr	r1, [r1, #4]
 800d434:	6923      	ldr	r3, [r4, #16]
 800d436:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d43a:	68a3      	ldr	r3, [r4, #8]
 800d43c:	4607      	mov	r7, r0
 800d43e:	4691      	mov	r9, r2
 800d440:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d444:	f108 0601 	add.w	r6, r8, #1
 800d448:	42b3      	cmp	r3, r6
 800d44a:	db0b      	blt.n	800d464 <__lshift+0x38>
 800d44c:	4638      	mov	r0, r7
 800d44e:	f7ff fd91 	bl	800cf74 <_Balloc>
 800d452:	4605      	mov	r5, r0
 800d454:	b948      	cbnz	r0, 800d46a <__lshift+0x3e>
 800d456:	4602      	mov	r2, r0
 800d458:	4b2a      	ldr	r3, [pc, #168]	; (800d504 <__lshift+0xd8>)
 800d45a:	482b      	ldr	r0, [pc, #172]	; (800d508 <__lshift+0xdc>)
 800d45c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d460:	f000 fd94 	bl	800df8c <__assert_func>
 800d464:	3101      	adds	r1, #1
 800d466:	005b      	lsls	r3, r3, #1
 800d468:	e7ee      	b.n	800d448 <__lshift+0x1c>
 800d46a:	2300      	movs	r3, #0
 800d46c:	f100 0114 	add.w	r1, r0, #20
 800d470:	f100 0210 	add.w	r2, r0, #16
 800d474:	4618      	mov	r0, r3
 800d476:	4553      	cmp	r3, sl
 800d478:	db37      	blt.n	800d4ea <__lshift+0xbe>
 800d47a:	6920      	ldr	r0, [r4, #16]
 800d47c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d480:	f104 0314 	add.w	r3, r4, #20
 800d484:	f019 091f 	ands.w	r9, r9, #31
 800d488:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d48c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d490:	d02f      	beq.n	800d4f2 <__lshift+0xc6>
 800d492:	f1c9 0e20 	rsb	lr, r9, #32
 800d496:	468a      	mov	sl, r1
 800d498:	f04f 0c00 	mov.w	ip, #0
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	fa02 f209 	lsl.w	r2, r2, r9
 800d4a2:	ea42 020c 	orr.w	r2, r2, ip
 800d4a6:	f84a 2b04 	str.w	r2, [sl], #4
 800d4aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4ae:	4298      	cmp	r0, r3
 800d4b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d4b4:	d8f2      	bhi.n	800d49c <__lshift+0x70>
 800d4b6:	1b03      	subs	r3, r0, r4
 800d4b8:	3b15      	subs	r3, #21
 800d4ba:	f023 0303 	bic.w	r3, r3, #3
 800d4be:	3304      	adds	r3, #4
 800d4c0:	f104 0215 	add.w	r2, r4, #21
 800d4c4:	4290      	cmp	r0, r2
 800d4c6:	bf38      	it	cc
 800d4c8:	2304      	movcc	r3, #4
 800d4ca:	f841 c003 	str.w	ip, [r1, r3]
 800d4ce:	f1bc 0f00 	cmp.w	ip, #0
 800d4d2:	d001      	beq.n	800d4d8 <__lshift+0xac>
 800d4d4:	f108 0602 	add.w	r6, r8, #2
 800d4d8:	3e01      	subs	r6, #1
 800d4da:	4638      	mov	r0, r7
 800d4dc:	612e      	str	r6, [r5, #16]
 800d4de:	4621      	mov	r1, r4
 800d4e0:	f7ff fd88 	bl	800cff4 <_Bfree>
 800d4e4:	4628      	mov	r0, r5
 800d4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4ee:	3301      	adds	r3, #1
 800d4f0:	e7c1      	b.n	800d476 <__lshift+0x4a>
 800d4f2:	3904      	subs	r1, #4
 800d4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d4fc:	4298      	cmp	r0, r3
 800d4fe:	d8f9      	bhi.n	800d4f4 <__lshift+0xc8>
 800d500:	e7ea      	b.n	800d4d8 <__lshift+0xac>
 800d502:	bf00      	nop
 800d504:	0800ea00 	.word	0x0800ea00
 800d508:	0800eaf0 	.word	0x0800eaf0

0800d50c <__mcmp>:
 800d50c:	b530      	push	{r4, r5, lr}
 800d50e:	6902      	ldr	r2, [r0, #16]
 800d510:	690c      	ldr	r4, [r1, #16]
 800d512:	1b12      	subs	r2, r2, r4
 800d514:	d10e      	bne.n	800d534 <__mcmp+0x28>
 800d516:	f100 0314 	add.w	r3, r0, #20
 800d51a:	3114      	adds	r1, #20
 800d51c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d520:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d524:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d528:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d52c:	42a5      	cmp	r5, r4
 800d52e:	d003      	beq.n	800d538 <__mcmp+0x2c>
 800d530:	d305      	bcc.n	800d53e <__mcmp+0x32>
 800d532:	2201      	movs	r2, #1
 800d534:	4610      	mov	r0, r2
 800d536:	bd30      	pop	{r4, r5, pc}
 800d538:	4283      	cmp	r3, r0
 800d53a:	d3f3      	bcc.n	800d524 <__mcmp+0x18>
 800d53c:	e7fa      	b.n	800d534 <__mcmp+0x28>
 800d53e:	f04f 32ff 	mov.w	r2, #4294967295
 800d542:	e7f7      	b.n	800d534 <__mcmp+0x28>

0800d544 <__mdiff>:
 800d544:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d548:	460c      	mov	r4, r1
 800d54a:	4606      	mov	r6, r0
 800d54c:	4611      	mov	r1, r2
 800d54e:	4620      	mov	r0, r4
 800d550:	4690      	mov	r8, r2
 800d552:	f7ff ffdb 	bl	800d50c <__mcmp>
 800d556:	1e05      	subs	r5, r0, #0
 800d558:	d110      	bne.n	800d57c <__mdiff+0x38>
 800d55a:	4629      	mov	r1, r5
 800d55c:	4630      	mov	r0, r6
 800d55e:	f7ff fd09 	bl	800cf74 <_Balloc>
 800d562:	b930      	cbnz	r0, 800d572 <__mdiff+0x2e>
 800d564:	4b3a      	ldr	r3, [pc, #232]	; (800d650 <__mdiff+0x10c>)
 800d566:	4602      	mov	r2, r0
 800d568:	f240 2132 	movw	r1, #562	; 0x232
 800d56c:	4839      	ldr	r0, [pc, #228]	; (800d654 <__mdiff+0x110>)
 800d56e:	f000 fd0d 	bl	800df8c <__assert_func>
 800d572:	2301      	movs	r3, #1
 800d574:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d578:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d57c:	bfa4      	itt	ge
 800d57e:	4643      	movge	r3, r8
 800d580:	46a0      	movge	r8, r4
 800d582:	4630      	mov	r0, r6
 800d584:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d588:	bfa6      	itte	ge
 800d58a:	461c      	movge	r4, r3
 800d58c:	2500      	movge	r5, #0
 800d58e:	2501      	movlt	r5, #1
 800d590:	f7ff fcf0 	bl	800cf74 <_Balloc>
 800d594:	b920      	cbnz	r0, 800d5a0 <__mdiff+0x5c>
 800d596:	4b2e      	ldr	r3, [pc, #184]	; (800d650 <__mdiff+0x10c>)
 800d598:	4602      	mov	r2, r0
 800d59a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d59e:	e7e5      	b.n	800d56c <__mdiff+0x28>
 800d5a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d5a4:	6926      	ldr	r6, [r4, #16]
 800d5a6:	60c5      	str	r5, [r0, #12]
 800d5a8:	f104 0914 	add.w	r9, r4, #20
 800d5ac:	f108 0514 	add.w	r5, r8, #20
 800d5b0:	f100 0e14 	add.w	lr, r0, #20
 800d5b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d5b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d5bc:	f108 0210 	add.w	r2, r8, #16
 800d5c0:	46f2      	mov	sl, lr
 800d5c2:	2100      	movs	r1, #0
 800d5c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d5cc:	fa1f f883 	uxth.w	r8, r3
 800d5d0:	fa11 f18b 	uxtah	r1, r1, fp
 800d5d4:	0c1b      	lsrs	r3, r3, #16
 800d5d6:	eba1 0808 	sub.w	r8, r1, r8
 800d5da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d5e2:	fa1f f888 	uxth.w	r8, r8
 800d5e6:	1419      	asrs	r1, r3, #16
 800d5e8:	454e      	cmp	r6, r9
 800d5ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d5ee:	f84a 3b04 	str.w	r3, [sl], #4
 800d5f2:	d8e7      	bhi.n	800d5c4 <__mdiff+0x80>
 800d5f4:	1b33      	subs	r3, r6, r4
 800d5f6:	3b15      	subs	r3, #21
 800d5f8:	f023 0303 	bic.w	r3, r3, #3
 800d5fc:	3304      	adds	r3, #4
 800d5fe:	3415      	adds	r4, #21
 800d600:	42a6      	cmp	r6, r4
 800d602:	bf38      	it	cc
 800d604:	2304      	movcc	r3, #4
 800d606:	441d      	add	r5, r3
 800d608:	4473      	add	r3, lr
 800d60a:	469e      	mov	lr, r3
 800d60c:	462e      	mov	r6, r5
 800d60e:	4566      	cmp	r6, ip
 800d610:	d30e      	bcc.n	800d630 <__mdiff+0xec>
 800d612:	f10c 0203 	add.w	r2, ip, #3
 800d616:	1b52      	subs	r2, r2, r5
 800d618:	f022 0203 	bic.w	r2, r2, #3
 800d61c:	3d03      	subs	r5, #3
 800d61e:	45ac      	cmp	ip, r5
 800d620:	bf38      	it	cc
 800d622:	2200      	movcc	r2, #0
 800d624:	441a      	add	r2, r3
 800d626:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d62a:	b17b      	cbz	r3, 800d64c <__mdiff+0x108>
 800d62c:	6107      	str	r7, [r0, #16]
 800d62e:	e7a3      	b.n	800d578 <__mdiff+0x34>
 800d630:	f856 8b04 	ldr.w	r8, [r6], #4
 800d634:	fa11 f288 	uxtah	r2, r1, r8
 800d638:	1414      	asrs	r4, r2, #16
 800d63a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d63e:	b292      	uxth	r2, r2
 800d640:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d644:	f84e 2b04 	str.w	r2, [lr], #4
 800d648:	1421      	asrs	r1, r4, #16
 800d64a:	e7e0      	b.n	800d60e <__mdiff+0xca>
 800d64c:	3f01      	subs	r7, #1
 800d64e:	e7ea      	b.n	800d626 <__mdiff+0xe2>
 800d650:	0800ea00 	.word	0x0800ea00
 800d654:	0800eaf0 	.word	0x0800eaf0

0800d658 <__ulp>:
 800d658:	b082      	sub	sp, #8
 800d65a:	ed8d 0b00 	vstr	d0, [sp]
 800d65e:	9b01      	ldr	r3, [sp, #4]
 800d660:	4912      	ldr	r1, [pc, #72]	; (800d6ac <__ulp+0x54>)
 800d662:	4019      	ands	r1, r3
 800d664:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d668:	2900      	cmp	r1, #0
 800d66a:	dd05      	ble.n	800d678 <__ulp+0x20>
 800d66c:	2200      	movs	r2, #0
 800d66e:	460b      	mov	r3, r1
 800d670:	ec43 2b10 	vmov	d0, r2, r3
 800d674:	b002      	add	sp, #8
 800d676:	4770      	bx	lr
 800d678:	4249      	negs	r1, r1
 800d67a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d67e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d682:	f04f 0200 	mov.w	r2, #0
 800d686:	f04f 0300 	mov.w	r3, #0
 800d68a:	da04      	bge.n	800d696 <__ulp+0x3e>
 800d68c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d690:	fa41 f300 	asr.w	r3, r1, r0
 800d694:	e7ec      	b.n	800d670 <__ulp+0x18>
 800d696:	f1a0 0114 	sub.w	r1, r0, #20
 800d69a:	291e      	cmp	r1, #30
 800d69c:	bfda      	itte	le
 800d69e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d6a2:	fa20 f101 	lsrle.w	r1, r0, r1
 800d6a6:	2101      	movgt	r1, #1
 800d6a8:	460a      	mov	r2, r1
 800d6aa:	e7e1      	b.n	800d670 <__ulp+0x18>
 800d6ac:	7ff00000 	.word	0x7ff00000

0800d6b0 <__b2d>:
 800d6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6b2:	6905      	ldr	r5, [r0, #16]
 800d6b4:	f100 0714 	add.w	r7, r0, #20
 800d6b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d6bc:	1f2e      	subs	r6, r5, #4
 800d6be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	f7ff fd48 	bl	800d158 <__hi0bits>
 800d6c8:	f1c0 0320 	rsb	r3, r0, #32
 800d6cc:	280a      	cmp	r0, #10
 800d6ce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d74c <__b2d+0x9c>
 800d6d2:	600b      	str	r3, [r1, #0]
 800d6d4:	dc14      	bgt.n	800d700 <__b2d+0x50>
 800d6d6:	f1c0 0e0b 	rsb	lr, r0, #11
 800d6da:	fa24 f10e 	lsr.w	r1, r4, lr
 800d6de:	42b7      	cmp	r7, r6
 800d6e0:	ea41 030c 	orr.w	r3, r1, ip
 800d6e4:	bf34      	ite	cc
 800d6e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d6ea:	2100      	movcs	r1, #0
 800d6ec:	3015      	adds	r0, #21
 800d6ee:	fa04 f000 	lsl.w	r0, r4, r0
 800d6f2:	fa21 f10e 	lsr.w	r1, r1, lr
 800d6f6:	ea40 0201 	orr.w	r2, r0, r1
 800d6fa:	ec43 2b10 	vmov	d0, r2, r3
 800d6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d700:	42b7      	cmp	r7, r6
 800d702:	bf3a      	itte	cc
 800d704:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d708:	f1a5 0608 	subcc.w	r6, r5, #8
 800d70c:	2100      	movcs	r1, #0
 800d70e:	380b      	subs	r0, #11
 800d710:	d017      	beq.n	800d742 <__b2d+0x92>
 800d712:	f1c0 0c20 	rsb	ip, r0, #32
 800d716:	fa04 f500 	lsl.w	r5, r4, r0
 800d71a:	42be      	cmp	r6, r7
 800d71c:	fa21 f40c 	lsr.w	r4, r1, ip
 800d720:	ea45 0504 	orr.w	r5, r5, r4
 800d724:	bf8c      	ite	hi
 800d726:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d72a:	2400      	movls	r4, #0
 800d72c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d730:	fa01 f000 	lsl.w	r0, r1, r0
 800d734:	fa24 f40c 	lsr.w	r4, r4, ip
 800d738:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d73c:	ea40 0204 	orr.w	r2, r0, r4
 800d740:	e7db      	b.n	800d6fa <__b2d+0x4a>
 800d742:	ea44 030c 	orr.w	r3, r4, ip
 800d746:	460a      	mov	r2, r1
 800d748:	e7d7      	b.n	800d6fa <__b2d+0x4a>
 800d74a:	bf00      	nop
 800d74c:	3ff00000 	.word	0x3ff00000

0800d750 <__d2b>:
 800d750:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d754:	4689      	mov	r9, r1
 800d756:	2101      	movs	r1, #1
 800d758:	ec57 6b10 	vmov	r6, r7, d0
 800d75c:	4690      	mov	r8, r2
 800d75e:	f7ff fc09 	bl	800cf74 <_Balloc>
 800d762:	4604      	mov	r4, r0
 800d764:	b930      	cbnz	r0, 800d774 <__d2b+0x24>
 800d766:	4602      	mov	r2, r0
 800d768:	4b25      	ldr	r3, [pc, #148]	; (800d800 <__d2b+0xb0>)
 800d76a:	4826      	ldr	r0, [pc, #152]	; (800d804 <__d2b+0xb4>)
 800d76c:	f240 310a 	movw	r1, #778	; 0x30a
 800d770:	f000 fc0c 	bl	800df8c <__assert_func>
 800d774:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d778:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d77c:	bb35      	cbnz	r5, 800d7cc <__d2b+0x7c>
 800d77e:	2e00      	cmp	r6, #0
 800d780:	9301      	str	r3, [sp, #4]
 800d782:	d028      	beq.n	800d7d6 <__d2b+0x86>
 800d784:	4668      	mov	r0, sp
 800d786:	9600      	str	r6, [sp, #0]
 800d788:	f7ff fd06 	bl	800d198 <__lo0bits>
 800d78c:	9900      	ldr	r1, [sp, #0]
 800d78e:	b300      	cbz	r0, 800d7d2 <__d2b+0x82>
 800d790:	9a01      	ldr	r2, [sp, #4]
 800d792:	f1c0 0320 	rsb	r3, r0, #32
 800d796:	fa02 f303 	lsl.w	r3, r2, r3
 800d79a:	430b      	orrs	r3, r1
 800d79c:	40c2      	lsrs	r2, r0
 800d79e:	6163      	str	r3, [r4, #20]
 800d7a0:	9201      	str	r2, [sp, #4]
 800d7a2:	9b01      	ldr	r3, [sp, #4]
 800d7a4:	61a3      	str	r3, [r4, #24]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	bf14      	ite	ne
 800d7aa:	2202      	movne	r2, #2
 800d7ac:	2201      	moveq	r2, #1
 800d7ae:	6122      	str	r2, [r4, #16]
 800d7b0:	b1d5      	cbz	r5, 800d7e8 <__d2b+0x98>
 800d7b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d7b6:	4405      	add	r5, r0
 800d7b8:	f8c9 5000 	str.w	r5, [r9]
 800d7bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d7c0:	f8c8 0000 	str.w	r0, [r8]
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	b003      	add	sp, #12
 800d7c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7d0:	e7d5      	b.n	800d77e <__d2b+0x2e>
 800d7d2:	6161      	str	r1, [r4, #20]
 800d7d4:	e7e5      	b.n	800d7a2 <__d2b+0x52>
 800d7d6:	a801      	add	r0, sp, #4
 800d7d8:	f7ff fcde 	bl	800d198 <__lo0bits>
 800d7dc:	9b01      	ldr	r3, [sp, #4]
 800d7de:	6163      	str	r3, [r4, #20]
 800d7e0:	2201      	movs	r2, #1
 800d7e2:	6122      	str	r2, [r4, #16]
 800d7e4:	3020      	adds	r0, #32
 800d7e6:	e7e3      	b.n	800d7b0 <__d2b+0x60>
 800d7e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7f0:	f8c9 0000 	str.w	r0, [r9]
 800d7f4:	6918      	ldr	r0, [r3, #16]
 800d7f6:	f7ff fcaf 	bl	800d158 <__hi0bits>
 800d7fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7fe:	e7df      	b.n	800d7c0 <__d2b+0x70>
 800d800:	0800ea00 	.word	0x0800ea00
 800d804:	0800eaf0 	.word	0x0800eaf0

0800d808 <__ratio>:
 800d808:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d80c:	4688      	mov	r8, r1
 800d80e:	4669      	mov	r1, sp
 800d810:	4681      	mov	r9, r0
 800d812:	f7ff ff4d 	bl	800d6b0 <__b2d>
 800d816:	a901      	add	r1, sp, #4
 800d818:	4640      	mov	r0, r8
 800d81a:	ec55 4b10 	vmov	r4, r5, d0
 800d81e:	f7ff ff47 	bl	800d6b0 <__b2d>
 800d822:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d826:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d82a:	eba3 0c02 	sub.w	ip, r3, r2
 800d82e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d832:	1a9b      	subs	r3, r3, r2
 800d834:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d838:	ec51 0b10 	vmov	r0, r1, d0
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	bfd6      	itet	le
 800d840:	460a      	movle	r2, r1
 800d842:	462a      	movgt	r2, r5
 800d844:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d848:	468b      	mov	fp, r1
 800d84a:	462f      	mov	r7, r5
 800d84c:	bfd4      	ite	le
 800d84e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d852:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d856:	4620      	mov	r0, r4
 800d858:	ee10 2a10 	vmov	r2, s0
 800d85c:	465b      	mov	r3, fp
 800d85e:	4639      	mov	r1, r7
 800d860:	f7f2 ffcc 	bl	80007fc <__aeabi_ddiv>
 800d864:	ec41 0b10 	vmov	d0, r0, r1
 800d868:	b003      	add	sp, #12
 800d86a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d86e <__copybits>:
 800d86e:	3901      	subs	r1, #1
 800d870:	b570      	push	{r4, r5, r6, lr}
 800d872:	1149      	asrs	r1, r1, #5
 800d874:	6914      	ldr	r4, [r2, #16]
 800d876:	3101      	adds	r1, #1
 800d878:	f102 0314 	add.w	r3, r2, #20
 800d87c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d880:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d884:	1f05      	subs	r5, r0, #4
 800d886:	42a3      	cmp	r3, r4
 800d888:	d30c      	bcc.n	800d8a4 <__copybits+0x36>
 800d88a:	1aa3      	subs	r3, r4, r2
 800d88c:	3b11      	subs	r3, #17
 800d88e:	f023 0303 	bic.w	r3, r3, #3
 800d892:	3211      	adds	r2, #17
 800d894:	42a2      	cmp	r2, r4
 800d896:	bf88      	it	hi
 800d898:	2300      	movhi	r3, #0
 800d89a:	4418      	add	r0, r3
 800d89c:	2300      	movs	r3, #0
 800d89e:	4288      	cmp	r0, r1
 800d8a0:	d305      	bcc.n	800d8ae <__copybits+0x40>
 800d8a2:	bd70      	pop	{r4, r5, r6, pc}
 800d8a4:	f853 6b04 	ldr.w	r6, [r3], #4
 800d8a8:	f845 6f04 	str.w	r6, [r5, #4]!
 800d8ac:	e7eb      	b.n	800d886 <__copybits+0x18>
 800d8ae:	f840 3b04 	str.w	r3, [r0], #4
 800d8b2:	e7f4      	b.n	800d89e <__copybits+0x30>

0800d8b4 <__any_on>:
 800d8b4:	f100 0214 	add.w	r2, r0, #20
 800d8b8:	6900      	ldr	r0, [r0, #16]
 800d8ba:	114b      	asrs	r3, r1, #5
 800d8bc:	4298      	cmp	r0, r3
 800d8be:	b510      	push	{r4, lr}
 800d8c0:	db11      	blt.n	800d8e6 <__any_on+0x32>
 800d8c2:	dd0a      	ble.n	800d8da <__any_on+0x26>
 800d8c4:	f011 011f 	ands.w	r1, r1, #31
 800d8c8:	d007      	beq.n	800d8da <__any_on+0x26>
 800d8ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d8ce:	fa24 f001 	lsr.w	r0, r4, r1
 800d8d2:	fa00 f101 	lsl.w	r1, r0, r1
 800d8d6:	428c      	cmp	r4, r1
 800d8d8:	d10b      	bne.n	800d8f2 <__any_on+0x3e>
 800d8da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d803      	bhi.n	800d8ea <__any_on+0x36>
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	bd10      	pop	{r4, pc}
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	e7f7      	b.n	800d8da <__any_on+0x26>
 800d8ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8ee:	2900      	cmp	r1, #0
 800d8f0:	d0f5      	beq.n	800d8de <__any_on+0x2a>
 800d8f2:	2001      	movs	r0, #1
 800d8f4:	e7f6      	b.n	800d8e4 <__any_on+0x30>

0800d8f6 <_calloc_r>:
 800d8f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8f8:	fba1 2402 	umull	r2, r4, r1, r2
 800d8fc:	b94c      	cbnz	r4, 800d912 <_calloc_r+0x1c>
 800d8fe:	4611      	mov	r1, r2
 800d900:	9201      	str	r2, [sp, #4]
 800d902:	f7fb ff8b 	bl	800981c <_malloc_r>
 800d906:	9a01      	ldr	r2, [sp, #4]
 800d908:	4605      	mov	r5, r0
 800d90a:	b930      	cbnz	r0, 800d91a <_calloc_r+0x24>
 800d90c:	4628      	mov	r0, r5
 800d90e:	b003      	add	sp, #12
 800d910:	bd30      	pop	{r4, r5, pc}
 800d912:	220c      	movs	r2, #12
 800d914:	6002      	str	r2, [r0, #0]
 800d916:	2500      	movs	r5, #0
 800d918:	e7f8      	b.n	800d90c <_calloc_r+0x16>
 800d91a:	4621      	mov	r1, r4
 800d91c:	f7fb ff0a 	bl	8009734 <memset>
 800d920:	e7f4      	b.n	800d90c <_calloc_r+0x16>

0800d922 <__ssputs_r>:
 800d922:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d926:	688e      	ldr	r6, [r1, #8]
 800d928:	429e      	cmp	r6, r3
 800d92a:	4682      	mov	sl, r0
 800d92c:	460c      	mov	r4, r1
 800d92e:	4690      	mov	r8, r2
 800d930:	461f      	mov	r7, r3
 800d932:	d838      	bhi.n	800d9a6 <__ssputs_r+0x84>
 800d934:	898a      	ldrh	r2, [r1, #12]
 800d936:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d93a:	d032      	beq.n	800d9a2 <__ssputs_r+0x80>
 800d93c:	6825      	ldr	r5, [r4, #0]
 800d93e:	6909      	ldr	r1, [r1, #16]
 800d940:	eba5 0901 	sub.w	r9, r5, r1
 800d944:	6965      	ldr	r5, [r4, #20]
 800d946:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d94a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d94e:	3301      	adds	r3, #1
 800d950:	444b      	add	r3, r9
 800d952:	106d      	asrs	r5, r5, #1
 800d954:	429d      	cmp	r5, r3
 800d956:	bf38      	it	cc
 800d958:	461d      	movcc	r5, r3
 800d95a:	0553      	lsls	r3, r2, #21
 800d95c:	d531      	bpl.n	800d9c2 <__ssputs_r+0xa0>
 800d95e:	4629      	mov	r1, r5
 800d960:	f7fb ff5c 	bl	800981c <_malloc_r>
 800d964:	4606      	mov	r6, r0
 800d966:	b950      	cbnz	r0, 800d97e <__ssputs_r+0x5c>
 800d968:	230c      	movs	r3, #12
 800d96a:	f8ca 3000 	str.w	r3, [sl]
 800d96e:	89a3      	ldrh	r3, [r4, #12]
 800d970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d974:	81a3      	strh	r3, [r4, #12]
 800d976:	f04f 30ff 	mov.w	r0, #4294967295
 800d97a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d97e:	6921      	ldr	r1, [r4, #16]
 800d980:	464a      	mov	r2, r9
 800d982:	f7fb fec9 	bl	8009718 <memcpy>
 800d986:	89a3      	ldrh	r3, [r4, #12]
 800d988:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d98c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d990:	81a3      	strh	r3, [r4, #12]
 800d992:	6126      	str	r6, [r4, #16]
 800d994:	6165      	str	r5, [r4, #20]
 800d996:	444e      	add	r6, r9
 800d998:	eba5 0509 	sub.w	r5, r5, r9
 800d99c:	6026      	str	r6, [r4, #0]
 800d99e:	60a5      	str	r5, [r4, #8]
 800d9a0:	463e      	mov	r6, r7
 800d9a2:	42be      	cmp	r6, r7
 800d9a4:	d900      	bls.n	800d9a8 <__ssputs_r+0x86>
 800d9a6:	463e      	mov	r6, r7
 800d9a8:	6820      	ldr	r0, [r4, #0]
 800d9aa:	4632      	mov	r2, r6
 800d9ac:	4641      	mov	r1, r8
 800d9ae:	f000 fb61 	bl	800e074 <memmove>
 800d9b2:	68a3      	ldr	r3, [r4, #8]
 800d9b4:	1b9b      	subs	r3, r3, r6
 800d9b6:	60a3      	str	r3, [r4, #8]
 800d9b8:	6823      	ldr	r3, [r4, #0]
 800d9ba:	4433      	add	r3, r6
 800d9bc:	6023      	str	r3, [r4, #0]
 800d9be:	2000      	movs	r0, #0
 800d9c0:	e7db      	b.n	800d97a <__ssputs_r+0x58>
 800d9c2:	462a      	mov	r2, r5
 800d9c4:	f000 fb70 	bl	800e0a8 <_realloc_r>
 800d9c8:	4606      	mov	r6, r0
 800d9ca:	2800      	cmp	r0, #0
 800d9cc:	d1e1      	bne.n	800d992 <__ssputs_r+0x70>
 800d9ce:	6921      	ldr	r1, [r4, #16]
 800d9d0:	4650      	mov	r0, sl
 800d9d2:	f7fb feb7 	bl	8009744 <_free_r>
 800d9d6:	e7c7      	b.n	800d968 <__ssputs_r+0x46>

0800d9d8 <_svfiprintf_r>:
 800d9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9dc:	4698      	mov	r8, r3
 800d9de:	898b      	ldrh	r3, [r1, #12]
 800d9e0:	061b      	lsls	r3, r3, #24
 800d9e2:	b09d      	sub	sp, #116	; 0x74
 800d9e4:	4607      	mov	r7, r0
 800d9e6:	460d      	mov	r5, r1
 800d9e8:	4614      	mov	r4, r2
 800d9ea:	d50e      	bpl.n	800da0a <_svfiprintf_r+0x32>
 800d9ec:	690b      	ldr	r3, [r1, #16]
 800d9ee:	b963      	cbnz	r3, 800da0a <_svfiprintf_r+0x32>
 800d9f0:	2140      	movs	r1, #64	; 0x40
 800d9f2:	f7fb ff13 	bl	800981c <_malloc_r>
 800d9f6:	6028      	str	r0, [r5, #0]
 800d9f8:	6128      	str	r0, [r5, #16]
 800d9fa:	b920      	cbnz	r0, 800da06 <_svfiprintf_r+0x2e>
 800d9fc:	230c      	movs	r3, #12
 800d9fe:	603b      	str	r3, [r7, #0]
 800da00:	f04f 30ff 	mov.w	r0, #4294967295
 800da04:	e0d1      	b.n	800dbaa <_svfiprintf_r+0x1d2>
 800da06:	2340      	movs	r3, #64	; 0x40
 800da08:	616b      	str	r3, [r5, #20]
 800da0a:	2300      	movs	r3, #0
 800da0c:	9309      	str	r3, [sp, #36]	; 0x24
 800da0e:	2320      	movs	r3, #32
 800da10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da14:	f8cd 800c 	str.w	r8, [sp, #12]
 800da18:	2330      	movs	r3, #48	; 0x30
 800da1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dbc4 <_svfiprintf_r+0x1ec>
 800da1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da22:	f04f 0901 	mov.w	r9, #1
 800da26:	4623      	mov	r3, r4
 800da28:	469a      	mov	sl, r3
 800da2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da2e:	b10a      	cbz	r2, 800da34 <_svfiprintf_r+0x5c>
 800da30:	2a25      	cmp	r2, #37	; 0x25
 800da32:	d1f9      	bne.n	800da28 <_svfiprintf_r+0x50>
 800da34:	ebba 0b04 	subs.w	fp, sl, r4
 800da38:	d00b      	beq.n	800da52 <_svfiprintf_r+0x7a>
 800da3a:	465b      	mov	r3, fp
 800da3c:	4622      	mov	r2, r4
 800da3e:	4629      	mov	r1, r5
 800da40:	4638      	mov	r0, r7
 800da42:	f7ff ff6e 	bl	800d922 <__ssputs_r>
 800da46:	3001      	adds	r0, #1
 800da48:	f000 80aa 	beq.w	800dba0 <_svfiprintf_r+0x1c8>
 800da4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da4e:	445a      	add	r2, fp
 800da50:	9209      	str	r2, [sp, #36]	; 0x24
 800da52:	f89a 3000 	ldrb.w	r3, [sl]
 800da56:	2b00      	cmp	r3, #0
 800da58:	f000 80a2 	beq.w	800dba0 <_svfiprintf_r+0x1c8>
 800da5c:	2300      	movs	r3, #0
 800da5e:	f04f 32ff 	mov.w	r2, #4294967295
 800da62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da66:	f10a 0a01 	add.w	sl, sl, #1
 800da6a:	9304      	str	r3, [sp, #16]
 800da6c:	9307      	str	r3, [sp, #28]
 800da6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da72:	931a      	str	r3, [sp, #104]	; 0x68
 800da74:	4654      	mov	r4, sl
 800da76:	2205      	movs	r2, #5
 800da78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da7c:	4851      	ldr	r0, [pc, #324]	; (800dbc4 <_svfiprintf_r+0x1ec>)
 800da7e:	f7f2 fb87 	bl	8000190 <memchr>
 800da82:	9a04      	ldr	r2, [sp, #16]
 800da84:	b9d8      	cbnz	r0, 800dabe <_svfiprintf_r+0xe6>
 800da86:	06d0      	lsls	r0, r2, #27
 800da88:	bf44      	itt	mi
 800da8a:	2320      	movmi	r3, #32
 800da8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da90:	0711      	lsls	r1, r2, #28
 800da92:	bf44      	itt	mi
 800da94:	232b      	movmi	r3, #43	; 0x2b
 800da96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da9a:	f89a 3000 	ldrb.w	r3, [sl]
 800da9e:	2b2a      	cmp	r3, #42	; 0x2a
 800daa0:	d015      	beq.n	800dace <_svfiprintf_r+0xf6>
 800daa2:	9a07      	ldr	r2, [sp, #28]
 800daa4:	4654      	mov	r4, sl
 800daa6:	2000      	movs	r0, #0
 800daa8:	f04f 0c0a 	mov.w	ip, #10
 800daac:	4621      	mov	r1, r4
 800daae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dab2:	3b30      	subs	r3, #48	; 0x30
 800dab4:	2b09      	cmp	r3, #9
 800dab6:	d94e      	bls.n	800db56 <_svfiprintf_r+0x17e>
 800dab8:	b1b0      	cbz	r0, 800dae8 <_svfiprintf_r+0x110>
 800daba:	9207      	str	r2, [sp, #28]
 800dabc:	e014      	b.n	800dae8 <_svfiprintf_r+0x110>
 800dabe:	eba0 0308 	sub.w	r3, r0, r8
 800dac2:	fa09 f303 	lsl.w	r3, r9, r3
 800dac6:	4313      	orrs	r3, r2
 800dac8:	9304      	str	r3, [sp, #16]
 800daca:	46a2      	mov	sl, r4
 800dacc:	e7d2      	b.n	800da74 <_svfiprintf_r+0x9c>
 800dace:	9b03      	ldr	r3, [sp, #12]
 800dad0:	1d19      	adds	r1, r3, #4
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	9103      	str	r1, [sp, #12]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	bfbb      	ittet	lt
 800dada:	425b      	neglt	r3, r3
 800dadc:	f042 0202 	orrlt.w	r2, r2, #2
 800dae0:	9307      	strge	r3, [sp, #28]
 800dae2:	9307      	strlt	r3, [sp, #28]
 800dae4:	bfb8      	it	lt
 800dae6:	9204      	strlt	r2, [sp, #16]
 800dae8:	7823      	ldrb	r3, [r4, #0]
 800daea:	2b2e      	cmp	r3, #46	; 0x2e
 800daec:	d10c      	bne.n	800db08 <_svfiprintf_r+0x130>
 800daee:	7863      	ldrb	r3, [r4, #1]
 800daf0:	2b2a      	cmp	r3, #42	; 0x2a
 800daf2:	d135      	bne.n	800db60 <_svfiprintf_r+0x188>
 800daf4:	9b03      	ldr	r3, [sp, #12]
 800daf6:	1d1a      	adds	r2, r3, #4
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	9203      	str	r2, [sp, #12]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	bfb8      	it	lt
 800db00:	f04f 33ff 	movlt.w	r3, #4294967295
 800db04:	3402      	adds	r4, #2
 800db06:	9305      	str	r3, [sp, #20]
 800db08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dbd4 <_svfiprintf_r+0x1fc>
 800db0c:	7821      	ldrb	r1, [r4, #0]
 800db0e:	2203      	movs	r2, #3
 800db10:	4650      	mov	r0, sl
 800db12:	f7f2 fb3d 	bl	8000190 <memchr>
 800db16:	b140      	cbz	r0, 800db2a <_svfiprintf_r+0x152>
 800db18:	2340      	movs	r3, #64	; 0x40
 800db1a:	eba0 000a 	sub.w	r0, r0, sl
 800db1e:	fa03 f000 	lsl.w	r0, r3, r0
 800db22:	9b04      	ldr	r3, [sp, #16]
 800db24:	4303      	orrs	r3, r0
 800db26:	3401      	adds	r4, #1
 800db28:	9304      	str	r3, [sp, #16]
 800db2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db2e:	4826      	ldr	r0, [pc, #152]	; (800dbc8 <_svfiprintf_r+0x1f0>)
 800db30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db34:	2206      	movs	r2, #6
 800db36:	f7f2 fb2b 	bl	8000190 <memchr>
 800db3a:	2800      	cmp	r0, #0
 800db3c:	d038      	beq.n	800dbb0 <_svfiprintf_r+0x1d8>
 800db3e:	4b23      	ldr	r3, [pc, #140]	; (800dbcc <_svfiprintf_r+0x1f4>)
 800db40:	bb1b      	cbnz	r3, 800db8a <_svfiprintf_r+0x1b2>
 800db42:	9b03      	ldr	r3, [sp, #12]
 800db44:	3307      	adds	r3, #7
 800db46:	f023 0307 	bic.w	r3, r3, #7
 800db4a:	3308      	adds	r3, #8
 800db4c:	9303      	str	r3, [sp, #12]
 800db4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db50:	4433      	add	r3, r6
 800db52:	9309      	str	r3, [sp, #36]	; 0x24
 800db54:	e767      	b.n	800da26 <_svfiprintf_r+0x4e>
 800db56:	fb0c 3202 	mla	r2, ip, r2, r3
 800db5a:	460c      	mov	r4, r1
 800db5c:	2001      	movs	r0, #1
 800db5e:	e7a5      	b.n	800daac <_svfiprintf_r+0xd4>
 800db60:	2300      	movs	r3, #0
 800db62:	3401      	adds	r4, #1
 800db64:	9305      	str	r3, [sp, #20]
 800db66:	4619      	mov	r1, r3
 800db68:	f04f 0c0a 	mov.w	ip, #10
 800db6c:	4620      	mov	r0, r4
 800db6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db72:	3a30      	subs	r2, #48	; 0x30
 800db74:	2a09      	cmp	r2, #9
 800db76:	d903      	bls.n	800db80 <_svfiprintf_r+0x1a8>
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d0c5      	beq.n	800db08 <_svfiprintf_r+0x130>
 800db7c:	9105      	str	r1, [sp, #20]
 800db7e:	e7c3      	b.n	800db08 <_svfiprintf_r+0x130>
 800db80:	fb0c 2101 	mla	r1, ip, r1, r2
 800db84:	4604      	mov	r4, r0
 800db86:	2301      	movs	r3, #1
 800db88:	e7f0      	b.n	800db6c <_svfiprintf_r+0x194>
 800db8a:	ab03      	add	r3, sp, #12
 800db8c:	9300      	str	r3, [sp, #0]
 800db8e:	462a      	mov	r2, r5
 800db90:	4b0f      	ldr	r3, [pc, #60]	; (800dbd0 <_svfiprintf_r+0x1f8>)
 800db92:	a904      	add	r1, sp, #16
 800db94:	4638      	mov	r0, r7
 800db96:	f7fb ff55 	bl	8009a44 <_printf_float>
 800db9a:	1c42      	adds	r2, r0, #1
 800db9c:	4606      	mov	r6, r0
 800db9e:	d1d6      	bne.n	800db4e <_svfiprintf_r+0x176>
 800dba0:	89ab      	ldrh	r3, [r5, #12]
 800dba2:	065b      	lsls	r3, r3, #25
 800dba4:	f53f af2c 	bmi.w	800da00 <_svfiprintf_r+0x28>
 800dba8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dbaa:	b01d      	add	sp, #116	; 0x74
 800dbac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbb0:	ab03      	add	r3, sp, #12
 800dbb2:	9300      	str	r3, [sp, #0]
 800dbb4:	462a      	mov	r2, r5
 800dbb6:	4b06      	ldr	r3, [pc, #24]	; (800dbd0 <_svfiprintf_r+0x1f8>)
 800dbb8:	a904      	add	r1, sp, #16
 800dbba:	4638      	mov	r0, r7
 800dbbc:	f7fc f9e6 	bl	8009f8c <_printf_i>
 800dbc0:	e7eb      	b.n	800db9a <_svfiprintf_r+0x1c2>
 800dbc2:	bf00      	nop
 800dbc4:	0800ec4c 	.word	0x0800ec4c
 800dbc8:	0800ec56 	.word	0x0800ec56
 800dbcc:	08009a45 	.word	0x08009a45
 800dbd0:	0800d923 	.word	0x0800d923
 800dbd4:	0800ec52 	.word	0x0800ec52

0800dbd8 <__sfputc_r>:
 800dbd8:	6893      	ldr	r3, [r2, #8]
 800dbda:	3b01      	subs	r3, #1
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	b410      	push	{r4}
 800dbe0:	6093      	str	r3, [r2, #8]
 800dbe2:	da08      	bge.n	800dbf6 <__sfputc_r+0x1e>
 800dbe4:	6994      	ldr	r4, [r2, #24]
 800dbe6:	42a3      	cmp	r3, r4
 800dbe8:	db01      	blt.n	800dbee <__sfputc_r+0x16>
 800dbea:	290a      	cmp	r1, #10
 800dbec:	d103      	bne.n	800dbf6 <__sfputc_r+0x1e>
 800dbee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbf2:	f7fd bcd5 	b.w	800b5a0 <__swbuf_r>
 800dbf6:	6813      	ldr	r3, [r2, #0]
 800dbf8:	1c58      	adds	r0, r3, #1
 800dbfa:	6010      	str	r0, [r2, #0]
 800dbfc:	7019      	strb	r1, [r3, #0]
 800dbfe:	4608      	mov	r0, r1
 800dc00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc04:	4770      	bx	lr

0800dc06 <__sfputs_r>:
 800dc06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc08:	4606      	mov	r6, r0
 800dc0a:	460f      	mov	r7, r1
 800dc0c:	4614      	mov	r4, r2
 800dc0e:	18d5      	adds	r5, r2, r3
 800dc10:	42ac      	cmp	r4, r5
 800dc12:	d101      	bne.n	800dc18 <__sfputs_r+0x12>
 800dc14:	2000      	movs	r0, #0
 800dc16:	e007      	b.n	800dc28 <__sfputs_r+0x22>
 800dc18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc1c:	463a      	mov	r2, r7
 800dc1e:	4630      	mov	r0, r6
 800dc20:	f7ff ffda 	bl	800dbd8 <__sfputc_r>
 800dc24:	1c43      	adds	r3, r0, #1
 800dc26:	d1f3      	bne.n	800dc10 <__sfputs_r+0xa>
 800dc28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dc2c <_vfiprintf_r>:
 800dc2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc30:	460d      	mov	r5, r1
 800dc32:	b09d      	sub	sp, #116	; 0x74
 800dc34:	4614      	mov	r4, r2
 800dc36:	4698      	mov	r8, r3
 800dc38:	4606      	mov	r6, r0
 800dc3a:	b118      	cbz	r0, 800dc44 <_vfiprintf_r+0x18>
 800dc3c:	6983      	ldr	r3, [r0, #24]
 800dc3e:	b90b      	cbnz	r3, 800dc44 <_vfiprintf_r+0x18>
 800dc40:	f7fe fd02 	bl	800c648 <__sinit>
 800dc44:	4b89      	ldr	r3, [pc, #548]	; (800de6c <_vfiprintf_r+0x240>)
 800dc46:	429d      	cmp	r5, r3
 800dc48:	d11b      	bne.n	800dc82 <_vfiprintf_r+0x56>
 800dc4a:	6875      	ldr	r5, [r6, #4]
 800dc4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc4e:	07d9      	lsls	r1, r3, #31
 800dc50:	d405      	bmi.n	800dc5e <_vfiprintf_r+0x32>
 800dc52:	89ab      	ldrh	r3, [r5, #12]
 800dc54:	059a      	lsls	r2, r3, #22
 800dc56:	d402      	bmi.n	800dc5e <_vfiprintf_r+0x32>
 800dc58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc5a:	f7ff f906 	bl	800ce6a <__retarget_lock_acquire_recursive>
 800dc5e:	89ab      	ldrh	r3, [r5, #12]
 800dc60:	071b      	lsls	r3, r3, #28
 800dc62:	d501      	bpl.n	800dc68 <_vfiprintf_r+0x3c>
 800dc64:	692b      	ldr	r3, [r5, #16]
 800dc66:	b9eb      	cbnz	r3, 800dca4 <_vfiprintf_r+0x78>
 800dc68:	4629      	mov	r1, r5
 800dc6a:	4630      	mov	r0, r6
 800dc6c:	f7fd fcea 	bl	800b644 <__swsetup_r>
 800dc70:	b1c0      	cbz	r0, 800dca4 <_vfiprintf_r+0x78>
 800dc72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc74:	07dc      	lsls	r4, r3, #31
 800dc76:	d50e      	bpl.n	800dc96 <_vfiprintf_r+0x6a>
 800dc78:	f04f 30ff 	mov.w	r0, #4294967295
 800dc7c:	b01d      	add	sp, #116	; 0x74
 800dc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc82:	4b7b      	ldr	r3, [pc, #492]	; (800de70 <_vfiprintf_r+0x244>)
 800dc84:	429d      	cmp	r5, r3
 800dc86:	d101      	bne.n	800dc8c <_vfiprintf_r+0x60>
 800dc88:	68b5      	ldr	r5, [r6, #8]
 800dc8a:	e7df      	b.n	800dc4c <_vfiprintf_r+0x20>
 800dc8c:	4b79      	ldr	r3, [pc, #484]	; (800de74 <_vfiprintf_r+0x248>)
 800dc8e:	429d      	cmp	r5, r3
 800dc90:	bf08      	it	eq
 800dc92:	68f5      	ldreq	r5, [r6, #12]
 800dc94:	e7da      	b.n	800dc4c <_vfiprintf_r+0x20>
 800dc96:	89ab      	ldrh	r3, [r5, #12]
 800dc98:	0598      	lsls	r0, r3, #22
 800dc9a:	d4ed      	bmi.n	800dc78 <_vfiprintf_r+0x4c>
 800dc9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc9e:	f7ff f8e5 	bl	800ce6c <__retarget_lock_release_recursive>
 800dca2:	e7e9      	b.n	800dc78 <_vfiprintf_r+0x4c>
 800dca4:	2300      	movs	r3, #0
 800dca6:	9309      	str	r3, [sp, #36]	; 0x24
 800dca8:	2320      	movs	r3, #32
 800dcaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dcae:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcb2:	2330      	movs	r3, #48	; 0x30
 800dcb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800de78 <_vfiprintf_r+0x24c>
 800dcb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcbc:	f04f 0901 	mov.w	r9, #1
 800dcc0:	4623      	mov	r3, r4
 800dcc2:	469a      	mov	sl, r3
 800dcc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcc8:	b10a      	cbz	r2, 800dcce <_vfiprintf_r+0xa2>
 800dcca:	2a25      	cmp	r2, #37	; 0x25
 800dccc:	d1f9      	bne.n	800dcc2 <_vfiprintf_r+0x96>
 800dcce:	ebba 0b04 	subs.w	fp, sl, r4
 800dcd2:	d00b      	beq.n	800dcec <_vfiprintf_r+0xc0>
 800dcd4:	465b      	mov	r3, fp
 800dcd6:	4622      	mov	r2, r4
 800dcd8:	4629      	mov	r1, r5
 800dcda:	4630      	mov	r0, r6
 800dcdc:	f7ff ff93 	bl	800dc06 <__sfputs_r>
 800dce0:	3001      	adds	r0, #1
 800dce2:	f000 80aa 	beq.w	800de3a <_vfiprintf_r+0x20e>
 800dce6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dce8:	445a      	add	r2, fp
 800dcea:	9209      	str	r2, [sp, #36]	; 0x24
 800dcec:	f89a 3000 	ldrb.w	r3, [sl]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	f000 80a2 	beq.w	800de3a <_vfiprintf_r+0x20e>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	f04f 32ff 	mov.w	r2, #4294967295
 800dcfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd00:	f10a 0a01 	add.w	sl, sl, #1
 800dd04:	9304      	str	r3, [sp, #16]
 800dd06:	9307      	str	r3, [sp, #28]
 800dd08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd0c:	931a      	str	r3, [sp, #104]	; 0x68
 800dd0e:	4654      	mov	r4, sl
 800dd10:	2205      	movs	r2, #5
 800dd12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd16:	4858      	ldr	r0, [pc, #352]	; (800de78 <_vfiprintf_r+0x24c>)
 800dd18:	f7f2 fa3a 	bl	8000190 <memchr>
 800dd1c:	9a04      	ldr	r2, [sp, #16]
 800dd1e:	b9d8      	cbnz	r0, 800dd58 <_vfiprintf_r+0x12c>
 800dd20:	06d1      	lsls	r1, r2, #27
 800dd22:	bf44      	itt	mi
 800dd24:	2320      	movmi	r3, #32
 800dd26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd2a:	0713      	lsls	r3, r2, #28
 800dd2c:	bf44      	itt	mi
 800dd2e:	232b      	movmi	r3, #43	; 0x2b
 800dd30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd34:	f89a 3000 	ldrb.w	r3, [sl]
 800dd38:	2b2a      	cmp	r3, #42	; 0x2a
 800dd3a:	d015      	beq.n	800dd68 <_vfiprintf_r+0x13c>
 800dd3c:	9a07      	ldr	r2, [sp, #28]
 800dd3e:	4654      	mov	r4, sl
 800dd40:	2000      	movs	r0, #0
 800dd42:	f04f 0c0a 	mov.w	ip, #10
 800dd46:	4621      	mov	r1, r4
 800dd48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd4c:	3b30      	subs	r3, #48	; 0x30
 800dd4e:	2b09      	cmp	r3, #9
 800dd50:	d94e      	bls.n	800ddf0 <_vfiprintf_r+0x1c4>
 800dd52:	b1b0      	cbz	r0, 800dd82 <_vfiprintf_r+0x156>
 800dd54:	9207      	str	r2, [sp, #28]
 800dd56:	e014      	b.n	800dd82 <_vfiprintf_r+0x156>
 800dd58:	eba0 0308 	sub.w	r3, r0, r8
 800dd5c:	fa09 f303 	lsl.w	r3, r9, r3
 800dd60:	4313      	orrs	r3, r2
 800dd62:	9304      	str	r3, [sp, #16]
 800dd64:	46a2      	mov	sl, r4
 800dd66:	e7d2      	b.n	800dd0e <_vfiprintf_r+0xe2>
 800dd68:	9b03      	ldr	r3, [sp, #12]
 800dd6a:	1d19      	adds	r1, r3, #4
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	9103      	str	r1, [sp, #12]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	bfbb      	ittet	lt
 800dd74:	425b      	neglt	r3, r3
 800dd76:	f042 0202 	orrlt.w	r2, r2, #2
 800dd7a:	9307      	strge	r3, [sp, #28]
 800dd7c:	9307      	strlt	r3, [sp, #28]
 800dd7e:	bfb8      	it	lt
 800dd80:	9204      	strlt	r2, [sp, #16]
 800dd82:	7823      	ldrb	r3, [r4, #0]
 800dd84:	2b2e      	cmp	r3, #46	; 0x2e
 800dd86:	d10c      	bne.n	800dda2 <_vfiprintf_r+0x176>
 800dd88:	7863      	ldrb	r3, [r4, #1]
 800dd8a:	2b2a      	cmp	r3, #42	; 0x2a
 800dd8c:	d135      	bne.n	800ddfa <_vfiprintf_r+0x1ce>
 800dd8e:	9b03      	ldr	r3, [sp, #12]
 800dd90:	1d1a      	adds	r2, r3, #4
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	9203      	str	r2, [sp, #12]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	bfb8      	it	lt
 800dd9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd9e:	3402      	adds	r4, #2
 800dda0:	9305      	str	r3, [sp, #20]
 800dda2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800de88 <_vfiprintf_r+0x25c>
 800dda6:	7821      	ldrb	r1, [r4, #0]
 800dda8:	2203      	movs	r2, #3
 800ddaa:	4650      	mov	r0, sl
 800ddac:	f7f2 f9f0 	bl	8000190 <memchr>
 800ddb0:	b140      	cbz	r0, 800ddc4 <_vfiprintf_r+0x198>
 800ddb2:	2340      	movs	r3, #64	; 0x40
 800ddb4:	eba0 000a 	sub.w	r0, r0, sl
 800ddb8:	fa03 f000 	lsl.w	r0, r3, r0
 800ddbc:	9b04      	ldr	r3, [sp, #16]
 800ddbe:	4303      	orrs	r3, r0
 800ddc0:	3401      	adds	r4, #1
 800ddc2:	9304      	str	r3, [sp, #16]
 800ddc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddc8:	482c      	ldr	r0, [pc, #176]	; (800de7c <_vfiprintf_r+0x250>)
 800ddca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddce:	2206      	movs	r2, #6
 800ddd0:	f7f2 f9de 	bl	8000190 <memchr>
 800ddd4:	2800      	cmp	r0, #0
 800ddd6:	d03f      	beq.n	800de58 <_vfiprintf_r+0x22c>
 800ddd8:	4b29      	ldr	r3, [pc, #164]	; (800de80 <_vfiprintf_r+0x254>)
 800ddda:	bb1b      	cbnz	r3, 800de24 <_vfiprintf_r+0x1f8>
 800dddc:	9b03      	ldr	r3, [sp, #12]
 800ddde:	3307      	adds	r3, #7
 800dde0:	f023 0307 	bic.w	r3, r3, #7
 800dde4:	3308      	adds	r3, #8
 800dde6:	9303      	str	r3, [sp, #12]
 800dde8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddea:	443b      	add	r3, r7
 800ddec:	9309      	str	r3, [sp, #36]	; 0x24
 800ddee:	e767      	b.n	800dcc0 <_vfiprintf_r+0x94>
 800ddf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddf4:	460c      	mov	r4, r1
 800ddf6:	2001      	movs	r0, #1
 800ddf8:	e7a5      	b.n	800dd46 <_vfiprintf_r+0x11a>
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	3401      	adds	r4, #1
 800ddfe:	9305      	str	r3, [sp, #20]
 800de00:	4619      	mov	r1, r3
 800de02:	f04f 0c0a 	mov.w	ip, #10
 800de06:	4620      	mov	r0, r4
 800de08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de0c:	3a30      	subs	r2, #48	; 0x30
 800de0e:	2a09      	cmp	r2, #9
 800de10:	d903      	bls.n	800de1a <_vfiprintf_r+0x1ee>
 800de12:	2b00      	cmp	r3, #0
 800de14:	d0c5      	beq.n	800dda2 <_vfiprintf_r+0x176>
 800de16:	9105      	str	r1, [sp, #20]
 800de18:	e7c3      	b.n	800dda2 <_vfiprintf_r+0x176>
 800de1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800de1e:	4604      	mov	r4, r0
 800de20:	2301      	movs	r3, #1
 800de22:	e7f0      	b.n	800de06 <_vfiprintf_r+0x1da>
 800de24:	ab03      	add	r3, sp, #12
 800de26:	9300      	str	r3, [sp, #0]
 800de28:	462a      	mov	r2, r5
 800de2a:	4b16      	ldr	r3, [pc, #88]	; (800de84 <_vfiprintf_r+0x258>)
 800de2c:	a904      	add	r1, sp, #16
 800de2e:	4630      	mov	r0, r6
 800de30:	f7fb fe08 	bl	8009a44 <_printf_float>
 800de34:	4607      	mov	r7, r0
 800de36:	1c78      	adds	r0, r7, #1
 800de38:	d1d6      	bne.n	800dde8 <_vfiprintf_r+0x1bc>
 800de3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de3c:	07d9      	lsls	r1, r3, #31
 800de3e:	d405      	bmi.n	800de4c <_vfiprintf_r+0x220>
 800de40:	89ab      	ldrh	r3, [r5, #12]
 800de42:	059a      	lsls	r2, r3, #22
 800de44:	d402      	bmi.n	800de4c <_vfiprintf_r+0x220>
 800de46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de48:	f7ff f810 	bl	800ce6c <__retarget_lock_release_recursive>
 800de4c:	89ab      	ldrh	r3, [r5, #12]
 800de4e:	065b      	lsls	r3, r3, #25
 800de50:	f53f af12 	bmi.w	800dc78 <_vfiprintf_r+0x4c>
 800de54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de56:	e711      	b.n	800dc7c <_vfiprintf_r+0x50>
 800de58:	ab03      	add	r3, sp, #12
 800de5a:	9300      	str	r3, [sp, #0]
 800de5c:	462a      	mov	r2, r5
 800de5e:	4b09      	ldr	r3, [pc, #36]	; (800de84 <_vfiprintf_r+0x258>)
 800de60:	a904      	add	r1, sp, #16
 800de62:	4630      	mov	r0, r6
 800de64:	f7fc f892 	bl	8009f8c <_printf_i>
 800de68:	e7e4      	b.n	800de34 <_vfiprintf_r+0x208>
 800de6a:	bf00      	nop
 800de6c:	0800ea34 	.word	0x0800ea34
 800de70:	0800ea54 	.word	0x0800ea54
 800de74:	0800ea14 	.word	0x0800ea14
 800de78:	0800ec4c 	.word	0x0800ec4c
 800de7c:	0800ec56 	.word	0x0800ec56
 800de80:	08009a45 	.word	0x08009a45
 800de84:	0800dc07 	.word	0x0800dc07
 800de88:	0800ec52 	.word	0x0800ec52
 800de8c:	00000000 	.word	0x00000000

0800de90 <nan>:
 800de90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800de98 <nan+0x8>
 800de94:	4770      	bx	lr
 800de96:	bf00      	nop
 800de98:	00000000 	.word	0x00000000
 800de9c:	7ff80000 	.word	0x7ff80000

0800dea0 <__sread>:
 800dea0:	b510      	push	{r4, lr}
 800dea2:	460c      	mov	r4, r1
 800dea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dea8:	f000 f92e 	bl	800e108 <_read_r>
 800deac:	2800      	cmp	r0, #0
 800deae:	bfab      	itete	ge
 800deb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800deb2:	89a3      	ldrhlt	r3, [r4, #12]
 800deb4:	181b      	addge	r3, r3, r0
 800deb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800deba:	bfac      	ite	ge
 800debc:	6563      	strge	r3, [r4, #84]	; 0x54
 800debe:	81a3      	strhlt	r3, [r4, #12]
 800dec0:	bd10      	pop	{r4, pc}

0800dec2 <__swrite>:
 800dec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dec6:	461f      	mov	r7, r3
 800dec8:	898b      	ldrh	r3, [r1, #12]
 800deca:	05db      	lsls	r3, r3, #23
 800decc:	4605      	mov	r5, r0
 800dece:	460c      	mov	r4, r1
 800ded0:	4616      	mov	r6, r2
 800ded2:	d505      	bpl.n	800dee0 <__swrite+0x1e>
 800ded4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ded8:	2302      	movs	r3, #2
 800deda:	2200      	movs	r2, #0
 800dedc:	f000 f8b8 	bl	800e050 <_lseek_r>
 800dee0:	89a3      	ldrh	r3, [r4, #12]
 800dee2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dee6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800deea:	81a3      	strh	r3, [r4, #12]
 800deec:	4632      	mov	r2, r6
 800deee:	463b      	mov	r3, r7
 800def0:	4628      	mov	r0, r5
 800def2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800def6:	f000 b837 	b.w	800df68 <_write_r>

0800defa <__sseek>:
 800defa:	b510      	push	{r4, lr}
 800defc:	460c      	mov	r4, r1
 800defe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df02:	f000 f8a5 	bl	800e050 <_lseek_r>
 800df06:	1c43      	adds	r3, r0, #1
 800df08:	89a3      	ldrh	r3, [r4, #12]
 800df0a:	bf15      	itete	ne
 800df0c:	6560      	strne	r0, [r4, #84]	; 0x54
 800df0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800df12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800df16:	81a3      	strheq	r3, [r4, #12]
 800df18:	bf18      	it	ne
 800df1a:	81a3      	strhne	r3, [r4, #12]
 800df1c:	bd10      	pop	{r4, pc}

0800df1e <__sclose>:
 800df1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df22:	f000 b851 	b.w	800dfc8 <_close_r>

0800df26 <strncmp>:
 800df26:	b510      	push	{r4, lr}
 800df28:	b17a      	cbz	r2, 800df4a <strncmp+0x24>
 800df2a:	4603      	mov	r3, r0
 800df2c:	3901      	subs	r1, #1
 800df2e:	1884      	adds	r4, r0, r2
 800df30:	f813 0b01 	ldrb.w	r0, [r3], #1
 800df34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800df38:	4290      	cmp	r0, r2
 800df3a:	d101      	bne.n	800df40 <strncmp+0x1a>
 800df3c:	42a3      	cmp	r3, r4
 800df3e:	d101      	bne.n	800df44 <strncmp+0x1e>
 800df40:	1a80      	subs	r0, r0, r2
 800df42:	bd10      	pop	{r4, pc}
 800df44:	2800      	cmp	r0, #0
 800df46:	d1f3      	bne.n	800df30 <strncmp+0xa>
 800df48:	e7fa      	b.n	800df40 <strncmp+0x1a>
 800df4a:	4610      	mov	r0, r2
 800df4c:	e7f9      	b.n	800df42 <strncmp+0x1c>

0800df4e <__ascii_wctomb>:
 800df4e:	b149      	cbz	r1, 800df64 <__ascii_wctomb+0x16>
 800df50:	2aff      	cmp	r2, #255	; 0xff
 800df52:	bf85      	ittet	hi
 800df54:	238a      	movhi	r3, #138	; 0x8a
 800df56:	6003      	strhi	r3, [r0, #0]
 800df58:	700a      	strbls	r2, [r1, #0]
 800df5a:	f04f 30ff 	movhi.w	r0, #4294967295
 800df5e:	bf98      	it	ls
 800df60:	2001      	movls	r0, #1
 800df62:	4770      	bx	lr
 800df64:	4608      	mov	r0, r1
 800df66:	4770      	bx	lr

0800df68 <_write_r>:
 800df68:	b538      	push	{r3, r4, r5, lr}
 800df6a:	4d07      	ldr	r5, [pc, #28]	; (800df88 <_write_r+0x20>)
 800df6c:	4604      	mov	r4, r0
 800df6e:	4608      	mov	r0, r1
 800df70:	4611      	mov	r1, r2
 800df72:	2200      	movs	r2, #0
 800df74:	602a      	str	r2, [r5, #0]
 800df76:	461a      	mov	r2, r3
 800df78:	f7f5 fe2f 	bl	8003bda <_write>
 800df7c:	1c43      	adds	r3, r0, #1
 800df7e:	d102      	bne.n	800df86 <_write_r+0x1e>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	b103      	cbz	r3, 800df86 <_write_r+0x1e>
 800df84:	6023      	str	r3, [r4, #0]
 800df86:	bd38      	pop	{r3, r4, r5, pc}
 800df88:	20000800 	.word	0x20000800

0800df8c <__assert_func>:
 800df8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df8e:	4614      	mov	r4, r2
 800df90:	461a      	mov	r2, r3
 800df92:	4b09      	ldr	r3, [pc, #36]	; (800dfb8 <__assert_func+0x2c>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	4605      	mov	r5, r0
 800df98:	68d8      	ldr	r0, [r3, #12]
 800df9a:	b14c      	cbz	r4, 800dfb0 <__assert_func+0x24>
 800df9c:	4b07      	ldr	r3, [pc, #28]	; (800dfbc <__assert_func+0x30>)
 800df9e:	9100      	str	r1, [sp, #0]
 800dfa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfa4:	4906      	ldr	r1, [pc, #24]	; (800dfc0 <__assert_func+0x34>)
 800dfa6:	462b      	mov	r3, r5
 800dfa8:	f000 f81e 	bl	800dfe8 <fiprintf>
 800dfac:	f000 f8be 	bl	800e12c <abort>
 800dfb0:	4b04      	ldr	r3, [pc, #16]	; (800dfc4 <__assert_func+0x38>)
 800dfb2:	461c      	mov	r4, r3
 800dfb4:	e7f3      	b.n	800df9e <__assert_func+0x12>
 800dfb6:	bf00      	nop
 800dfb8:	2000004c 	.word	0x2000004c
 800dfbc:	0800ec5d 	.word	0x0800ec5d
 800dfc0:	0800ec6a 	.word	0x0800ec6a
 800dfc4:	0800ec98 	.word	0x0800ec98

0800dfc8 <_close_r>:
 800dfc8:	b538      	push	{r3, r4, r5, lr}
 800dfca:	4d06      	ldr	r5, [pc, #24]	; (800dfe4 <_close_r+0x1c>)
 800dfcc:	2300      	movs	r3, #0
 800dfce:	4604      	mov	r4, r0
 800dfd0:	4608      	mov	r0, r1
 800dfd2:	602b      	str	r3, [r5, #0]
 800dfd4:	f7f5 fe1d 	bl	8003c12 <_close>
 800dfd8:	1c43      	adds	r3, r0, #1
 800dfda:	d102      	bne.n	800dfe2 <_close_r+0x1a>
 800dfdc:	682b      	ldr	r3, [r5, #0]
 800dfde:	b103      	cbz	r3, 800dfe2 <_close_r+0x1a>
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	bd38      	pop	{r3, r4, r5, pc}
 800dfe4:	20000800 	.word	0x20000800

0800dfe8 <fiprintf>:
 800dfe8:	b40e      	push	{r1, r2, r3}
 800dfea:	b503      	push	{r0, r1, lr}
 800dfec:	4601      	mov	r1, r0
 800dfee:	ab03      	add	r3, sp, #12
 800dff0:	4805      	ldr	r0, [pc, #20]	; (800e008 <fiprintf+0x20>)
 800dff2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dff6:	6800      	ldr	r0, [r0, #0]
 800dff8:	9301      	str	r3, [sp, #4]
 800dffa:	f7ff fe17 	bl	800dc2c <_vfiprintf_r>
 800dffe:	b002      	add	sp, #8
 800e000:	f85d eb04 	ldr.w	lr, [sp], #4
 800e004:	b003      	add	sp, #12
 800e006:	4770      	bx	lr
 800e008:	2000004c 	.word	0x2000004c

0800e00c <_fstat_r>:
 800e00c:	b538      	push	{r3, r4, r5, lr}
 800e00e:	4d07      	ldr	r5, [pc, #28]	; (800e02c <_fstat_r+0x20>)
 800e010:	2300      	movs	r3, #0
 800e012:	4604      	mov	r4, r0
 800e014:	4608      	mov	r0, r1
 800e016:	4611      	mov	r1, r2
 800e018:	602b      	str	r3, [r5, #0]
 800e01a:	f7f5 fe06 	bl	8003c2a <_fstat>
 800e01e:	1c43      	adds	r3, r0, #1
 800e020:	d102      	bne.n	800e028 <_fstat_r+0x1c>
 800e022:	682b      	ldr	r3, [r5, #0]
 800e024:	b103      	cbz	r3, 800e028 <_fstat_r+0x1c>
 800e026:	6023      	str	r3, [r4, #0]
 800e028:	bd38      	pop	{r3, r4, r5, pc}
 800e02a:	bf00      	nop
 800e02c:	20000800 	.word	0x20000800

0800e030 <_isatty_r>:
 800e030:	b538      	push	{r3, r4, r5, lr}
 800e032:	4d06      	ldr	r5, [pc, #24]	; (800e04c <_isatty_r+0x1c>)
 800e034:	2300      	movs	r3, #0
 800e036:	4604      	mov	r4, r0
 800e038:	4608      	mov	r0, r1
 800e03a:	602b      	str	r3, [r5, #0]
 800e03c:	f7f5 fe05 	bl	8003c4a <_isatty>
 800e040:	1c43      	adds	r3, r0, #1
 800e042:	d102      	bne.n	800e04a <_isatty_r+0x1a>
 800e044:	682b      	ldr	r3, [r5, #0]
 800e046:	b103      	cbz	r3, 800e04a <_isatty_r+0x1a>
 800e048:	6023      	str	r3, [r4, #0]
 800e04a:	bd38      	pop	{r3, r4, r5, pc}
 800e04c:	20000800 	.word	0x20000800

0800e050 <_lseek_r>:
 800e050:	b538      	push	{r3, r4, r5, lr}
 800e052:	4d07      	ldr	r5, [pc, #28]	; (800e070 <_lseek_r+0x20>)
 800e054:	4604      	mov	r4, r0
 800e056:	4608      	mov	r0, r1
 800e058:	4611      	mov	r1, r2
 800e05a:	2200      	movs	r2, #0
 800e05c:	602a      	str	r2, [r5, #0]
 800e05e:	461a      	mov	r2, r3
 800e060:	f7f5 fdfe 	bl	8003c60 <_lseek>
 800e064:	1c43      	adds	r3, r0, #1
 800e066:	d102      	bne.n	800e06e <_lseek_r+0x1e>
 800e068:	682b      	ldr	r3, [r5, #0]
 800e06a:	b103      	cbz	r3, 800e06e <_lseek_r+0x1e>
 800e06c:	6023      	str	r3, [r4, #0]
 800e06e:	bd38      	pop	{r3, r4, r5, pc}
 800e070:	20000800 	.word	0x20000800

0800e074 <memmove>:
 800e074:	4288      	cmp	r0, r1
 800e076:	b510      	push	{r4, lr}
 800e078:	eb01 0402 	add.w	r4, r1, r2
 800e07c:	d902      	bls.n	800e084 <memmove+0x10>
 800e07e:	4284      	cmp	r4, r0
 800e080:	4623      	mov	r3, r4
 800e082:	d807      	bhi.n	800e094 <memmove+0x20>
 800e084:	1e43      	subs	r3, r0, #1
 800e086:	42a1      	cmp	r1, r4
 800e088:	d008      	beq.n	800e09c <memmove+0x28>
 800e08a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e08e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e092:	e7f8      	b.n	800e086 <memmove+0x12>
 800e094:	4402      	add	r2, r0
 800e096:	4601      	mov	r1, r0
 800e098:	428a      	cmp	r2, r1
 800e09a:	d100      	bne.n	800e09e <memmove+0x2a>
 800e09c:	bd10      	pop	{r4, pc}
 800e09e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0a6:	e7f7      	b.n	800e098 <memmove+0x24>

0800e0a8 <_realloc_r>:
 800e0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ac:	4680      	mov	r8, r0
 800e0ae:	4614      	mov	r4, r2
 800e0b0:	460e      	mov	r6, r1
 800e0b2:	b921      	cbnz	r1, 800e0be <_realloc_r+0x16>
 800e0b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0b8:	4611      	mov	r1, r2
 800e0ba:	f7fb bbaf 	b.w	800981c <_malloc_r>
 800e0be:	b92a      	cbnz	r2, 800e0cc <_realloc_r+0x24>
 800e0c0:	f7fb fb40 	bl	8009744 <_free_r>
 800e0c4:	4625      	mov	r5, r4
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0cc:	f000 f835 	bl	800e13a <_malloc_usable_size_r>
 800e0d0:	4284      	cmp	r4, r0
 800e0d2:	4607      	mov	r7, r0
 800e0d4:	d802      	bhi.n	800e0dc <_realloc_r+0x34>
 800e0d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e0da:	d812      	bhi.n	800e102 <_realloc_r+0x5a>
 800e0dc:	4621      	mov	r1, r4
 800e0de:	4640      	mov	r0, r8
 800e0e0:	f7fb fb9c 	bl	800981c <_malloc_r>
 800e0e4:	4605      	mov	r5, r0
 800e0e6:	2800      	cmp	r0, #0
 800e0e8:	d0ed      	beq.n	800e0c6 <_realloc_r+0x1e>
 800e0ea:	42bc      	cmp	r4, r7
 800e0ec:	4622      	mov	r2, r4
 800e0ee:	4631      	mov	r1, r6
 800e0f0:	bf28      	it	cs
 800e0f2:	463a      	movcs	r2, r7
 800e0f4:	f7fb fb10 	bl	8009718 <memcpy>
 800e0f8:	4631      	mov	r1, r6
 800e0fa:	4640      	mov	r0, r8
 800e0fc:	f7fb fb22 	bl	8009744 <_free_r>
 800e100:	e7e1      	b.n	800e0c6 <_realloc_r+0x1e>
 800e102:	4635      	mov	r5, r6
 800e104:	e7df      	b.n	800e0c6 <_realloc_r+0x1e>
	...

0800e108 <_read_r>:
 800e108:	b538      	push	{r3, r4, r5, lr}
 800e10a:	4d07      	ldr	r5, [pc, #28]	; (800e128 <_read_r+0x20>)
 800e10c:	4604      	mov	r4, r0
 800e10e:	4608      	mov	r0, r1
 800e110:	4611      	mov	r1, r2
 800e112:	2200      	movs	r2, #0
 800e114:	602a      	str	r2, [r5, #0]
 800e116:	461a      	mov	r2, r3
 800e118:	f7f5 fd42 	bl	8003ba0 <_read>
 800e11c:	1c43      	adds	r3, r0, #1
 800e11e:	d102      	bne.n	800e126 <_read_r+0x1e>
 800e120:	682b      	ldr	r3, [r5, #0]
 800e122:	b103      	cbz	r3, 800e126 <_read_r+0x1e>
 800e124:	6023      	str	r3, [r4, #0]
 800e126:	bd38      	pop	{r3, r4, r5, pc}
 800e128:	20000800 	.word	0x20000800

0800e12c <abort>:
 800e12c:	b508      	push	{r3, lr}
 800e12e:	2006      	movs	r0, #6
 800e130:	f000 f834 	bl	800e19c <raise>
 800e134:	2001      	movs	r0, #1
 800e136:	f7f5 fd29 	bl	8003b8c <_exit>

0800e13a <_malloc_usable_size_r>:
 800e13a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e13e:	1f18      	subs	r0, r3, #4
 800e140:	2b00      	cmp	r3, #0
 800e142:	bfbc      	itt	lt
 800e144:	580b      	ldrlt	r3, [r1, r0]
 800e146:	18c0      	addlt	r0, r0, r3
 800e148:	4770      	bx	lr

0800e14a <_raise_r>:
 800e14a:	291f      	cmp	r1, #31
 800e14c:	b538      	push	{r3, r4, r5, lr}
 800e14e:	4604      	mov	r4, r0
 800e150:	460d      	mov	r5, r1
 800e152:	d904      	bls.n	800e15e <_raise_r+0x14>
 800e154:	2316      	movs	r3, #22
 800e156:	6003      	str	r3, [r0, #0]
 800e158:	f04f 30ff 	mov.w	r0, #4294967295
 800e15c:	bd38      	pop	{r3, r4, r5, pc}
 800e15e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e160:	b112      	cbz	r2, 800e168 <_raise_r+0x1e>
 800e162:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e166:	b94b      	cbnz	r3, 800e17c <_raise_r+0x32>
 800e168:	4620      	mov	r0, r4
 800e16a:	f000 f831 	bl	800e1d0 <_getpid_r>
 800e16e:	462a      	mov	r2, r5
 800e170:	4601      	mov	r1, r0
 800e172:	4620      	mov	r0, r4
 800e174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e178:	f000 b818 	b.w	800e1ac <_kill_r>
 800e17c:	2b01      	cmp	r3, #1
 800e17e:	d00a      	beq.n	800e196 <_raise_r+0x4c>
 800e180:	1c59      	adds	r1, r3, #1
 800e182:	d103      	bne.n	800e18c <_raise_r+0x42>
 800e184:	2316      	movs	r3, #22
 800e186:	6003      	str	r3, [r0, #0]
 800e188:	2001      	movs	r0, #1
 800e18a:	e7e7      	b.n	800e15c <_raise_r+0x12>
 800e18c:	2400      	movs	r4, #0
 800e18e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e192:	4628      	mov	r0, r5
 800e194:	4798      	blx	r3
 800e196:	2000      	movs	r0, #0
 800e198:	e7e0      	b.n	800e15c <_raise_r+0x12>
	...

0800e19c <raise>:
 800e19c:	4b02      	ldr	r3, [pc, #8]	; (800e1a8 <raise+0xc>)
 800e19e:	4601      	mov	r1, r0
 800e1a0:	6818      	ldr	r0, [r3, #0]
 800e1a2:	f7ff bfd2 	b.w	800e14a <_raise_r>
 800e1a6:	bf00      	nop
 800e1a8:	2000004c 	.word	0x2000004c

0800e1ac <_kill_r>:
 800e1ac:	b538      	push	{r3, r4, r5, lr}
 800e1ae:	4d07      	ldr	r5, [pc, #28]	; (800e1cc <_kill_r+0x20>)
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	4604      	mov	r4, r0
 800e1b4:	4608      	mov	r0, r1
 800e1b6:	4611      	mov	r1, r2
 800e1b8:	602b      	str	r3, [r5, #0]
 800e1ba:	f7f5 fcd7 	bl	8003b6c <_kill>
 800e1be:	1c43      	adds	r3, r0, #1
 800e1c0:	d102      	bne.n	800e1c8 <_kill_r+0x1c>
 800e1c2:	682b      	ldr	r3, [r5, #0]
 800e1c4:	b103      	cbz	r3, 800e1c8 <_kill_r+0x1c>
 800e1c6:	6023      	str	r3, [r4, #0]
 800e1c8:	bd38      	pop	{r3, r4, r5, pc}
 800e1ca:	bf00      	nop
 800e1cc:	20000800 	.word	0x20000800

0800e1d0 <_getpid_r>:
 800e1d0:	f7f5 bcc4 	b.w	8003b5c <_getpid>

0800e1d4 <_init>:
 800e1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1d6:	bf00      	nop
 800e1d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1da:	bc08      	pop	{r3}
 800e1dc:	469e      	mov	lr, r3
 800e1de:	4770      	bx	lr

0800e1e0 <_fini>:
 800e1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1e2:	bf00      	nop
 800e1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1e6:	bc08      	pop	{r3}
 800e1e8:	469e      	mov	lr, r3
 800e1ea:	4770      	bx	lr
