digraph "0_linux_234f3ce485d54017f15cf5e0699cff4100121601_6@API" {
"1000163" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000140" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000161" [label="(Call,rcx = reg_read(ctxt, VCPU_REGS_RCX))"];
"1000248" [label="(Call,is_noncanonical_address(rcx))"];
"1000247" [label="(Call,is_noncanonical_address(rcx) ||\n\t\t    is_noncanonical_address(rdx))"];
"1000282" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = rcx)"];
"1000168" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000166" [label="(Call,rdx = reg_read(ctxt, VCPU_REGS_RDX))"];
"1000250" [label="(Call,is_noncanonical_address(rdx))"];
"1000277" [label="(Call,ctxt->_eip = rdx)"];
"1000181" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000204" [label="(Call,emulate_gp(ctxt, 0))"];
"1000203" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000228" [label="(Call,emulate_gp(ctxt, 0))"];
"1000227" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000253" [label="(Call,emulate_gp(ctxt, 0))"];
"1000252" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000263" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000270" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000284" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000285" [label="(Identifier,ctxt)"];
"1000278" [label="(Call,ctxt->_eip)"];
"1000182" [label="(Identifier,ctxt)"];
"1000166" [label="(Call,rdx = reg_read(ctxt, VCPU_REGS_RDX))"];
"1000197" [label="(ControlStructure,if ((msr_data & 0xfffc) == 0x0))"];
"1000279" [label="(Identifier,ctxt)"];
"1000250" [label="(Call,is_noncanonical_address(rdx))"];
"1000287" [label="(Identifier,rcx)"];
"1000247" [label="(Call,is_noncanonical_address(rcx) ||\n\t\t    is_noncanonical_address(rdx))"];
"1000246" [label="(ControlStructure,if (is_noncanonical_address(rcx) ||\n\t\t    is_noncanonical_address(rdx)))"];
"1000281" [label="(Identifier,rdx)"];
"1000257" [label="(Call,cs_sel |= SELECTOR_RPL_MASK)"];
"1000273" [label="(Call,&ss)"];
"1000137" [label="(Call,emulate_gp(ctxt, 0))"];
"1000256" [label="(ControlStructure,break;)"];
"1000270" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000167" [label="(Identifier,rdx)"];
"1000223" [label="(ControlStructure,if (msr_data == 0x0))"];
"1000249" [label="(Identifier,rcx)"];
"1000252" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000284" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000206" [label="(Literal,0)"];
"1000205" [label="(Identifier,ctxt)"];
"1000248" [label="(Call,is_noncanonical_address(rcx))"];
"1000141" [label="(Identifier,ctxt)"];
"1000204" [label="(Call,emulate_gp(ctxt, 0))"];
"1000140" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000277" [label="(Call,ctxt->_eip = rdx)"];
"1000165" [label="(Identifier,VCPU_REGS_RCX)"];
"1000286" [label="(Identifier,VCPU_REGS_RSP)"];
"1000251" [label="(Identifier,rdx)"];
"1000184" [label="(Call,&msr_data)"];
"1000161" [label="(Call,rcx = reg_read(ctxt, VCPU_REGS_RCX))"];
"1000142" [label="(Call,&cs)"];
"1000164" [label="(Identifier,ctxt)"];
"1000290" [label="(MethodReturn,static int)"];
"1000271" [label="(Identifier,ctxt)"];
"1000169" [label="(Identifier,ctxt)"];
"1000289" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000203" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000264" [label="(Identifier,ctxt)"];
"1000230" [label="(Literal,0)"];
"1000183" [label="(Identifier,MSR_IA32_SYSENTER_CS)"];
"1000229" [label="(Identifier,ctxt)"];
"1000266" [label="(Call,&cs)"];
"1000187" [label="(Identifier,usermode)"];
"1000162" [label="(Identifier,rcx)"];
"1000265" [label="(Identifier,cs_sel)"];
"1000168" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000103" [label="(Block,)"];
"1000255" [label="(Literal,0)"];
"1000163" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000228" [label="(Call,emulate_gp(ctxt, 0))"];
"1000282" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = rcx)"];
"1000275" [label="(Literal,0)"];
"1000269" [label="(Identifier,VCPU_SREG_CS)"];
"1000253" [label="(Call,emulate_gp(ctxt, 0))"];
"1000272" [label="(Identifier,ss_sel)"];
"1000268" [label="(Literal,0)"];
"1000263" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000283" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000170" [label="(Identifier,VCPU_REGS_RDX)"];
"1000260" [label="(Call,ss_sel |= SELECTOR_RPL_MASK)"];
"1000276" [label="(Identifier,VCPU_SREG_SS)"];
"1000173" [label="(Identifier,cs)"];
"1000150" [label="(Identifier,ctxt)"];
"1000181" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000227" [label="(Return,return emulate_gp(ctxt, 0);)"];
"1000144" [label="(Call,&ss)"];
"1000254" [label="(Identifier,ctxt)"];
"1000163" -> "1000161"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000163" -> "1000290"  [label="DDG: VCPU_REGS_RCX"];
"1000163" -> "1000161"  [label="DDG: ctxt"];
"1000163" -> "1000161"  [label="DDG: VCPU_REGS_RCX"];
"1000140" -> "1000163"  [label="DDG: ctxt"];
"1000102" -> "1000163"  [label="DDG: ctxt"];
"1000163" -> "1000168"  [label="DDG: ctxt"];
"1000140" -> "1000103"  [label="AST: "];
"1000140" -> "1000144"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000144" -> "1000140"  [label="AST: "];
"1000150" -> "1000140"  [label="CFG: "];
"1000140" -> "1000290"  [label="DDG: &cs"];
"1000140" -> "1000290"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000140" -> "1000290"  [label="DDG: &ss"];
"1000102" -> "1000140"  [label="DDG: ctxt"];
"1000140" -> "1000263"  [label="DDG: &cs"];
"1000140" -> "1000270"  [label="DDG: &ss"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000290"  [label="DDG: ctxt"];
"1000102" -> "1000137"  [label="DDG: ctxt"];
"1000102" -> "1000168"  [label="DDG: ctxt"];
"1000102" -> "1000181"  [label="DDG: ctxt"];
"1000102" -> "1000204"  [label="DDG: ctxt"];
"1000102" -> "1000228"  [label="DDG: ctxt"];
"1000102" -> "1000253"  [label="DDG: ctxt"];
"1000102" -> "1000263"  [label="DDG: ctxt"];
"1000102" -> "1000270"  [label="DDG: ctxt"];
"1000102" -> "1000284"  [label="DDG: ctxt"];
"1000161" -> "1000103"  [label="AST: "];
"1000162" -> "1000161"  [label="AST: "];
"1000167" -> "1000161"  [label="CFG: "];
"1000161" -> "1000290"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000161" -> "1000290"  [label="DDG: rcx"];
"1000161" -> "1000248"  [label="DDG: rcx"];
"1000161" -> "1000282"  [label="DDG: rcx"];
"1000248" -> "1000247"  [label="AST: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000251" -> "1000248"  [label="CFG: "];
"1000247" -> "1000248"  [label="CFG: "];
"1000248" -> "1000290"  [label="DDG: rcx"];
"1000248" -> "1000247"  [label="DDG: rcx"];
"1000248" -> "1000282"  [label="DDG: rcx"];
"1000247" -> "1000246"  [label="AST: "];
"1000247" -> "1000250"  [label="CFG: "];
"1000250" -> "1000247"  [label="AST: "];
"1000254" -> "1000247"  [label="CFG: "];
"1000256" -> "1000247"  [label="CFG: "];
"1000247" -> "1000290"  [label="DDG: is_noncanonical_address(rcx)"];
"1000247" -> "1000290"  [label="DDG: is_noncanonical_address(rdx)"];
"1000247" -> "1000290"  [label="DDG: is_noncanonical_address(rcx) ||\n\t\t    is_noncanonical_address(rdx)"];
"1000250" -> "1000247"  [label="DDG: rdx"];
"1000282" -> "1000103"  [label="AST: "];
"1000282" -> "1000287"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000287" -> "1000282"  [label="AST: "];
"1000289" -> "1000282"  [label="CFG: "];
"1000282" -> "1000290"  [label="DDG: rcx"];
"1000282" -> "1000290"  [label="DDG: *reg_write(ctxt, VCPU_REGS_RSP)"];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000168" -> "1000290"  [label="DDG: VCPU_REGS_RDX"];
"1000168" -> "1000166"  [label="DDG: ctxt"];
"1000168" -> "1000166"  [label="DDG: VCPU_REGS_RDX"];
"1000168" -> "1000181"  [label="DDG: ctxt"];
"1000166" -> "1000103"  [label="AST: "];
"1000167" -> "1000166"  [label="AST: "];
"1000173" -> "1000166"  [label="CFG: "];
"1000166" -> "1000290"  [label="DDG: reg_read(ctxt, VCPU_REGS_RDX)"];
"1000166" -> "1000290"  [label="DDG: rdx"];
"1000166" -> "1000250"  [label="DDG: rdx"];
"1000166" -> "1000277"  [label="DDG: rdx"];
"1000250" -> "1000251"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000250" -> "1000290"  [label="DDG: rdx"];
"1000250" -> "1000277"  [label="DDG: rdx"];
"1000277" -> "1000103"  [label="AST: "];
"1000277" -> "1000281"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000281" -> "1000277"  [label="AST: "];
"1000285" -> "1000277"  [label="CFG: "];
"1000277" -> "1000290"  [label="DDG: ctxt->_eip"];
"1000277" -> "1000290"  [label="DDG: rdx"];
"1000181" -> "1000103"  [label="AST: "];
"1000181" -> "1000184"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000183" -> "1000181"  [label="AST: "];
"1000184" -> "1000181"  [label="AST: "];
"1000187" -> "1000181"  [label="CFG: "];
"1000181" -> "1000290"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data)"];
"1000181" -> "1000290"  [label="DDG: &msr_data"];
"1000181" -> "1000290"  [label="DDG: MSR_IA32_SYSENTER_CS"];
"1000181" -> "1000204"  [label="DDG: ctxt"];
"1000181" -> "1000228"  [label="DDG: ctxt"];
"1000181" -> "1000253"  [label="DDG: ctxt"];
"1000181" -> "1000263"  [label="DDG: ctxt"];
"1000204" -> "1000203"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000206" -> "1000204"  [label="AST: "];
"1000203" -> "1000204"  [label="CFG: "];
"1000204" -> "1000290"  [label="DDG: ctxt"];
"1000204" -> "1000290"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000204" -> "1000203"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000203" -> "1000197"  [label="AST: "];
"1000290" -> "1000203"  [label="CFG: "];
"1000203" -> "1000290"  [label="DDG: <RET>"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000230" -> "1000228"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000290"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000228" -> "1000290"  [label="DDG: ctxt"];
"1000228" -> "1000227"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000227" -> "1000223"  [label="AST: "];
"1000290" -> "1000227"  [label="CFG: "];
"1000227" -> "1000290"  [label="DDG: <RET>"];
"1000253" -> "1000252"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000252" -> "1000253"  [label="CFG: "];
"1000253" -> "1000290"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000253" -> "1000290"  [label="DDG: ctxt"];
"1000253" -> "1000252"  [label="DDG: emulate_gp(ctxt, 0)"];
"1000252" -> "1000246"  [label="AST: "];
"1000290" -> "1000252"  [label="CFG: "];
"1000252" -> "1000290"  [label="DDG: <RET>"];
"1000263" -> "1000103"  [label="AST: "];
"1000263" -> "1000269"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000265" -> "1000263"  [label="AST: "];
"1000266" -> "1000263"  [label="AST: "];
"1000268" -> "1000263"  [label="AST: "];
"1000269" -> "1000263"  [label="AST: "];
"1000271" -> "1000263"  [label="CFG: "];
"1000263" -> "1000290"  [label="DDG: cs_sel"];
"1000263" -> "1000290"  [label="DDG: VCPU_SREG_CS"];
"1000263" -> "1000290"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000263" -> "1000290"  [label="DDG: &cs"];
"1000257" -> "1000263"  [label="DDG: cs_sel"];
"1000263" -> "1000270"  [label="DDG: ctxt"];
"1000270" -> "1000103"  [label="AST: "];
"1000270" -> "1000276"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="AST: "];
"1000273" -> "1000270"  [label="AST: "];
"1000275" -> "1000270"  [label="AST: "];
"1000276" -> "1000270"  [label="AST: "];
"1000279" -> "1000270"  [label="CFG: "];
"1000270" -> "1000290"  [label="DDG: VCPU_SREG_SS"];
"1000270" -> "1000290"  [label="DDG: &ss"];
"1000270" -> "1000290"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000270" -> "1000290"  [label="DDG: ss_sel"];
"1000260" -> "1000270"  [label="DDG: ss_sel"];
"1000270" -> "1000284"  [label="DDG: ctxt"];
"1000284" -> "1000283"  [label="AST: "];
"1000284" -> "1000286"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000286" -> "1000284"  [label="AST: "];
"1000283" -> "1000284"  [label="CFG: "];
"1000284" -> "1000290"  [label="DDG: VCPU_REGS_RSP"];
"1000284" -> "1000290"  [label="DDG: ctxt"];
}
