<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> Comments on at91_can.c
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20Comments%20on%20at91_can.c&In-Reply-To=%3C20090813132936.GG3317%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002861.html">
   <LINK REL="Next"  HREF="002910.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>Comments on at91_can.c</H1>
    <B>Wolfram Sang</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20Comments%20on%20at91_can.c&In-Reply-To=%3C20090813132936.GG3317%40pengutronix.de%3E"
       TITLE="Comments on at91_can.c">w.sang at pengutronix.de
       </A><BR>
    <I>Thu Aug 13 15:29:36 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="002861.html">Comments on at91_can.c
</A></li>
        <LI>Next message: <A HREF="002910.html">Comments on at91_can.c
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2866">[ date ]</a>
              <a href="thread.html#2866">[ thread ]</a>
              <a href="subject.html#2866">[ subject ]</a>
              <a href="author.html#2866">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Thu, Aug 13, 2009 at 01:40:22PM +0200, Wolfgang Grandegger wrote:

Also another comment from me fixing a build warning:

&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * at91_can.c -  CAN network driver for AT91 SoC CAN controller
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * (C) 2007 by Hans J. Koch &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">hjk at linutronix.de</A>&gt;
</I>&gt;<i> &gt;  * (C) 2008 by Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * This software may be distributed under the terms of the GNU General
</I>&gt;<i> &gt;  * Public License (&quot;GPL&quot;) version 2 as distributed in the 'COPYING'
</I>&gt;<i> &gt;  * file from the main directory of the linux kernel source.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Send feedback to &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">socketcan-users at lists.berlios.de</A>&gt;
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #include &lt;linux/platform_device.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/interrupt.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/netdevice.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/spinlock.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/module.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/kernel.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/string.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/if_arp.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/skbuff.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/types.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/errno.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/init.h&gt;
</I>&gt;<i> &gt; #include &lt;linux/clk.h&gt;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #include &lt;socketcan/can.h&gt;
</I>&gt;<i> &gt; #include &lt;socketcan/can/error.h&gt;
</I>&gt;<i> &gt; #include &lt;socketcan/can/dev.h&gt;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #include &lt;mach/board.h&gt;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define DRV_NAME		&quot;at91_can&quot;
</I>&gt;<i> &gt; #define MAX_INTERRUPT_WORK	4
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * RX/TX Mailbox split
</I>&gt;<i> &gt;  * don't dare to touch
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; #define AT91_MB_RX_NUM		12
</I>&gt;<i> &gt; #define AT91_MB_TX_SHIFT	2
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MB_RX_FIRST	0
</I>&gt;<i> &gt; #define AT91_MB_RX_LAST		(AT91_MB_RX_FIRST + AT91_MB_RX_NUM - 1)
</I>&gt;<i> &gt; #define AT91_MB_RX_BANKS	3
</I>&gt;<i> &gt; #define AT91_MB_RX_BANK_WIDTH	(AT91_MB_RX_NUM / AT91_MB_RX_BANKS)
</I>&gt;<i> &gt; #define AT91_MB_RX_BANK_MASK(i)	(((1 &lt;&lt; AT91_MB_RX_BANK_WIDTH) - 1) &lt;&lt; \
</I>&gt;<i> &gt; 				(AT91_MB_RX_BANK_WIDTH * (i)))
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MB_TX_NUM		(1 &lt;&lt; AT91_MB_TX_SHIFT)
</I>&gt;<i> &gt; #define AT91_MB_TX_FIRST	(AT91_MB_RX_LAST + 1)
</I>&gt;<i> &gt; #define AT91_MB_TX_LAST		(AT91_MB_TX_FIRST + AT91_MB_TX_NUM - 1)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /* Common registers */
</I>&gt;<i> &gt; enum at91_reg {
</I>&gt;<i> &gt; 	AT91_MR		= 0x000,
</I>&gt;<i> &gt; 	AT91_IER	= 0x004,
</I>&gt;<i> &gt; 	AT91_IDR	= 0x008,
</I>&gt;<i> &gt; 	AT91_IMR	= 0x00C,
</I>&gt;<i> &gt; 	AT91_SR		= 0x010,
</I>&gt;<i> &gt; 	AT91_BR		= 0x014,
</I>&gt;<i> &gt; 	AT91_TIM	= 0x018,
</I>&gt;<i> &gt; 	AT91_TIMESTP	= 0x01C,
</I>&gt;<i> &gt; 	AT91_ECR	= 0x020,
</I>&gt;<i> &gt; 	AT91_TCR	= 0x024,
</I>&gt;<i> &gt; 	AT91_ACR	= 0x028,
</I>&gt;<i> &gt; };
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /* Mailbox registers (0 &lt;= i &lt;= 15) */
</I>&gt;<i> &gt; #define AT91_MMR(i)		(enum at91_reg)(0x200 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MAM(i)		(enum at91_reg)(0x204 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MID(i)		(enum at91_reg)(0x208 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MFID(i)		(enum at91_reg)(0x20C + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MSR(i)		(enum at91_reg)(0x210 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MDL(i)		(enum at91_reg)(0x214 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MDH(i)		(enum at91_reg)(0x218 + ((i) * 0x20))
</I>&gt;<i> &gt; #define AT91_MCR(i)		(enum at91_reg)(0x21C + ((i) * 0x20))
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /* Register bits */
</I>&gt;<i> &gt; #define AT91_MR_AT91EN		(1 &lt;&lt; 0)
</I>&gt;<i> &gt; #define AT91_MR_LPM		(1 &lt;&lt; 1)
</I>&gt;<i> &gt; #define AT91_MR_ABM		(1 &lt;&lt; 2)
</I>&gt;<i> &gt; #define AT91_MR_OVL		(1 &lt;&lt; 3)
</I>&gt;<i> &gt; #define AT91_MR_TEOF		(1 &lt;&lt; 4)
</I>&gt;<i> &gt; #define AT91_MR_TTM		(1 &lt;&lt; 5)
</I>&gt;<i> &gt; #define AT91_MR_TIMFRZ		(1 &lt;&lt; 6)
</I>&gt;<i> &gt; #define AT91_MR_DRPT		(1 &lt;&lt; 7)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_SR_RBSY		(1 &lt;&lt; 29)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MMR_PRIO_SHIFT	16
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MID_MIDE		(1 &lt;&lt; 29)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MSR_MRTR		(1 &lt;&lt; 20)
</I>&gt;<i> &gt; #define AT91_MSR_MABT		(1 &lt;&lt; 22)
</I>&gt;<i> &gt; #define AT91_MSR_MRDY		(1 &lt;&lt; 23)
</I>&gt;<i> &gt; #define AT91_MSR_MMI		(1 &lt;&lt; 24)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_MCR_MRTR		(1 &lt;&lt; 20)
</I>&gt;<i> &gt; #define AT91_MCR_MTCR		(1 &lt;&lt; 23)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /* Mailbox Modes */
</I>&gt;<i> &gt; enum at91_mb_mode {
</I>&gt;<i> &gt; 	AT91_MB_MODE_DISABLED	= 0,
</I>&gt;<i> &gt; 	AT91_MB_MODE_RX		= 1,
</I>&gt;<i> &gt; 	AT91_MB_MODE_RX_OVRWR	= 2,
</I>&gt;<i> &gt; 	AT91_MB_MODE_TX		= 3,
</I>&gt;<i> &gt; 	AT91_MB_MODE_CONSUMER	= 4,
</I>&gt;<i> &gt; 	AT91_MB_MODE_PRODUCER	= 5,
</I>&gt;<i> &gt; };
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /* Interrupt mask bits */
</I>&gt;<i> &gt; #define AT91_IRQ_MB_RX		((1 &lt;&lt; (AT91_MB_RX_LAST + 1)) \
</I>&gt;<i> &gt; 				- (1 &lt;&lt; AT91_MB_RX_FIRST))
</I>&gt;<i> &gt; #define AT91_IRQ_MB_TX		((1 &lt;&lt; (AT91_MB_TX_LAST + 1)) \
</I>&gt;<i> &gt; 				- (1 &lt;&lt; AT91_MB_TX_FIRST))
</I>&gt;<i> &gt; #define AT91_IRQ_MB_AL		(AT91_IRQ_MB_RX | AT91_IRQ_MB_TX)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_IRQ_ERRA		(1 &lt;&lt; 16)
</I>&gt;<i> &gt; #define AT91_IRQ_WARN		(1 &lt;&lt; 17)
</I>&gt;<i> &gt; #define AT91_IRQ_ERRP		(1 &lt;&lt; 18)
</I>&gt;<i> &gt; #define AT91_IRQ_BOFF		(1 &lt;&lt; 19)
</I>&gt;<i> &gt; #define AT91_IRQ_SLEEP		(1 &lt;&lt; 20)
</I>&gt;<i> &gt; #define AT91_IRQ_WAKEUP		(1 &lt;&lt; 21)
</I>&gt;<i> &gt; #define AT91_IRQ_TOVF		(1 &lt;&lt; 22)
</I>&gt;<i> &gt; #define AT91_IRQ_TSTP		(1 &lt;&lt; 23)
</I>&gt;<i> &gt; #define AT91_IRQ_CERR		(1 &lt;&lt; 24)
</I>&gt;<i> &gt; #define AT91_IRQ_SERR		(1 &lt;&lt; 25)
</I>&gt;<i> &gt; #define AT91_IRQ_AERR		(1 &lt;&lt; 26)
</I>&gt;<i> &gt; #define AT91_IRQ_FERR		(1 &lt;&lt; 27)
</I>&gt;<i> &gt; #define AT91_IRQ_BERR		(1 &lt;&lt; 28)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define	AT91_IRQ_ERR_ALL	0x1fff0000
</I>&gt;<i> &gt; #define AT91_IRQ_ERR_CANFRAME	(AT91_IRQ_CERR | AT91_IRQ_SERR | \
</I>&gt;<i> &gt; 				 AT91_IRQ_AERR | AT91_IRQ_FERR | AT91_IRQ_BERR)
</I>&gt;<i> &gt; #define AT91_IRQ_ERR_LINE	(AT91_IRQ_ERRA | AT91_IRQ_WARN | \
</I>&gt;<i> &gt; 				 AT91_IRQ_ERRP | AT91_IRQ_BOFF)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; struct at91_priv {
</I>&gt;<i> &gt; 	struct can_priv		can;	/* must be the first member! */
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	struct clk		*clk;
</I>&gt;<i> &gt; 	struct at91_can_data	*pdata;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; #define AT91_NEXT_PRIO_SHIFT	(AT91_MB_TX_SHIFT)
</I>&gt;<i> &gt; #define AT91_NEXT_PRIO_MASK	(0xf &lt;&lt; AT91_MB_TX_SHIFT)
</I>&gt;<i> &gt; #define AT91_NEXT_MB_MASK	(AT91_MB_TX_NUM - 1)
</I>&gt;<i> &gt; #define AT91_NEXT_MASK		((AT91_MB_TX_NUM - 1) | AT91_NEXT_PRIO_MASK)
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> I personally prefer having such definitions above the struct.
</I>&gt;<i> 
</I>&gt;<i> &gt; 	unsigned int		tx_next;
</I>&gt;<i> &gt; 	unsigned int		tx_echo;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	unsigned int		rx_bank;
</I>&gt;<i> &gt; 	void __iomem		*reg_base; /* ioremap'ed address to registers */
</I>&gt;<i> &gt; };
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static struct can_bittiming_const at91_bittiming_const = {
</I>&gt;<i> &gt; 	.tseg1_min = 4,
</I>&gt;<i> &gt; 	.tseg1_max = 16,
</I>&gt;<i> &gt; 	.tseg2_min = 2,
</I>&gt;<i> &gt; 	.tseg2_max = 8,
</I>&gt;<i> &gt; 	.sjw_max = 4,
</I>&gt;<i> &gt; 	.brp_min = 2,
</I>&gt;<i> &gt; 	.brp_max = 128,
</I>&gt;<i> &gt; 	.brp_inc = 1,
</I>&gt;<i> &gt; };
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline int get_tx_next_mb(struct at91_priv *priv)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	return (priv-&gt;tx_next &amp; AT91_NEXT_MB_MASK) + AT91_MB_TX_FIRST;
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline int get_tx_next_prio(struct at91_priv *priv)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	return (priv-&gt;tx_next &gt;&gt; AT91_NEXT_PRIO_SHIFT) &amp; 0xf;
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline int get_tx_echo_mb(struct at91_priv *priv)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	return (priv-&gt;tx_echo &amp; AT91_NEXT_MB_MASK) + AT91_MB_TX_FIRST;
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline u32 at91_read(struct net_device *dev, enum at91_reg reg)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	return readl(priv-&gt;reg_base + reg);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline void
</I>&gt;<i> &gt; at91_write(struct net_device *dev, enum at91_reg reg, u32 value)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	writel(value, priv-&gt;reg_base + reg);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static inline void
</I>&gt;<i> &gt; set_mb_mode_prio(struct net_device *dev, int mb, enum at91_mb_mode mode,
</I>&gt;<i> &gt; 		int prio)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	at91_write(dev, AT91_MMR(mb),
</I>&gt;<i> &gt; 		   (mode &lt;&lt; 24) |
</I>&gt;<i> &gt; 		   (prio &lt;&lt; 16));
</I>&gt;<i> &gt; }
</I>&gt;<i> 
</I>&gt;<i> Does fit on one line!
</I>&gt;<i> 
</I>&gt;<i> &gt; static inline void
</I>&gt;<i> &gt; set_mb_mode(struct net_device *dev, int mb, enum at91_mb_mode mode)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	set_mb_mode_prio(dev, mb, mode, 0);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * Enable or disable transceiver
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void enable_can_transceiver(struct at91_priv *priv, int enable)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	if (priv-&gt;pdata &amp;&amp; priv-&gt;pdata-&gt;transceiver_enable)
</I>&gt;<i> &gt; 		priv-&gt;pdata-&gt;transceiver_enable(enable);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * theory of operation:
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Accoring to the datasheet priority 0 is the highest priority, 15 is
</I>&gt;<i> &gt;  * the lowest. If two mailboxes have the same priority level the
</I>&gt;<i> &gt;  * message of the mailbox with the lowest number is sent first.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * We use the first TX mailbox mailbox (AT91_MB_TX_FIRST) with prio 0,
</I>&gt;<i> &gt;  * then the next mailbox with prio 0, and so on, until all mailboxes
</I>&gt;<i> &gt;  * are used. Then we start from the beginning with mailbox
</I>&gt;<i> &gt;  * AT91_MB_TX_FIRST, but with prio 1, mailbox AT91_MB_TX_FIRST + 1
</I>&gt;<i> &gt;  * prio 1. When we reach the last mailbox with prio 15, we have to
</I>&gt;<i> &gt;  * stop sending, waiting for all messages to be delivered, than start
</I>&gt;<i> &gt;  * again with mailbox AT91_MB_TX_FIRST prio 0.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * We use the priv-&gt;tx_next as counter for the next transmission
</I>&gt;<i> &gt;  * mailbox, but without the offset AT91_MB_TX_FIRST. The lower bits
</I>&gt;<i> &gt;  * encode the mailbox number, the upper 4 bits the mailbox priority:
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * priv-&gt;tx_next = (prio &lt;&lt; AT91_NEXT_PRIO_SHIFT) ||
</I>&gt;<i> &gt;  *                 (mb - AT91_MB_TX_FIRST);
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static int at91_start_xmit(struct sk_buff *skb, struct net_device *dev)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> &gt; 	struct can_frame *cf = (struct can_frame *)skb-&gt;data;
</I>&gt;<i> &gt; 	u32 reg_mid, reg_mcr;
</I>&gt;<i> &gt; 	int mb, prio;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	mb = get_tx_next_mb(priv);
</I>&gt;<i> &gt; 	prio = get_tx_next_prio(priv);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	if (!(at91_read(dev, AT91_MSR(mb)) &amp; AT91_MSR_MRDY)) {
</I>&gt;<i> &gt; 		BUG();
</I>&gt;<i> &gt; 		/* FIXME: kfree? stats? */
</I>&gt;<i> &gt; 		return -EBUSY;
</I>&gt;<i> &gt; 	}
</I>&gt;<i> 
</I>&gt;<i> That's an invalid return value. I also think it's not good that a
</I>&gt;<i> hardware error brings down the system. Fix the FIXME.
</I>&gt;<i> 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	if (cf-&gt;can_id &amp; CAN_EFF_FLAG)
</I>&gt;<i> &gt; 		reg_mid = (cf-&gt;can_id &amp; CAN_EFF_MASK) | AT91_MID_MIDE;
</I>&gt;<i> &gt; 	else
</I>&gt;<i> &gt; 		reg_mid = (cf-&gt;can_id &amp; CAN_SFF_MASK) &lt;&lt; 18;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	reg_mcr = ((cf-&gt;can_id &amp; CAN_RTR_FLAG) ? AT91_MCR_MRTR : 0 ) |
</I>&gt;<i> &gt; 		(cf-&gt;can_dlc &lt;&lt; 16) |
</I>&gt;<i> &gt; 		AT91_MCR_MTCR;
</I>&gt;<i> 
</I>&gt;<i> Fits well on two lines.
</I>&gt;<i> 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* disable MB while writing ID (see datasheet) */
</I>&gt;<i> &gt; 	set_mb_mode(dev, mb, AT91_MB_MODE_DISABLED);
</I>&gt;<i> &gt; 	at91_write(dev, AT91_MID(mb), reg_mid);
</I>&gt;<i> &gt; 	set_mb_mode_prio(dev, mb, AT91_MB_MODE_TX, prio);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	at91_write(dev, AT91_MDL(mb), *(u32 *)(cf-&gt;data + 0));
</I>&gt;<i> &gt; 	at91_write(dev, AT91_MDH(mb), *(u32 *)(cf-&gt;data + 4));
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* This triggers transmission */
</I>&gt;<i> &gt; 	wmb();
</I>&gt;<i> 
</I>&gt;<i> Do we need that wmb()?
</I>&gt;<i> 
</I>&gt;<i> &gt; 	at91_write(dev, AT91_MCR(mb), reg_mcr);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	stats-&gt;tx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> &gt; 	dev-&gt;trans_start = jiffies;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* _NOTE_: substract AT91_MB_TX_FIRST offset from mb! */
</I>&gt;<i> &gt; 	can_put_echo_skb(skb, dev, mb - AT91_MB_TX_FIRST);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/*
</I>&gt;<i> &gt; 	 * we have to stop the queue and deliver all messages in case
</I>&gt;<i> &gt; 	 * of a prio+mb counter wrap around. This is the case if
</I>&gt;<i> &gt; 	 * tx_next buffer prio and mailbox equals 0.
</I>&gt;<i> &gt; 	 *
</I>&gt;<i> &gt; 	 * also stop the queue if next buffer is still in use
</I>&gt;<i> &gt; 	 * (== not ready)
</I>&gt;<i> &gt; 	 */
</I>&gt;<i> &gt; 	priv-&gt;tx_next++;
</I>&gt;<i> &gt; 	if (!(at91_read(dev, AT91_MSR(get_tx_next_mb(priv))) &amp;
</I>&gt;<i> &gt; 	      AT91_MSR_MRDY) ||
</I>&gt;<i> &gt; 	    (priv-&gt;tx_next &amp; AT91_NEXT_MASK) == 0) {
</I>&gt;<i> &gt; 		netif_stop_queue(dev);
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev),
</I>&gt;<i> &gt; 			&quot;stopping netif_queue, priv-&gt;tx_next=%d, &quot;
</I>&gt;<i> &gt; 			&quot;prio=%d, mb=%d\n&quot;,
</I>&gt;<i> &gt; 			priv-&gt;tx_next,
</I>&gt;<i> &gt; 			get_tx_next_prio(priv),
</I>&gt;<i> &gt; 			get_tx_next_mb(priv));
</I>&gt;<i> &gt; 	}
</I>&gt;<i> 
</I>&gt;<i> Devel debugging? Is it useful for the real users?
</I>&gt;<i> 
</I>&gt;<i> &gt; 	/* Enable interrupt for this mailbox */
</I>&gt;<i> &gt; 	at91_write(dev, AT91_IER, 1 &lt;&lt; mb);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	return 0;
</I>&gt;<i> 
</I>&gt;<i> Please use &quot;return NETDEV_TX_OK&quot;.
</I>&gt;<i> 
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /**
</I>&gt;<i> &gt;  * at91_clear_bank - clear and reactive bank
</I>&gt;<i> &gt;  * @dev: net device
</I>&gt;<i> &gt;  * @bank: bank to clear
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Clears and reenables IRQs on given bank in order to enable
</I>&gt;<i> &gt;  * reception of new CAN messages
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void at91_clear_bank(struct net_device *dev, int bank)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	int last, i;
</I>&gt;<i> &gt; 	u32 mask;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	last = AT91_MB_RX_BANK_WIDTH * (bank + 1);
</I>&gt;<i> &gt; 	for (i = AT91_MB_RX_BANK_WIDTH * bank; i &lt; last; i++)
</I>&gt;<i> &gt; 		at91_write(dev, AT91_MCR(i), AT91_MCR_MTCR);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	mask = AT91_MB_RX_BANK_MASK(bank);
</I>&gt;<i> &gt; 	at91_write(dev, AT91_IER, mask);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /**
</I>&gt;<i> &gt;  * at91_read_mb - read CAN msg from mailbox (lowlevel impl)
</I>&gt;<i> &gt;  * @dev: net device
</I>&gt;<i> &gt;  * @mb: mailbox number to read from
</I>&gt;<i> &gt;  * @cf: can frame where to store message
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Reads a CAN message from the given mailbox and stores data into
</I>&gt;<i> &gt;  * given can frame. &quot;mb&quot; and &quot;cf&quot; must be valid.
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void at91_read_mb(struct net_device *dev, int mb, struct can_frame *cf)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	u32 reg_msr, reg_mid, reg_mdl, reg_mdh;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	reg_mid = at91_read(dev, AT91_MID(mb));
</I>&gt;<i> &gt; 	if (reg_mid &amp; AT91_MID_MIDE)
</I>&gt;<i> &gt; 		cf-&gt;can_id = ((reg_mid &gt;&gt;  0) &amp; CAN_EFF_MASK) | CAN_EFF_FLAG;
</I>&gt;<i> &gt; 	else
</I>&gt;<i> &gt; 		cf-&gt;can_id =  (reg_mid &gt;&gt; 18) &amp; CAN_SFF_MASK;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	reg_msr = at91_read(dev, AT91_MSR(mb));
</I>&gt;<i> &gt; 	if (reg_msr &amp; AT91_MSR_MRTR)
</I>&gt;<i> &gt; 		cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i> &gt; 	cf-&gt;can_dlc = (reg_msr &gt;&gt; 16) &amp; 0xf;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	reg_mdl = at91_read(dev, AT91_MDL(mb));
</I>&gt;<i> &gt; 	reg_mdh = at91_read(dev, AT91_MDH(mb));
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	*(u32 *)(cf-&gt;data + 0) = reg_mdl;
</I>&gt;<i> &gt; 	*(u32 *)(cf-&gt;data + 4) = reg_mdh;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/*  FIXME: take care about AT91_MB_MODE_RX_OVRWR mb */
</I>&gt;<i> 
</I>&gt;<i> FIXME.
</I>&gt;<i> 
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /**
</I>&gt;<i> &gt;  * at91_read_msg - read CAN message from mailbox
</I>&gt;<i> &gt;  * @dev: net device
</I>&gt;<i> &gt;  * @mb: mail box to read from
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Reads a CAN message from given mailbox, and put into linux network
</I>&gt;<i> &gt;  * RX queue, does all housekeeping chores (stats, ...)
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void at91_read_msg(struct net_device *dev, int mb)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> &gt; 	struct can_frame *cf;
</I>&gt;<i> &gt; 	struct sk_buff *skb;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	skb = netdev_alloc_skb(dev, sizeof(struct can_frame));
</I>&gt;<i> &gt; 	if (unlikely(!skb)) {
</I>&gt;<i> &gt; 		if (net_ratelimit())
</I>&gt;<i> &gt; 			dev_warn(ND2D(dev),
</I>&gt;<i> &gt; 				 &quot;Memory squeeze, dropping packet.\n&quot;);
</I>&gt;<i> &gt; 		stats-&gt;rx_dropped++;
</I>&gt;<i> &gt; 		return;
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; 	skb-&gt;protocol = htons(ETH_P_CAN);
</I>&gt;<i> 
</I>&gt;<i> Please add
</I>&gt;<i> 
</I>&gt;<i> 	skb-&gt;ip_summed = CHECKSUM_UNNECESSARY;
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> &gt; 	cf = (struct can_frame *)skb_put(skb, sizeof(struct can_frame));
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	at91_read_mb(dev, mb, cf);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	netif_rx(skb);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	dev-&gt;last_rx = jiffies;
</I>&gt;<i> &gt; 	stats-&gt;rx_packets++;
</I>&gt;<i> &gt; 	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * theory of operation
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * 12 of the 16 mailboxes on the chip are reserved for RX. we split
</I>&gt;<i> &gt;  * them into 3 groups (3 x 4 mbs) a.k.a banks.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * like it or not, but the chip always saves a received CAN message
</I>&gt;<i> &gt;  * into the first free mailbox it finds. This makes it very difficult
</I>&gt;<i> &gt;  * to read the messages in the right order from the chip. This is how
</I>&gt;<i> &gt;  * we work around that problem:
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * The first message goes into mb nr. 0 and issues an interrupt. We
</I>&gt;<i> &gt;  * read it, do _not_ reenable the mb (to receive another message), but
</I>&gt;<i> &gt;  * disable the interrupt though. This is done for the first bank
</I>&gt;<i> &gt;  * (i.e. mailbox 0-3).
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  *   bank0    bank1    bank2
</I>&gt;<i> &gt;  *   __^__    __^__    __^__
</I>&gt;<i> &gt;  *  /     \  /     \  /     \
</I>&gt;<i> &gt;  * +-+-+-+-++-+-+-+-++-+-+-+-+
</I>&gt;<i> &gt;  * |x|x|x|x|| | | | || | | | |
</I>&gt;<i> &gt;  * +-+-+-+-++-+-+-+-++-+-+-+-+
</I>&gt;<i> &gt;  *  0 0 0 0  0 0 0 0  0 0 1 1  \ mail
</I>&gt;<i> &gt;  *  0 1 2 3  4 5 6 7  8 9 0 1  / box
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Then we switch to bank 1. If this bank is full, too, we reenable
</I>&gt;<i> &gt;  * bank number 0, and switch to bank 2. Imagine bank 2 like an overflow
</I>&gt;<i> &gt;  * bank, which takes CAN messages if bank 1 is full, but bank 0 not
</I>&gt;<i> &gt;  * cleared yet. In other words: from the reception of a message into
</I>&gt;<i> &gt;  * mb 7, we have the &quot;four mailboxes&quot; (of bank 2) time to enter the
</I>&gt;<i> &gt;  * interrupt service routine and reenable bank 0.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * Nevertheless, after reenabling bank 0, we look at bank 2 first, to
</I>&gt;<i> &gt;  * see if there are some messages. Then we reactivate bank 1 and 2,
</I>&gt;<i> &gt;  * and switch to bank 0.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void at91_irq_rx(struct net_device *dev, u32 reg_sr)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	unsigned long *addr = (unsigned long *)&amp;reg_sr;
</I>&gt;<i> &gt; 	int mb;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* masking of reg_sr not needed, already done by at91_irq */
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	mb = find_next_bit(addr, AT91_MB_RX_NUM,
</I>&gt;<i> &gt; 			   AT91_MB_RX_BANK_WIDTH * priv-&gt;rx_bank);
</I>&gt;<i> &gt; 	while (mb &lt; AT91_MB_RX_NUM) {
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev),
</I>&gt;<i> &gt; 			&quot;%s: SR=0x%08x, mb=%d, mb_bit=0x%04x, rx_bank=%d\n&quot;,
</I>&gt;<i> &gt; 			__func__, reg_sr, mb, 1 &lt;&lt; mb, priv-&gt;rx_bank);
</I>&gt;<i> 
</I>&gt;<i> Devel debugging?
</I>&gt;<i> 
</I>&gt;<i> &gt; 		at91_read_msg(dev, mb);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/* disable interrupt */
</I>&gt;<i> &gt; 		at91_write(dev, AT91_IDR, 1 &lt;&lt; mb);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/* find next pending mailbox */
</I>&gt;<i> &gt; 		mb = find_next_bit(addr, AT91_MB_RX_NUM, mb + 1);
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	switch (priv-&gt;rx_bank) {
</I>&gt;<i> &gt; 	case 0:
</I>&gt;<i> &gt; 		if (!(at91_read(dev, AT91_IMR) &amp; AT91_MB_RX_BANK_MASK(0)))
</I>&gt;<i> &gt; 			priv-&gt;rx_bank = 1;
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	case 1:
</I>&gt;<i> &gt; 		if (!(at91_read(dev, AT91_IMR) &amp; AT91_MB_RX_BANK_MASK(1))) {
</I>&gt;<i> &gt; 			at91_clear_bank(dev, 0);
</I>&gt;<i> &gt; 			priv-&gt;rx_bank = 2;
</I>&gt;<i> &gt; 		}
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	case 2:
</I>&gt;<i> &gt; 		at91_clear_bank(dev, 1);
</I>&gt;<i> &gt; 		at91_clear_bank(dev, 2);
</I>&gt;<i> &gt; 		priv-&gt;rx_bank = 0;
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; /*
</I>&gt;<i> &gt;  * theory of operation:
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * priv-&gt;tx_echo holds the number of the oldest can_frame put for
</I>&gt;<i> &gt;  * transmission into the hardware, but not yet ACKed by the CAN tx
</I>&gt;<i> &gt;  * complete IRQ.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  * We iterate from priv-&gt;tx_echo to priv-&gt;tx_next and check if the
</I>&gt;<i> &gt;  * packet has been transmitted, echo it back to the CAN framework. If
</I>&gt;<i> &gt;  * we discover a not yet transmitted package, stop looking for more.
</I>&gt;<i> &gt;  *
</I>&gt;<i> &gt;  */
</I>&gt;<i> &gt; static void at91_irq_tx(struct net_device *dev, u32 reg_sr)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	u32 reg_msr;
</I>&gt;<i> &gt; 	int mb;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* masking of reg_sr not needed, already done by at91_irq */
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	for (/* nix */; priv-&gt;tx_echo &lt; priv-&gt;tx_next; priv-&gt;tx_echo++) {
</I>&gt;<i> &gt; 		mb = get_tx_echo_mb(priv);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/* no event in mailbox? */
</I>&gt;<i> &gt; 		if (!(reg_sr &amp; (1 &lt;&lt; mb)))
</I>&gt;<i> &gt; 			break;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		reg_msr = at91_read(dev, AT91_MSR(mb));
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/* FIXME: BUGON no ready | abort */
</I>&gt;<i> 
</I>&gt;<i> Fix it. A BUG_ON might be to heavy, though.
</I>&gt;<i> 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev),
</I>&gt;<i> &gt; 			&quot;%s: SR=0x%08x, mb=%d, mb_bit=0x%04x, mb status: %s, &quot;
</I>&gt;<i> &gt; 			&quot;tx_next=%d, tx_echo=%d\n&quot;,
</I>&gt;<i> &gt; 			__func__, reg_sr, mb, 1 &lt;&lt; mb,
</I>&gt;<i> &gt; 			reg_msr &amp; AT91_MSR_MRDY ? &quot;MRDY&quot; : &quot;MABT&quot;,
</I>&gt;<i> &gt; 			priv-&gt;tx_next, priv-&gt;tx_echo);
</I>&gt;<i> 
</I>&gt;<i> Heavy devel debug output?
</I>&gt;<i> 
</I>&gt;<i> &gt; 		/* Disable irq for this TX mailbox */
</I>&gt;<i> &gt; 		at91_write(dev, AT91_IDR, 1 &lt;&lt; mb);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * only echo if mailbox signals us a transfer
</I>&gt;<i> &gt; 		 * complete (MSR_MRDY). Otherwise it's a tansfer
</I>&gt;<i> &gt; 		 * abort. &quot;can_bus_off()&quot; takes care about the skbs
</I>&gt;<i> &gt; 		 * parked in the echo queue.
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 		if (likely(reg_msr &amp; AT91_MSR_MRDY)) {
</I>&gt;<i> &gt; 			/* _NOTE_: substract AT91_MB_TX_FIRST offset from mb! */
</I>&gt;<i> &gt; 			can_get_echo_skb(dev, mb - AT91_MB_TX_FIRST);
</I>&gt;<i> &gt; 			dev-&gt;stats.tx_packets++;
</I>&gt;<i> &gt; 		}
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/*
</I>&gt;<i> &gt; 	 * restart queue if we don't have a wrap around but restart if
</I>&gt;<i> &gt; 	 * we get a TX int for the last can frame directly before a
</I>&gt;<i> &gt; 	 * wrap around.
</I>&gt;<i> &gt; 	 */
</I>&gt;<i> &gt; 	if ((priv-&gt;tx_next &amp; AT91_NEXT_MASK) != 0 ||
</I>&gt;<i> &gt; 	    (priv-&gt;tx_echo &amp; AT91_NEXT_MASK) == 0)
</I>&gt;<i> &gt; 		netif_wake_queue(dev);
</I>&gt;<i> &gt; }
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static void at91_irq_err_canframe(struct net_device *dev, u32 reg_sr)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	/* CRC error */
</I>&gt;<i> &gt; 	if (reg_sr &amp; AT91_IRQ_CERR)
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;CERR irq\n&quot;);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* stuffing error */
</I>&gt;<i> &gt; 	if (reg_sr &amp; AT91_IRQ_SERR)
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;SERR irq\n&quot;);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* Acknowledgement error */
</I>&gt;<i> &gt; 	if (reg_sr &amp; AT91_IRQ_AERR)
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;AERR irq\n&quot;);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* form error */
</I>&gt;<i> &gt; 	if (reg_sr &amp; AT91_IRQ_FERR)
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;FERR irq\n&quot;);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* bit error */
</I>&gt;<i> &gt; 	if (reg_sr &amp; AT91_IRQ_BERR)
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;BERR irq\n&quot;);
</I>&gt;<i> &gt; }
</I>&gt;<i> 
</I>&gt;<i> Hm, this function seems not to be used. The dev_dbg's are OK, but also
</I>&gt;<i> error frames should be created for these errors and the netdev and CAN
</I>&gt;<i> statistics incremented accordingly.
</I>&gt;<i> 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; static void at91_irq_err(struct net_device *dev, u32 reg_sr_masked)
</I>&gt;<i> &gt; {
</I>&gt;<i> &gt; 	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;<i> &gt; 	enum can_state new_state;
</I>&gt;<i> &gt; 	u32 reg_sr, reg_ecr, reg_idr, reg_ier;
</I>&gt;<i> &gt; 	u8 tec, rec;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	reg_sr = at91_read(dev, AT91_SR);
</I>&gt;<i> &gt; 	reg_ecr = at91_read(dev, AT91_ECR);
</I>&gt;<i> &gt; 	tec = reg_ecr &gt;&gt; 16;
</I>&gt;<i> &gt; 	rec = reg_ecr &amp; 0xff;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	dev_dbg(ND2D(dev), &quot;%s: TEC=%3d%s, REC=%3d, bits set: %s%s%s%s\n&quot;,
</I>&gt;<i> &gt; 		__func__,
</I>&gt;<i> &gt; 		tec,
</I>&gt;<i> &gt; 		reg_sr &amp; AT91_IRQ_BOFF ? &quot; (bus-off!)&quot; : &quot;&quot;,
</I>&gt;<i> &gt; 		rec,
</I>&gt;<i> &gt; 		reg_sr &amp; AT91_IRQ_ERRA ? &quot;ERRA &quot; : &quot;&quot;,
</I>&gt;<i> &gt; 		reg_sr &amp; AT91_IRQ_WARN ? &quot;WARN &quot; : &quot;&quot;,
</I>&gt;<i> &gt; 		reg_sr &amp; AT91_IRQ_ERRP ? &quot;ERRP &quot; : &quot;&quot;,
</I>&gt;<i> &gt; 		reg_sr &amp; AT91_IRQ_BOFF ? &quot;BOFF &quot; : &quot;&quot;);
</I>&gt;<i> 
</I>&gt;<i> Already reported above.
</I>&gt;<i> 
</I>&gt;<i> &gt; 	/* we need to look at the unmasked reg_sr */
</I>&gt;<i> &gt; 	if (unlikely(reg_sr &amp; AT91_IRQ_BOFF))
</I>&gt;<i> &gt; 		new_state = CAN_STATE_BUS_OFF;
</I>&gt;<i> &gt; 	else if (unlikely(reg_sr &amp; AT91_IRQ_ERRP))
</I>&gt;<i> &gt; 		new_state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i> &gt; 	else if (unlikely(reg_sr &amp; AT91_IRQ_WARN))
</I>&gt;<i> &gt; 		new_state = CAN_STATE_ERROR_WARNING;
</I>&gt;<i> &gt; 	else if (likely(reg_sr &amp; AT91_IRQ_ERRA))
</I>&gt;<i> &gt; 		new_state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> &gt; 	else {
</I>&gt;<i> &gt; 		BUG();	/* FIXME */
</I>&gt;<i> 
</I>&gt;<i> Hm, a dev_err would be enough, I believe.
</I>&gt;<i> 
</I>&gt;<i> &gt; 		return;
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* state hasn't changed, no error in canframe */
</I>&gt;<i> &gt; 	if (new_state == priv-&gt;can.state &amp;&amp;
</I>&gt;<i> &gt; 	    !(reg_sr_masked &amp; AT91_IRQ_ERR_CANFRAME))
</I>&gt;<i> &gt; 		return;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	switch (priv-&gt;can.state) {
</I>&gt;<i> &gt; 	case CAN_STATE_ERROR_ACTIVE:
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * from: ACTIVE
</I>&gt;<i> &gt; 		 * to  : BUS_WARNING, BUS_PASSIVE, BUS_OFF
</I>&gt;<i> &gt; 		 * =&gt;  : there was a warning int
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 		if (new_state &gt;= CAN_STATE_ERROR_WARNING &amp;&amp;
</I>&gt;<i> &gt; 		    new_state &lt;= CAN_STATE_BUS_OFF)
</I>&gt;<i> &gt; 			priv-&gt;can.can_stats.error_warning++;
</I>&gt;<i> &gt; 	case CAN_STATE_ERROR_WARNING:	/* fallthrough */
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * from: ACTIVE, BUS_WARNING
</I>&gt;<i> &gt; 		 * to  : BUS_PASSIVE, BUS_OFF
</I>&gt;<i> &gt; 		 * =&gt;  : error passive int
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 		if (new_state &gt;= CAN_STATE_ERROR_PASSIVE &amp;&amp;
</I>&gt;<i> &gt; 		    new_state &lt;= CAN_STATE_BUS_OFF)
</I>&gt;<i> &gt; 			priv-&gt;can.can_stats.error_passive++;
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	case CAN_STATE_BUS_OFF:
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * this is a crude chip, happens very often that it is
</I>&gt;<i> &gt; 		 * in BUS_OFF but still tries to send a package. on
</I>&gt;<i> &gt; 		 * success it leaves bus off. so we have to reenable
</I>&gt;<i> &gt; 		 * the carrier.
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 		if (new_state &lt;= CAN_STATE_ERROR_PASSIVE)
</I>&gt;<i> &gt; 			netif_carrier_on(dev);
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	default:
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	}
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 	/* process state changes depending on the new state */
</I>&gt;<i> &gt; 	switch (new_state) {
</I>&gt;<i> &gt; 	case CAN_STATE_ERROR_ACTIVE:
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * actually we want to enable AT91_IRQ_WARN here, but
</I>&gt;<i> &gt; 		 * it screws up the system under certain
</I>&gt;<i> &gt; 		 * circumstances. so just enable AT91_IRQ_ERRP, thus
</I>&gt;<i> &gt; 		 * the &quot;fallthrough&quot;
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 	case CAN_STATE_ERROR_WARNING:	/* fallthrough */
</I>&gt;<i> &gt; 		reg_idr = AT91_IRQ_ERRA | AT91_IRQ_WARN | AT91_IRQ_BOFF;
</I>&gt;<i> &gt; 		reg_ier = AT91_IRQ_ERRP;
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	case CAN_STATE_ERROR_PASSIVE:
</I>&gt;<i> &gt; 		reg_idr = AT91_IRQ_ERRA | AT91_IRQ_WARN | AT91_IRQ_ERRP;
</I>&gt;<i> &gt; 		reg_ier = AT91_IRQ_BOFF;
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	case CAN_STATE_BUS_OFF:
</I>&gt;<i> &gt; 		reg_idr = AT91_IRQ_ERRA | AT91_IRQ_ERRP |
</I>&gt;<i> &gt; 			AT91_IRQ_WARN | AT91_IRQ_BOFF;
</I>&gt;<i> &gt; 		reg_ier = 0;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		/*
</I>&gt;<i> &gt; 		 * FIXME: really abort?
</I>&gt;<i> &gt; 		 *
</I>&gt;<i> &gt; 		 * a somewhat &quot;special&quot; chip, even in BUS_OFF mode, it
</I>&gt;<i> &gt; 		 * accesses the bus. this is a no-no. we try to abort
</I>&gt;<i> &gt; 		 * transfers on all mailboxes. but the chip doesn't
</I>&gt;<i> &gt; 		 * seem to handle this correctly. a stuck-in-transfer
</I>&gt;<i> &gt; 		 * message isn't aborted. after bringing the CAN bus
</I>&gt;<i> &gt; 		 * back xin shape again, the stuck-in-transfer message
</I>&gt;<i> &gt; 		 * is tranferred and its MRDY bit is set. all other
</I>&gt;<i> &gt; 		 * queued messages are aborted (not send) their MABT
</I>&gt;<i> &gt; 		 * bit in MSR is _not_ set but the MRDY bit, too.
</I>&gt;<i> &gt; 		 */
</I>&gt;<i> &gt; 		dev_dbg(ND2D(dev), &quot;%s: aborting transfers, due to BUS OFF\n&quot;,
</I>&gt;<i> &gt; 			__func__);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		at91_write(dev, AT91_ACR, AT91_IRQ_MB_TX);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; 		can_bus_off(dev);
</I>&gt;<i> &gt; 		break;
</I>&gt;<i> &gt; 	default:
</I>
		/* should not happen */
		reg_idr = 0;
		reg_ier = 0;

(or initialize these variables to 0 and drop the default here)


Regards,

   Wolfram

-- 
Pengutronix e.K.                           | Wolfram Sang                |
Industrial Linux Solutions                 | <A HREF="http://www.pengutronix.de/">http://www.pengutronix.de/</A>  |
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 197 bytes
Desc: Digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-core/attachments/20090813/379c1e01/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-core/attachments/20090813/379c1e01/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002861.html">Comments on at91_can.c
</A></li>
	<LI>Next message: <A HREF="002910.html">Comments on at91_can.c
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2866">[ date ]</a>
              <a href="thread.html#2866">[ thread ]</a>
              <a href="subject.html#2866">[ subject ]</a>
              <a href="author.html#2866">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
