INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/enslo_l5het9y/Documents/ECE3610/SPI/SPI.srcs/sim_1/new/SPI_Master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master_TB'
