INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
