{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 22:04:26 2011 " "Info: Processing started: Tue Aug 30 22:04:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off par_to_ser -c par_to_ser " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off par_to_ser -c par_to_ser" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_par_to_ser.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file t_par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_par_to_ser " "Info: Found entity 1: test_par_to_ser" {  } { { "t_par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/t_par_to_ser.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Info: Found entity 1: control_block" {  } { { "control_block.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/control_block.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Info: Found entity 1: upcounter" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/upcounter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_to_ser.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_to_ser " "Info: Found entity 1: par_to_ser" {  } { { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "par_to_ser " "Info: Elaborating entity \"par_to_ser\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:control_block_instance " "Info: Elaborating entity \"control_block\" for hierarchy \"control_block:control_block_instance\"" {  } { { "par_to_ser.v" "control_block_instance" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:upcounter_instance " "Info: Elaborating entity \"upcounter\" for hierarchy \"upcounter:upcounter_instance\"" {  } { { "par_to_ser.v" "upcounter_instance" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg:shiftreg_13bits " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg:shiftreg_13bits\"" {  } { { "par_to_ser.v" "shiftreg_13bits" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg:shiftreg_13bits " "Info: Elaborated megafunction instantiation \"lpm_shiftreg:shiftreg_13bits\"" {  } { { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 46 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg:shiftreg_13bits " "Info: Instantiated megafunction \"lpm_shiftreg:shiftreg_13bits\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 46 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "control_block.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/control_block.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 22:04:31 2011 " "Info: Processing ended: Tue Aug 30 22:04:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
