 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Sun May 19 22:45:43 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:         74.88
  Critical Path Slack:           0.03
  Critical Path Clk Period:     75.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         44
  Hierarchical Port Count:       3148
  Leaf Cell Count:              26960
  Buf/Inv Cell Count:            1772
  Buf Cell Count:                 343
  Inv Cell Count:                1429
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     20593
  Sequential Cell Count:         6367
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    50215.042361
  Noncombinational Area: 38017.655959
  Buf/Inv Area:           2513.230059
  Total Buffer Area:           697.37
  Total Inverter Area:        1815.86
  Macro/Black Box Area:      0.000000
  Net Area:              36034.576739
  -----------------------------------
  Cell Area:             88232.698320
  Design Area:          124267.275059


  Design Rules
  -----------------------------------
  Total Number of Nets:         28863
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   28.48
  Logic Optimization:                 23.05
  Mapping Optimization:              102.05
  -----------------------------------------
  Overall Compile Time:              316.68
  Overall Compile Wall Clock Time:   330.41

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
