
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v9': elapsed time 1.95 seconds, memory usage 262224kB, peak memory usage 341824kB (SOL-9)
$PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): parameter "counter" was set but never used (CRD-550)
          detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v9' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 564, Real ops = 121, Vars = 135) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 564, Real ops = 121, Vars = 132) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 548, Real ops = 113, Vars = 134) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 548, Real ops = 113, Vars = 137) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 548, Real ops = 113, Vars = 137) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 548, Real ops = 113, Vars = 134) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 500, Real ops = 109, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 107, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 107, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 107, Vars = 118) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 107, Vars = 118) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 464, Real ops = 107, Vars = 148) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 617, Real ops = 97, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 617, Real ops = 97, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 617, Real ops = 97, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 617, Real ops = 97, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 617, Real ops = 97, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 617, Real ops = 97, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 617, Real ops = 97, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 617, Real ops = 97, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 449, Real ops = 88, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 356, Real ops = 73, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 356, Real ops = 73, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 352, Real ops = 73, Vars = 29) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 348, Real ops = 73, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 348, Real ops = 73, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 348, Real ops = 73, Vars = 25) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 348, Real ops = 73, Vars = 28) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v16': elapsed time 7.35 seconds, memory usage 268528kB, peak memory usage 341824kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
