<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_72{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_72{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_72{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_72{left:80px;bottom:878px;letter-spacing:0.13px;}
#t6_72{left:145px;bottom:878px;letter-spacing:0.12px;}
#t7_72{left:145px;bottom:850px;letter-spacing:-0.11px;}
#t8_72{left:506px;bottom:852px;letter-spacing:-0.01px;}
#t9_72{left:608px;bottom:852px;letter-spacing:-0.05px;}
#ta_72{left:658px;bottom:850px;letter-spacing:-0.11px;}
#tb_72{left:145px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#tc_72{left:145px;bottom:817px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#td_72{left:145px;bottom:800px;letter-spacing:-0.11px;}
#te_72{left:145px;bottom:783px;letter-spacing:-0.1px;word-spacing:-0.13px;}
#tf_72{left:239px;bottom:783px;letter-spacing:-0.2px;word-spacing:-0.07px;}
#tg_72{left:398px;bottom:783px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#th_72{left:145px;bottom:766px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#ti_72{left:145px;bottom:750px;letter-spacing:-0.11px;}
#tj_72{left:145px;bottom:733px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tk_72{left:169px;bottom:706px;letter-spacing:-0.27px;}
#tl_72{left:210px;bottom:706px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tm_72{left:341px;bottom:706px;letter-spacing:-0.25px;word-spacing:0.03px;}
#tn_72{left:169px;bottom:691px;letter-spacing:-0.27px;}
#to_72{left:210px;bottom:691px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tp_72{left:341px;bottom:691px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tq_72{left:169px;bottom:676px;letter-spacing:-0.27px;}
#tr_72{left:210px;bottom:676px;letter-spacing:-0.25px;word-spacing:0.04px;}
#ts_72{left:341px;bottom:676px;letter-spacing:-0.25px;word-spacing:0.03px;}
#tt_72{left:145px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#tu_72{left:145px;bottom:632px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_72{left:145px;bottom:604px;letter-spacing:-0.12px;}
#tw_72{left:145px;bottom:588px;letter-spacing:-0.11px;}
#tx_72{left:336px;bottom:589px;letter-spacing:-0.01px;}
#ty_72{left:438px;bottom:589px;letter-spacing:-0.06px;}
#tz_72{left:485px;bottom:588px;}
#t10_72{left:145px;bottom:560px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t11_72{left:145px;bottom:543px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t12_72{left:145px;bottom:514px;}
#t13_72{left:182px;bottom:514px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t14_72{left:145px;bottom:485px;}
#t15_72{left:182px;bottom:485px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t16_72{left:265px;bottom:486px;letter-spacing:-0.02px;}
#t17_72{left:319px;bottom:485px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_72{left:145px;bottom:456px;}
#t19_72{left:182px;bottom:456px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1a_72{left:182px;bottom:439px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1b_72{left:145px;bottom:410px;}
#t1c_72{left:182px;bottom:410px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1d_72{left:145px;bottom:381px;}
#t1e_72{left:182px;bottom:381px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1f_72{left:145px;bottom:354px;letter-spacing:-0.13px;}
#t1g_72{left:662px;bottom:322px;letter-spacing:-0.32px;word-spacing:0.38px;}
#t1h_72{left:154px;bottom:287px;}
#t1i_72{left:241px;bottom:287px;}
#t1j_72{left:349px;bottom:287px;letter-spacing:-0.14px;}
#t1k_72{left:154px;bottom:255px;}
#t1l_72{left:241px;bottom:255px;}
#t1m_72{left:349px;bottom:255px;letter-spacing:-0.17px;word-spacing:0.11px;}
#t1n_72{left:154px;bottom:226px;}
#t1o_72{left:241px;bottom:226px;}
#t1p_72{left:349px;bottom:226px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1q_72{left:521px;bottom:226px;letter-spacing:-0.22px;}
#t1r_72{left:545px;bottom:226px;}
#t1s_72{left:549px;bottom:226px;letter-spacing:-0.25px;}
#t1t_72{left:576px;bottom:226px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1u_72{left:349px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_72{left:154px;bottom:180px;}
#t1w_72{left:241px;bottom:180px;}
#t1x_72{left:349px;bottom:180px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1y_72{left:154px;bottom:151px;}
#t1z_72{left:241px;bottom:151px;}
#t20_72{left:349px;bottom:151px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t21_72{left:521px;bottom:152px;letter-spacing:-0.25px;}
#t22_72{left:545px;bottom:151px;}
#t23_72{left:549px;bottom:152px;letter-spacing:-0.25px;}
#t24_72{left:576px;bottom:151px;letter-spacing:-0.14px;}
#t25_72{left:349px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.03px;}

.s1_72{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_72{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_72{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_72{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_72{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_72{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_72{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s8_72{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_72{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="825" height="990" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">Programmers’ Model </span>
<span id="t2_72" class="t s2_72">A2-34 </span><span id="t3_72" class="t s1_72">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_72" class="t s2_72">ARM DDI 0100I </span>
<span id="t5_72" class="t s3_72">A2.7.3 </span><span id="t6_72" class="t s3_72">Endian configuration and control </span>
<span id="t7_72" class="t s4_72">Prior to ARMv6, a single bit (B bit) provides endian control. It is </span><span id="t8_72" class="t s5_72">IMPLEMENTATION </span><span id="t9_72" class="t s5_72">DEFINED </span><span id="ta_72" class="t s4_72">whether </span>
<span id="tb_72" class="t s4_72">implementations of ARMv5 and below support little-endian memory systems, big-endian memory systems, </span>
<span id="tc_72" class="t s4_72">or both. If a standard System Control coprocessor is attached to an ARM implementation supporting the B </span>
<span id="td_72" class="t s4_72">bit, this configuration input can be changed by writing to bit[7] of register 1 of the System Control </span>
<span id="te_72" class="t s4_72">coprocessor (see </span><span id="tf_72" class="t s6_72">Register 1: Control registers </span><span id="tg_72" class="t s4_72">on page B3-12). An implementation may preset the B bit on </span>
<span id="th_72" class="t s4_72">reset. If an ARM processor configures for little-endian operation on reset, and it is attached to a big-endian </span>
<span id="ti_72" class="t s4_72">memory system, one of the first things the reset handler must do is switch the configured endianness to </span>
<span id="tj_72" class="t s4_72">big-endian, using an instruction sequence like: </span>
<span id="tk_72" class="t v0_72 s7_72">MRC </span><span id="tl_72" class="t v0_72 s7_72">p15, 0, r0, c1, c0 </span><span id="tm_72" class="t v0_72 s7_72">; r0 := CP15 register 1 </span>
<span id="tn_72" class="t v0_72 s7_72">ORR </span><span id="to_72" class="t v0_72 s7_72">r0, r0, #0x80 </span><span id="tp_72" class="t v0_72 s7_72">; Set bit[7] in r0 </span>
<span id="tq_72" class="t v0_72 s7_72">MCR </span><span id="tr_72" class="t v0_72 s7_72">p15, 0, r0, c1, c0 </span><span id="ts_72" class="t v0_72 s7_72">; CP15 register 1 := r0 </span>
<span id="tt_72" class="t s4_72">This must be done before there is any possibility of a byte or halfword data access occurring, or instruction </span>
<span id="tu_72" class="t s4_72">execution in Thumb or Jazelle state. </span>
<span id="tv_72" class="t s4_72">ARMv6 supports big-endian, little-endian, and byte-invariant hybrid systems. LE and BE-8 formats must </span>
<span id="tw_72" class="t s4_72">be supported. Support of BE-32 is </span><span id="tx_72" class="t s5_72">IMPLEMENTATION </span><span id="ty_72" class="t s5_72">DEFINED</span><span id="tz_72" class="t s4_72">. </span>
<span id="t10_72" class="t s4_72">Features are provided in the System Control coprocessor and CPSR/SPSR to support hybrid operation. The </span>
<span id="t11_72" class="t s4_72">System Control Coprocessor register (CP15 register 1) and CPSR bits used are: </span>
<span id="t12_72" class="t s4_72">• </span><span id="t13_72" class="t s4_72">Bit[1] - A bit - used to enable alignment checking. Always reset to zero (alignment checking OFF). </span>
<span id="t14_72" class="t s4_72">• </span><span id="t15_72" class="t s4_72">Bit[7] - B bit - </span><span id="t16_72" class="t s5_72">OPTIONAL</span><span id="t17_72" class="t s4_72">, retained for backwards compatibility </span>
<span id="t18_72" class="t s4_72">• </span><span id="t19_72" class="t s4_72">Bit[22] - the U bit - enables ARMv6 unaligned data support, and used with Bit[1] - the A bit - to </span>
<span id="t1a_72" class="t s4_72">determine alignment checking behavior. </span>
<span id="t1b_72" class="t s4_72">• </span><span id="t1c_72" class="t s4_72">Bit [25] - the EE bit - Exception Endian bit. </span>
<span id="t1d_72" class="t s4_72">• </span><span id="t1e_72" class="t s4_72">CPSR/SPSR[9] - the E bit - load/store endian control. </span>
<span id="t1f_72" class="t s4_72">The behavior of the memory system with respect to the U and A bits is summarized in Table A2-6. </span>
<span id="t1g_72" class="t s8_72">Table A2-6 </span>
<span id="t1h_72" class="t s8_72">U </span><span id="t1i_72" class="t s8_72">A </span><span id="t1j_72" class="t s8_72">Description </span>
<span id="t1k_72" class="t s4_72">0 </span><span id="t1l_72" class="t s4_72">0 </span><span id="t1m_72" class="t s4_72">Legacy (32-bit word invariant only) </span>
<span id="t1n_72" class="t s4_72">0 </span><span id="t1o_72" class="t s4_72">1 </span><span id="t1p_72" class="t s4_72">Modulo 8 alignment checking: </span><span id="t1q_72" class="t v0_72 s7_72">LDRD</span><span id="t1r_72" class="t s4_72">/</span><span id="t1s_72" class="t v0_72 s7_72">STRD </span><span id="t1t_72" class="t s4_72">(8 and 32-bit invariant </span>
<span id="t1u_72" class="t s4_72">memory models) </span>
<span id="t1v_72" class="t s4_72">1 </span><span id="t1w_72" class="t s4_72">0 </span><span id="t1x_72" class="t s4_72">Unaligned access support (8-bit byte invariant data accesses only) </span>
<span id="t1y_72" class="t s4_72">1 </span><span id="t1z_72" class="t s4_72">1 </span><span id="t20_72" class="t s4_72">Modulo 4 alignment checking: </span><span id="t21_72" class="t v0_72 s7_72">LDRD</span><span id="t22_72" class="t s4_72">/</span><span id="t23_72" class="t v0_72 s7_72">STRD </span><span id="t24_72" class="t s4_72">(8-bit and 32-bit invariant </span>
<span id="t25_72" class="t s4_72">memory models) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
