#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 29 14:50:13 2021
# Process ID: 15736
# Current directory: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38708 D:\IIITD\ELD_LABs\LAB_END_SEM_4\END_SEM\END_SEM.xpr
# Log file: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/vivado.log
# Journal file: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 917.758 ; gain = 272.469
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Clk_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Excluding </axi_dma_0/S_AXI_LITE/Reg> from </axi_dma_0/Data_MM2S>
Excluding </axi_dma_0/S_AXI_LITE/Reg> from </axi_dma_0/Data_S2MM>
Successfully read diagram <endSem> from BD file <D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.906 ; gain = 96.473
update_compile_order -fileset sources_1
set_property CONFIG.ASSOCIATED_RESET {reset} [get_bd_ports /Clock]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.977 ; gain = 38.082
generate_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
INFO: [BD 41-1662] The design 'endSem.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\IIITD\ELD_LABs\LAB_END_SEM_4\END_SEM\END_SEM.srcs\sources_1\bd\endSem\endSem.bd> 
Wrote  : <D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/ui/bd_9c7266c0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/synth/endSem.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/sim/endSem.v
VHDL Output written to : D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_Clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/ip/endSem_auto_pc_1/endSem_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/ip/endSem_auto_us_0/endSem_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/ip/endSem_auto_ds_0/endSem_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/ip/endSem_auto_pc_0/endSem_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hw_handoff/endSem.hwh
Generated Block Design Tcl file D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hw_handoff/endSem_bd.tcl
Generated Hardware Definition File D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/synth/endSem.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1444.727 ; gain = 300.750
catch { config_ip_cache -export [get_ips -all endSem_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all endSem_rst_Clk_100M_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_xbar_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all endSem_auto_us_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
launch_runs -jobs 4 {endSem_microblaze_0_0_synth_1 endSem_dlmb_v10_0_synth_1 endSem_ilmb_v10_0_synth_1 endSem_dlmb_bram_if_cntlr_0_synth_1 endSem_ilmb_bram_if_cntlr_0_synth_1 endSem_lmb_bram_0_synth_1 endSem_mdm_1_0_synth_1 endSem_rst_Clk_100M_0_synth_1 endSem_axi_bram_ctrl_0_0_synth_1 endSem_xbar_0_synth_1 endSem_axi_bram_ctrl_0_bram_0_synth_1 endSem_axi_dma_0_0_synth_1 endSem_auto_pc_1_synth_1 endSem_auto_us_0_synth_1 endSem_auto_ds_0_synth_1 endSem_auto_pc_0_synth_1}
[Wed Dec 29 14:53:01 2021] Launched endSem_microblaze_0_0_synth_1, endSem_dlmb_v10_0_synth_1, endSem_ilmb_v10_0_synth_1, endSem_dlmb_bram_if_cntlr_0_synth_1, endSem_ilmb_bram_if_cntlr_0_synth_1, endSem_lmb_bram_0_synth_1, endSem_mdm_1_0_synth_1, endSem_rst_Clk_100M_0_synth_1, endSem_axi_bram_ctrl_0_0_synth_1, endSem_xbar_0_synth_1, endSem_axi_bram_ctrl_0_bram_0_synth_1, endSem_axi_dma_0_0_synth_1, endSem_auto_pc_1_synth_1, endSem_auto_us_0_synth_1, endSem_auto_ds_0_synth_1, endSem_auto_pc_0_synth_1...
Run output will be captured here:
endSem_microblaze_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_microblaze_0_0_synth_1/runme.log
endSem_dlmb_v10_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_dlmb_v10_0_synth_1/runme.log
endSem_ilmb_v10_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_ilmb_v10_0_synth_1/runme.log
endSem_dlmb_bram_if_cntlr_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_dlmb_bram_if_cntlr_0_synth_1/runme.log
endSem_ilmb_bram_if_cntlr_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_ilmb_bram_if_cntlr_0_synth_1/runme.log
endSem_lmb_bram_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_lmb_bram_0_synth_1/runme.log
endSem_mdm_1_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_mdm_1_0_synth_1/runme.log
endSem_rst_Clk_100M_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_rst_Clk_100M_0_synth_1/runme.log
endSem_axi_bram_ctrl_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_axi_bram_ctrl_0_0_synth_1/runme.log
endSem_xbar_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_xbar_0_synth_1/runme.log
endSem_axi_bram_ctrl_0_bram_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_axi_bram_ctrl_0_bram_0_synth_1/runme.log
endSem_axi_dma_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_axi_dma_0_0_synth_1/runme.log
endSem_auto_pc_1_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_pc_1_synth_1/runme.log
endSem_auto_us_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_us_0_synth_1/runme.log
endSem_auto_ds_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_ds_0_synth_1/runme.log
endSem_auto_pc_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -directory D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/sim_scripts -ip_user_files_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files -ipstatic_source_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/modelsim} {questa=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/questa} {riviera=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/riviera} {activehdl=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'endSem' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all endSem_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_xbar_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_us_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
launch_runs -jobs 4 {endSem_microblaze_0_0_synth_1 endSem_ilmb_bram_if_cntlr_0_synth_1 endSem_lmb_bram_0_synth_1 endSem_mdm_1_0_synth_1 endSem_axi_bram_ctrl_0_0_synth_1 endSem_xbar_0_synth_1 endSem_axi_dma_0_0_synth_1 endSem_auto_us_0_synth_1 endSem_auto_ds_0_synth_1 endSem_auto_pc_0_synth_1}
[Wed Dec 29 14:59:28 2021] Launched endSem_microblaze_0_0_synth_1, endSem_ilmb_bram_if_cntlr_0_synth_1, endSem_lmb_bram_0_synth_1, endSem_mdm_1_0_synth_1, endSem_axi_bram_ctrl_0_0_synth_1, endSem_xbar_0_synth_1, endSem_axi_dma_0_0_synth_1, endSem_auto_us_0_synth_1, endSem_auto_ds_0_synth_1, endSem_auto_pc_0_synth_1...
Run output will be captured here:
endSem_microblaze_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_microblaze_0_0_synth_1/runme.log
endSem_ilmb_bram_if_cntlr_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_ilmb_bram_if_cntlr_0_synth_1/runme.log
endSem_lmb_bram_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_lmb_bram_0_synth_1/runme.log
endSem_mdm_1_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_mdm_1_0_synth_1/runme.log
endSem_axi_bram_ctrl_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_axi_bram_ctrl_0_0_synth_1/runme.log
endSem_xbar_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_xbar_0_synth_1/runme.log
endSem_axi_dma_0_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_axi_dma_0_0_synth_1/runme.log
endSem_auto_us_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_us_0_synth_1/runme.log
endSem_auto_ds_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_ds_0_synth_1/runme.log
endSem_auto_pc_0_synth_1: D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.runs/endSem_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -directory D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/sim_scripts -ip_user_files_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files -ipstatic_source_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/modelsim} {questa=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/questa} {riviera=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/riviera} {activehdl=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -top
add_files -norecurse D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb1.v w ]
add_files -fileset sim_1 D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb1.v
update_compile_order -fileset sim_1
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
file mkdir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk
write_hwdef -force  -file D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
update_compile_order -fileset sim_1
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk -hwspec D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sdk/endSem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'endSem_tb1'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'endSem_tb1'...
Generating merged BMM file for the design top 'endSem_tb1'...
INFO: [SIM-utils-54] Inspecting design source files for 'endSem_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj endSem_tb1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_lmb_bram_0/sim/endSem_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_xbar_0/sim/endSem_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_axi_bram_ctrl_0_bram_0/sim/endSem_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_pc_1/sim/endSem_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_us_0/sim/endSem_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_ds_0/sim/endSem_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_auto_pc_0/sim/endSem_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem
INFO: [VRFC 10-311] analyzing module endSem_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_7TNITB
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1DHJER2
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1CQB3BN
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_C4UXKE
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_114SPOF
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_1BR5N9P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module endSem_tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj endSem_tb1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_microblaze_0_0/sim/endSem_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_dlmb_v10_0/sim/endSem_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_ilmb_v10_0/sim/endSem_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_dlmb_bram_if_cntlr_0/sim/endSem_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_ilmb_bram_if_cntlr_0/sim/endSem_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_mdm_1_0/sim/endSem_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_rst_Clk_100M_0/sim/endSem_rst_Clk_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_rst_Clk_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_axi_bram_ctrl_0_0/sim/endSem_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/ip/endSem_axi_dma_0_0/sim/endSem_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'endSem_axi_dma_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim'
"xelab -wto 4898383b3fc940f5aa52f16bbfa35286 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_16 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_bram_ctrl_v4_1_1 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_21 -L axi_sg_v4_1_12 -L axi_dma_v7_1_20 -L axi_protocol_converter_v2_1_19 -L axi_clock_converter_v2_1_18 -L axi_dwidth_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot endSem_tb1_behav xil_defaultlib.endSem_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4898383b3fc940f5aa52f16bbfa35286 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_1 -L xil_defaultlib -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_16 -L blk_mem_gen_v8_4_3 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_16 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_bram_ctrl_v4_1_1 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_21 -L axi_sg_v4_1_12 -L axi_dma_v7_1_20 -L axi_protocol_converter_v2_1_19 -L axi_clock_converter_v2_1_18 -L axi_dwidth_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot endSem_tb1_behav xil_defaultlib.endSem_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v:1384]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v:1401]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v:1402]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v:1404]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/bd/endSem/sim/endSem.v:1405]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_20.axi_dma_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_16.mdm_funcs
Compiling package microblaze_v11_0_1.microblaze_types
Compiling package microblaze_v11_0_1.microblaze_isa
Compiling package microblaze_v11_0_1.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_funcs
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture endsem_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.endSem_axi_bram_ctrl_0_0 [endsem_axi_bram_ctrl_0_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.endSem_axi_bram_ctrl_0_bram_0
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_smple_sm [\axi_dma_smple_sm(c_extra=1)\]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=14,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=14,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=14,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_13.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_dre_mux8_1_x_n [\axi_datamover_dre_mux8_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_mm2s_dre [axi_datamover_mm2s_dre_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=42,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=42,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=42,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_21.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_13.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_13.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_sf_fi...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=21,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=21,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=21,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_20.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture endsem_axi_dma_0_0_arch of entity xil_defaultlib.endSem_axi_dma_0_0 [endsem_axi_dma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_7TNITB
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_fifo(...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_w_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_b_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_r_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_axi...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_top...
Compiling module xil_defaultlib.endSem_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.endSem_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_1DHJER2
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.endSem_auto_pc_1
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_u...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_w_u...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_u...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_axi...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_top...
Compiling module xil_defaultlib.endSem_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_C4UXKE
Compiling module xil_defaultlib.s01_couplers_imp_114SPOF
Compiling module xil_defaultlib.s02_couplers_imp_1BR5N9P
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_route...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_route...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.endSem_xbar_0
Compiling module xil_defaultlib.endSem_axi_mem_intercon_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_16.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_16.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_16.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_16.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture endsem_mdm_1_0_arch of entity xil_defaultlib.endSem_mdm_1_0 [endsem_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_1.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_1.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_1.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture endsem_microblaze_0_0_arch of entity xil_defaultlib.endSem_microblaze_0_0 [endsem_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture endsem_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.endSem_dlmb_bram_if_cntlr_0 [endsem_dlmb_bram_if_cntlr_0_defa...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture endsem_dlmb_v10_0_arch of entity xil_defaultlib.endSem_dlmb_v10_0 [endsem_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture endsem_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.endSem_ilmb_bram_if_cntlr_0 [endsem_ilmb_bram_if_cntlr_0_defa...]
Compiling architecture endsem_ilmb_v10_0_arch of entity xil_defaultlib.endSem_ilmb_v10_0 [endsem_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.endSem_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1C...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture endsem_rst_clk_100m_0_arch of entity xil_defaultlib.endSem_rst_Clk_100M_0 [endsem_rst_clk_100m_0_default]
Compiling module xil_defaultlib.endSem
Compiling module xil_defaultlib.endSem_wrapper
Compiling module xil_defaultlib.endSem_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot endSem_tb1_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim/xsim.dir/endSem_tb1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 29 17:01:09 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1559.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "endSem_tb1_behav -key {Behavioral:sim_1:Functional:endSem_tb1} -tclbatch {endSem_tb1.tcl} -protoinst "protoinst_files/endSem.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/endSem.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_dma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/auto_ds/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/auto_ds/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/m01_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//axi_mem_intercon/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /endSem_tb1/in0/endSem_i//microblaze_0/M_AXI_DP
Time resolution is 1 ps
source endSem_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module endSem_tb1.in0.endSem_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module endSem_tb1.in0.endSem_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. endSem_tb1.in0.endSem_i.axi_dma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /endSem_tb1/in0/endSem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_115  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'endSem_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1579.000 ; gain = 23.609
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/clka}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rsta}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/ena}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/wea}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/addra}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/dina}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/douta}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/clkb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rstb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/enb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/web}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/addrb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/dinb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/doutb}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rsta_busy}} {{/endSem_tb1/in0/endSem_i/axi_bram_ctrl_0_bram/rstb_busy}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/endSem_tb1/in0/endSem_i/axi_dma_0/M_AXI_MM2S}} {{/endSem_tb1/in0/endSem_i/axi_dma_0/M_AXI_S2MM}} {{/endSem_tb1/in0/endSem_i/axi_dma_0/S_AXI_LITE}} 
run 200 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.414 ; gain = 5.008
run 200 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1785.668 ; gain = 6.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.305 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 29 17:20:38 2021...
