// Seed: 3835181084
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    input wor id_4,
    output wand id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output wire id_9,
    input tri id_10,
    input tri id_11,
    input tri1 id_12,
    input tri0 id_13
);
  assign id_3 = (id_10);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd19
) (
    input wor id_0,
    output wand id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output wire _id_12
);
  tri0 id_14 = -1, id_15, id_16 = id_14, id_17, id_18;
  logic id_19 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_6,
      id_2,
      id_1,
      id_4,
      id_10,
      id_11,
      id_1,
      id_5,
      id_4,
      id_8,
      id_2
  );
  assign id_17 = id_11;
  logic [(  id_12  ) : id_12] id_20;
endmodule
