Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Nov  2 18:48:39 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file rs422_top_timing_summary_routed.rpt -pb rs422_top_timing_summary_routed.pb -rpx rs422_top_timing_summary_routed.rpx -warn_on_violation
| Design            : rs422_top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.484        0.000                      0                  380        0.046        0.000                      0                  380       19.725        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            37.484        0.000                      0                  380        0.046        0.000                      0                  380       19.725        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.484ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.604ns (25.125%)  route 1.800ns (74.875%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.786ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.767     5.478    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X16Y108        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     5.652 r  rs422_inst2/uart_rx_inst/cycle_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.082     5.734    rs422_inst2/uart_rx_inst/cycle_cnt[2]_i_1__2_n_0
    SLICE_X16Y108        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.591    42.617    rs422_inst2/uart_rx_inst/CLK
    SLICE_X16Y108        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[2]/C
                         clock pessimism              0.610    43.227    
                         clock uncertainty           -0.035    43.191    
    SLICE_X16Y108        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    43.218    rs422_inst2/uart_rx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         43.218    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 37.484    

Slack (MET) :             37.528ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.587%)  route 1.779ns (75.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 42.616 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.786ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.758     5.469    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X16Y107        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     5.619 r  rs422_inst2/uart_rx_inst/cycle_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.070     5.689    rs422_inst2/uart_rx_inst/cycle_cnt[3]_i_1__2_n_0
    SLICE_X16Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.590    42.616    rs422_inst2/uart_rx_inst/CLK
    SLICE_X16Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[3]/C
                         clock pessimism              0.610    43.226    
                         clock uncertainty           -0.035    43.190    
    SLICE_X16Y107        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    43.217    rs422_inst2/uart_rx_inst/cycle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 37.528    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.607ns (25.962%)  route 1.731ns (74.038%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 42.604 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.786ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.722     5.433    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X15Y107        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.610 r  rs422_inst2/uart_rx_inst/cycle_cnt[7]_i_1__2/O
                         net (fo=1, routed)           0.058     5.668    rs422_inst2/uart_rx_inst/cycle_cnt[7]_i_1__2_n_0
    SLICE_X15Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.578    42.604    rs422_inst2/uart_rx_inst/CLK
    SLICE_X15Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[7]/C
                         clock pessimism              0.610    43.214    
                         clock uncertainty           -0.035    43.179    
    SLICE_X15Y107        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    43.206    rs422_inst2/uart_rx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         43.206    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.562ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.494ns (21.293%)  route 1.826ns (78.707%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 42.611 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.786ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.817     5.528    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X17Y107        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.592 r  rs422_inst2/uart_rx_inst/cycle_cnt[9]_i_1__2/O
                         net (fo=1, routed)           0.058     5.650    rs422_inst2/uart_rx_inst/cycle_cnt[9]_i_1__2_n_0
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.585    42.611    rs422_inst2/uart_rx_inst/CLK
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[9]/C
                         clock pessimism              0.610    43.221    
                         clock uncertainty           -0.035    43.185    
    SLICE_X17Y107        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    43.212    rs422_inst2/uart_rx_inst/cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         43.212    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 37.562    

Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst1/uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.675ns (30.161%)  route 1.563ns (69.839%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 42.598 - 40.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.865ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.786ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.791     3.309    rs422_inst1/uart_rx_inst/CLK
    SLICE_X19Y90         FDCE                                         r  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.404 f  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.192     3.596    rs422_inst1/uart_rx_inst/cycle_cnt[8]
    SLICE_X19Y91         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.791 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4/O
                         net (fo=6, routed)           0.286     4.077    rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4_n_0
    SLICE_X19Y92         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.228 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.215     4.443    rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y93         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     4.639 r  rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.253     4.892    rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y93         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.930 r  rs422_inst1/uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.617     5.547    rs422_inst1/uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y92         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.572    42.598    rs422_inst1/uart_rx_inst/CLK
    SLICE_X18Y92         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.610    43.208    
                         clock uncertainty           -0.035    43.173    
    SLICE_X18Y92         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    43.130    rs422_inst1/uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         43.130    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 37.582    

Slack (MET) :             37.589ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.529ns (23.070%)  route 1.764ns (76.930%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 42.611 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.786ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.755     5.466    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X17Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.565 r  rs422_inst2/uart_rx_inst/cycle_cnt[8]_i_1__2/O
                         net (fo=1, routed)           0.058     5.623    rs422_inst2/uart_rx_inst/cycle_cnt[8]_i_1__2_n_0
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.585    42.611    rs422_inst2/uart_rx_inst/CLK
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[8]/C
                         clock pessimism              0.610    43.221    
                         clock uncertainty           -0.035    43.185    
    SLICE_X17Y107        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    43.212    rs422_inst2/uart_rx_inst/cycle_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         43.212    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 37.589    

Slack (MET) :             37.615ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.494ns (21.753%)  route 1.777ns (78.247%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 42.615 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.786ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.766     5.477    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X17Y107        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.541 r  rs422_inst2/uart_rx_inst/cycle_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.060     5.601    rs422_inst2/uart_rx_inst/cycle_cnt[4]_i_1__2_n_0
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.589    42.615    rs422_inst2/uart_rx_inst/CLK
    SLICE_X17Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[4]/C
                         clock pessimism              0.610    43.225    
                         clock uncertainty           -0.035    43.189    
    SLICE_X17Y107        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    43.216    rs422_inst2/uart_rx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         43.216    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                 37.615    

Slack (MET) :             37.635ns  (required time - arrival time)
  Source:                 rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/cycle_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.530ns (23.619%)  route 1.714ns (76.381%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 42.608 - 40.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.865ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.786ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.812     3.330    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.426 f  rs422_inst2/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.240     3.666    rs422_inst2/uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X18Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     3.830 r  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0/O
                         net (fo=4, routed)           0.711     4.541    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_8__0_n_0
    SLICE_X18Y108        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     4.711 f  rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.703     5.414    rs422_inst2/uart_rx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X15Y107        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.514 r  rs422_inst2/uart_rx_inst/cycle_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.060     5.574    rs422_inst2/uart_rx_inst/cycle_cnt[0]_i_1__2_n_0
    SLICE_X15Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.582    42.608    rs422_inst2/uart_rx_inst/CLK
    SLICE_X15Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/cycle_cnt_reg[0]/C
                         clock pessimism              0.610    43.218    
                         clock uncertainty           -0.035    43.183    
    SLICE_X15Y107        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    43.210    rs422_inst2/uart_rx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         43.210    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 37.635    

Slack (MET) :             37.636ns  (required time - arrival time)
  Source:                 rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst1/uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.675ns (30.850%)  route 1.513ns (69.150%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 42.601 - 40.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.865ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.786ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.791     3.309    rs422_inst1/uart_rx_inst/CLK
    SLICE_X19Y90         FDCE                                         r  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.404 f  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.192     3.596    rs422_inst1/uart_rx_inst/cycle_cnt[8]
    SLICE_X19Y91         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.791 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4/O
                         net (fo=6, routed)           0.286     4.077    rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4_n_0
    SLICE_X19Y92         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.228 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.215     4.443    rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y93         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     4.639 r  rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.253     4.892    rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y93         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.930 r  rs422_inst1/uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.567     5.497    rs422_inst1/uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.575    42.601    rs422_inst1/uart_rx_inst/CLK
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.610    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X18Y94         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.134    rs422_inst1/uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         43.134    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 37.636    

Slack (MET) :             37.636ns  (required time - arrival time)
  Source:                 rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst1/uart_rx_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.675ns (30.850%)  route 1.513ns (69.150%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 42.601 - 40.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.865ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.786ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.791     3.309    rs422_inst1/uart_rx_inst/CLK
    SLICE_X19Y90         FDCE                                         r  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.404 f  rs422_inst1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.192     3.596    rs422_inst1/uart_rx_inst/cycle_cnt[8]
    SLICE_X19Y91         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.791 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4/O
                         net (fo=6, routed)           0.286     4.077    rs422_inst1/uart_rx_inst/FSM_onehot_state[1]_i_4_n_0
    SLICE_X19Y92         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.228 f  rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.215     4.443    rs422_inst1/uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y93         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     4.639 r  rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.253     4.892    rs422_inst1/uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y93         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.930 r  rs422_inst1/uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.567     5.497    rs422_inst1/uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.575    42.601    rs422_inst1/uart_rx_inst/CLK
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism              0.610    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X18Y94         FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    43.134    rs422_inst1/uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         43.134    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 37.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_rx_inst/rx_bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.915ns (routing 0.438ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.487ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.915     1.821    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.860 r  rs422_inst2/uart_rx_inst/rx_bits_reg[1]/Q
                         net (fo=1, routed)           0.067     1.927    rs422_inst2/uart_rx_inst/rx_bits_reg_n_0_[1]
    SLICE_X19Y105        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.029     2.202    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y105        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism             -0.369     1.834    
    SLICE_X19Y105        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.881    rs422_inst2/uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      0.913ns (routing 0.438ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.487ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.913     1.819    rs422_inst1/uart_tx_inst/CLK
    SLICE_X17Y98         FDCE                                         r  rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.858 f  rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/Q
                         net (fo=9, routed)           0.030     1.888    rs422_inst1/uart_tx_inst/cycle_cnt_reg_n_0_[0]
    SLICE_X17Y98         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.902 r  rs422_inst1/uart_tx_inst/cycle_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.016     1.918    rs422_inst1/uart_tx_inst/cycle_cnt[0]_i_1__0_n_0
    SLICE_X17Y98         FDCE                                         r  rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.032     2.205    rs422_inst1/uart_tx_inst/CLK
    SLICE_X17Y98         FDCE                                         r  rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]/C
                         clock pessimism             -0.381     1.825    
    SLICE_X17Y98         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.871    rs422_inst1/uart_tx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.917ns (routing 0.438ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.487ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.917     1.823    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.861 r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/Q
                         net (fo=6, routed)           0.029     1.890    rs422_inst2/uart_tx_inst/cycle_cnt_reg_n_0_[7]
    SLICE_X20Y101        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.904 r  rs422_inst2/uart_tx_inst/cycle_cnt[7]_i_1__1/O
                         net (fo=1, routed)           0.021     1.925    rs422_inst2/uart_tx_inst/cycle_cnt[7]_i_1__1_n_0
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.038     2.211    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]/C
                         clock pessimism             -0.383     1.829    
    SLICE_X20Y101        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.875    rs422_inst2/uart_tx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_rx_inst/rx_bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_rx_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.041ns (37.273%)  route 0.069ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.916ns (routing 0.438ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.487ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.916     1.822    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y107        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.863 r  rs422_inst2/uart_rx_inst/rx_bits_reg[3]/Q
                         net (fo=1, routed)           0.069     1.932    rs422_inst2/uart_rx_inst/rx_bits_reg_n_0_[3]
    SLICE_X19Y105        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.029     2.202    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y105        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism             -0.368     1.834    
    SLICE_X19Y105        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.881    rs422_inst2/uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_rx_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.060ns (50.000%)  route 0.060ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.910ns (routing 0.438ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.487ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.910     1.816    rs422_inst2/uart_rx_inst/CLK
    SLICE_X19Y105        FDCE                                         r  rs422_inst2/uart_rx_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.853 r  rs422_inst2/uart_rx_inst/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.052     1.905    rs422_inst2/uart_rx_inst/rx_data_reg_n_0_[2]
    SLICE_X19Y104        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.023     1.928 r  rs422_inst2/uart_rx_inst/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.008     1.936    rs422_inst2/uart_rx_inst_n_7
    SLICE_X19Y104        FDCE                                         r  rs422_inst2/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.033     2.206    rs422_inst2/CLK
    SLICE_X19Y104        FDCE                                         r  rs422_inst2/tx_data_reg[2]/C
                         clock pessimism             -0.369     1.838    
    SLICE_X19Y104        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.885    rs422_inst2/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.922ns (routing 0.438ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.487ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.922     1.828    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y102        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.866 r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/Q
                         net (fo=7, routed)           0.031     1.897    rs422_inst2/uart_tx_inst/cycle_cnt_reg_n_0_[1]
    SLICE_X20Y102        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.911 r  rs422_inst2/uart_tx_inst/cycle_cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.021     1.932    rs422_inst2/uart_tx_inst/cycle_cnt[1]_i_1__1_n_0
    SLICE_X20Y102        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.044     2.217    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y102        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]/C
                         clock pessimism             -0.384     1.834    
    SLICE_X20Y102        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.880    rs422_inst2/uart_tx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.917ns (routing 0.438ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.487ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.917     1.823    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.861 r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/Q
                         net (fo=7, routed)           0.032     1.893    rs422_inst2/uart_tx_inst/cycle_cnt_reg_n_0_[6]
    SLICE_X20Y101        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.907 r  rs422_inst2/uart_tx_inst/cycle_cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.024     1.931    rs422_inst2/uart_tx_inst/cycle_cnt[6]_i_1__1_n_0
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.038     2.211    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]/C
                         clock pessimism             -0.383     1.829    
    SLICE_X20Y101        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.875    rs422_inst2/uart_tx_inst/cycle_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.917ns (routing 0.438ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.487ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.917     1.823    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.862 r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/Q
                         net (fo=3, routed)           0.029     1.891    rs422_inst2/uart_tx_inst/cycle_cnt_reg_n_0_[10]
    SLICE_X20Y101        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.905 r  rs422_inst2/uart_tx_inst/cycle_cnt[10]_i_1__1/O
                         net (fo=1, routed)           0.026     1.931    rs422_inst2/uart_tx_inst/cycle_cnt[10]_i_1__1_n_0
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.038     2.211    rs422_inst2/uart_tx_inst/CLK
    SLICE_X20Y101        FDCE                                         r  rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]/C
                         clock pessimism             -0.383     1.829    
    SLICE_X20Y101        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.875    rs422_inst2/uart_tx_inst/cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rs422_inst2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst2/wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.454%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      0.907ns (routing 0.438ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.487ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.907     1.813    rs422_inst2/CLK
    SLICE_X17Y101        FDCE                                         r  rs422_inst2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.852 f  rs422_inst2/FSM_sequential_state_reg[0]/Q
                         net (fo=47, routed)          0.032     1.884    rs422_inst2/state__0[0]
    SLICE_X17Y101        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.917 r  rs422_inst2/wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.006     1.923    rs422_inst2/wait_cnt[0]_i_1__0_n_0
    SLICE_X17Y101        FDCE                                         r  rs422_inst2/wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.025     2.198    rs422_inst2/CLK
    SLICE_X17Y101        FDCE                                         r  rs422_inst2/wait_cnt_reg[0]/C
                         clock pessimism             -0.380     1.819    
    SLICE_X17Y101        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.866    rs422_inst2/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rs422_inst1/uart_rx_inst/rx_bits_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs422_inst1/uart_rx_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      0.905ns (routing 0.438ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.487ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         0.905     1.811    rs422_inst1/uart_rx_inst/CLK
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.850 r  rs422_inst1/uart_rx_inst/rx_bits_reg[4]/Q
                         net (fo=1, routed)           0.080     1.930    rs422_inst1/uart_rx_inst/rx_bits[4]
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=246, routed)         1.027     2.200    rs422_inst1/uart_rx_inst/CLK
    SLICE_X18Y94         FDCE                                         r  rs422_inst1/uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.375     1.826    
    SLICE_X18Y94         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.873    rs422_inst1/uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X17Y94      rs422_inst1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X17Y94      rs422_inst1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X19Y94      rs422_inst1/uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X19Y94      rs422_inst1/uart_rx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y92      rs422_inst1/uart_rx_inst/cycle_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X20Y100     rs422_inst2/uart_tx_inst/cycle_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X20Y100     rs422_inst2/uart_tx_inst/cycle_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y96      rs422_inst1/tx_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y91      rs422_inst1/uart_rx_inst/cycle_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y93      rs422_inst1/uart_rx_inst/rx_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y95      rs422_inst1/uart_rx_inst/rx_bits_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y95      rs422_inst1/uart_rx_inst/rx_bits_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y105     rs422_inst2/uart_rx_inst/rx_data_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y105     rs422_inst2/uart_rx_inst/rx_data_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y105     rs422_inst2/uart_rx_inst/rx_data_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y105     rs422_inst2/uart_rx_inst/rx_data_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y95      rs422_inst1/tx_data_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X19Y95      rs422_inst1/tx_data_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X15Y103     rs422_inst2/wait_cnt_reg[23]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X15Y103     rs422_inst2/wait_cnt_reg[25]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X17Y101     rs422_inst2/wait_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X17Y101     rs422_inst2/wait_cnt_reg[3]/C



