package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for divergenceStress kernel
var divergenceStress_code cu.Function

// Stores the arguments for divergenceStress kernel invocation
type divergenceStress_args_t struct {
	arg_fx      unsafe.Pointer
	arg_fy      unsafe.Pointer
	arg_fz      unsafe.Pointer
	arg_sigmaxx unsafe.Pointer
	arg_sigmayy unsafe.Pointer
	arg_sigmazz unsafe.Pointer
	arg_sigmaxy unsafe.Pointer
	arg_sigmaxz unsafe.Pointer
	arg_sigmayz unsafe.Pointer
	arg_Nx      int
	arg_Ny      int
	arg_Nz      int
	arg_dx      float32
	arg_dy      float32
	arg_dz      float32
	argptr      [15]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for divergenceStress kernel invocation
var divergenceStress_args divergenceStress_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	divergenceStress_args.argptr[0] = unsafe.Pointer(&divergenceStress_args.arg_fx)
	divergenceStress_args.argptr[1] = unsafe.Pointer(&divergenceStress_args.arg_fy)
	divergenceStress_args.argptr[2] = unsafe.Pointer(&divergenceStress_args.arg_fz)
	divergenceStress_args.argptr[3] = unsafe.Pointer(&divergenceStress_args.arg_sigmaxx)
	divergenceStress_args.argptr[4] = unsafe.Pointer(&divergenceStress_args.arg_sigmayy)
	divergenceStress_args.argptr[5] = unsafe.Pointer(&divergenceStress_args.arg_sigmazz)
	divergenceStress_args.argptr[6] = unsafe.Pointer(&divergenceStress_args.arg_sigmaxy)
	divergenceStress_args.argptr[7] = unsafe.Pointer(&divergenceStress_args.arg_sigmaxz)
	divergenceStress_args.argptr[8] = unsafe.Pointer(&divergenceStress_args.arg_sigmayz)
	divergenceStress_args.argptr[9] = unsafe.Pointer(&divergenceStress_args.arg_Nx)
	divergenceStress_args.argptr[10] = unsafe.Pointer(&divergenceStress_args.arg_Ny)
	divergenceStress_args.argptr[11] = unsafe.Pointer(&divergenceStress_args.arg_Nz)
	divergenceStress_args.argptr[12] = unsafe.Pointer(&divergenceStress_args.arg_dx)
	divergenceStress_args.argptr[13] = unsafe.Pointer(&divergenceStress_args.arg_dy)
	divergenceStress_args.argptr[14] = unsafe.Pointer(&divergenceStress_args.arg_dz)
}

// Wrapper for divergenceStress CUDA kernel, asynchronous.
func k_divergenceStress_async(fx unsafe.Pointer, fy unsafe.Pointer, fz unsafe.Pointer, sigmaxx unsafe.Pointer, sigmayy unsafe.Pointer, sigmazz unsafe.Pointer, sigmaxy unsafe.Pointer, sigmaxz unsafe.Pointer, sigmayz unsafe.Pointer, Nx int, Ny int, Nz int, dx float32, dy float32, dz float32, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("divergenceStress")
	}

	divergenceStress_args.Lock()
	defer divergenceStress_args.Unlock()

	if divergenceStress_code == 0 {
		divergenceStress_code = fatbinLoad(divergenceStress_map, "divergenceStress")
	}

	divergenceStress_args.arg_fx = fx
	divergenceStress_args.arg_fy = fy
	divergenceStress_args.arg_fz = fz
	divergenceStress_args.arg_sigmaxx = sigmaxx
	divergenceStress_args.arg_sigmayy = sigmayy
	divergenceStress_args.arg_sigmazz = sigmazz
	divergenceStress_args.arg_sigmaxy = sigmaxy
	divergenceStress_args.arg_sigmaxz = sigmaxz
	divergenceStress_args.arg_sigmayz = sigmayz
	divergenceStress_args.arg_Nx = Nx
	divergenceStress_args.arg_Ny = Ny
	divergenceStress_args.arg_Nz = Nz
	divergenceStress_args.arg_dx = dx
	divergenceStress_args.arg_dy = dy
	divergenceStress_args.arg_dz = dz

	args := divergenceStress_args.argptr[:]
	cu.LaunchKernel(divergenceStress_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("divergenceStress")
	}
}

// maps compute capability on PTX code for divergenceStress kernel.
var divergenceStress_map = map[int]string{0: "",
	50: divergenceStress_ptx_50,
	52: divergenceStress_ptx_52,
	53: divergenceStress_ptx_53,
	60: divergenceStress_ptx_60,
	61: divergenceStress_ptx_61,
	62: divergenceStress_ptx_62,
	70: divergenceStress_ptx_70,
	72: divergenceStress_ptx_72,
	75: divergenceStress_ptx_75,
	80: divergenceStress_ptx_80}

// divergenceStress PTX code for various compute capabilities.
const (
	divergenceStress_ptx_50 = `
.version 8.5
.target sm_50
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_52 = `
.version 8.5
.target sm_52
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_53 = `
.version 8.5
.target sm_53
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_60 = `
.version 8.5
.target sm_60
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_61 = `
.version 8.5
.target sm_61
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_62 = `
.version 8.5
.target sm_62
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_70 = `
.version 8.5
.target sm_70
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_72 = `
.version 8.5
.target sm_72
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_75 = `
.version 8.5
.target sm_75
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
	divergenceStress_ptx_80 = `
.version 8.5
.target sm_80
.address_size 64

	// .globl	divergenceStress

.visible .entry divergenceStress(
	.param .u64 divergenceStress_param_0,
	.param .u64 divergenceStress_param_1,
	.param .u64 divergenceStress_param_2,
	.param .u64 divergenceStress_param_3,
	.param .u64 divergenceStress_param_4,
	.param .u64 divergenceStress_param_5,
	.param .u64 divergenceStress_param_6,
	.param .u64 divergenceStress_param_7,
	.param .u64 divergenceStress_param_8,
	.param .u32 divergenceStress_param_9,
	.param .u32 divergenceStress_param_10,
	.param .u32 divergenceStress_param_11,
	.param .f32 divergenceStress_param_12,
	.param .f32 divergenceStress_param_13,
	.param .f32 divergenceStress_param_14
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<211>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd7, [divergenceStress_param_0];
	ld.param.u64 	%rd8, [divergenceStress_param_1];
	ld.param.u64 	%rd9, [divergenceStress_param_2];
	ld.param.u64 	%rd10, [divergenceStress_param_3];
	ld.param.u64 	%rd11, [divergenceStress_param_4];
	ld.param.u64 	%rd12, [divergenceStress_param_5];
	ld.param.u64 	%rd13, [divergenceStress_param_6];
	ld.param.u64 	%rd14, [divergenceStress_param_7];
	ld.param.u64 	%rd15, [divergenceStress_param_8];
	ld.param.u32 	%r10, [divergenceStress_param_9];
	ld.param.u32 	%r11, [divergenceStress_param_10];
	ld.param.u32 	%r12, [divergenceStress_param_11];
	ld.param.f32 	%f109, [divergenceStress_param_12];
	ld.param.f32 	%f110, [divergenceStress_param_13];
	ld.param.f32 	%f111, [divergenceStress_param_14];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd13;
	cvta.to.global.u64 	%rd4, %rd12;
	cvta.to.global.u64 	%rd5, %rd11;
	cvta.to.global.u64 	%rd6, %rd10;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r2, %r17, %r16, %r18;
	mov.u32 	%r19, %ntid.z;
	mov.u32 	%r20, %ctaid.z;
	mov.u32 	%r21, %tid.z;
	mad.lo.s32 	%r3, %r20, %r19, %r21;
	setp.ge.s32 	%p1, %r1, %r10;
	or.b32  	%r22, %r1, %r2;
	setp.lt.s32 	%p2, %r22, 0;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32 	%p4, %r2, %r11;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r3, 0;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r12;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB0_14;

	mul.lo.s32 	%r4, %r3, %r11;
	add.s32 	%r5, %r4, %r2;
	mul.lo.s32 	%r6, %r5, %r10;
	add.s32 	%r23, %r1, 1;
	setp.ge.s32 	%p10, %r23, %r10;
	or.b32  	%r24, %r23, %r2;
	setp.lt.s32 	%p11, %r24, 0;
	or.pred  	%p12, %p11, %p10;
	mov.f32 	%f196, 0f00000000;
	mov.f32 	%f193, %f196;
	mov.f32 	%f194, %f196;
	mov.f32 	%f195, %f196;
	@%p12 bra 	$L__BB0_3;

	add.s32 	%r25, %r6, %r1;
	mul.wide.s32 	%rd16, %r25, 4;
	add.s64 	%rd17, %rd6, %rd16;
	add.s64 	%rd20, %rd3, %rd16;
	add.s64 	%rd21, %rd2, %rd16;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f194, [%rd20+4];
	ld.global.f32 	%f193, [%rd17+4];

$L__BB0_3:
	add.s32 	%r7, %r1, -1;
	or.b32  	%r26, %r7, %r2;
	setp.lt.s32 	%p13, %r26, 0;
	setp.gt.s32 	%p14, %r1, %r10;
	or.pred  	%p15, %p13, %p14;
	mov.f32 	%f197, %f196;
	mov.f32 	%f198, %f196;
	@%p15 bra 	$L__BB0_5;

	add.s32 	%r27, %r6, %r7;
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd6, %rd23;
	add.s64 	%rd27, %rd3, %rd23;
	add.s64 	%rd28, %rd2, %rd23;
	ld.global.f32 	%f198, [%rd28];
	ld.global.f32 	%f197, [%rd27];
	ld.global.f32 	%f196, [%rd24];

$L__BB0_5:
	add.s32 	%r8, %r2, 1;
	or.b32  	%r28, %r8, %r1;
	setp.lt.s32 	%p16, %r28, 0;
	setp.ge.s32 	%p17, %r8, %r11;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f199, %f202;
	mov.f32 	%f200, %f202;
	mov.f32 	%f201, %f202;
	@%p18 bra 	$L__BB0_7;

	add.s32 	%r29, %r4, %r8;
	mad.lo.s32 	%r30, %r29, %r10, %r1;
	mul.wide.s32 	%rd30, %r30, 4;
	add.s64 	%rd32, %rd5, %rd30;
	add.s64 	%rd34, %rd3, %rd30;
	add.s64 	%rd36, %rd1, %rd30;
	ld.global.f32 	%f201, [%rd36];
	ld.global.f32 	%f200, [%rd32];
	ld.global.f32 	%f199, [%rd34];

$L__BB0_7:
	add.s32 	%r9, %r2, -1;
	or.b32  	%r31, %r9, %r1;
	setp.lt.s32 	%p19, %r31, 0;
	setp.gt.s32 	%p20, %r2, %r11;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f203, %f202;
	mov.f32 	%f204, %f202;
	@%p21 bra 	$L__BB0_9;

	add.s32 	%r32, %r4, %r9;
	mad.lo.s32 	%r33, %r32, %r10, %r1;
	mul.wide.s32 	%rd37, %r33, 4;
	add.s64 	%rd39, %rd5, %rd37;
	add.s64 	%rd41, %rd3, %rd37;
	add.s64 	%rd43, %rd1, %rd37;
	ld.global.f32 	%f204, [%rd43];
	ld.global.f32 	%f203, [%rd39];
	ld.global.f32 	%f202, [%rd41];

$L__BB0_9:
	add.s32 	%r34, %r3, 1;
	setp.ge.s32 	%p22, %r34, %r12;
	mov.f32 	%f208, 0f00000000;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f208;
	mov.f32 	%f207, %f208;
	@%p22 bra 	$L__BB0_11;

	add.s32 	%r35, %r5, %r11;
	mad.lo.s32 	%r36, %r35, %r10, %r1;
	mul.wide.s32 	%rd44, %r36, 4;
	add.s64 	%rd47, %rd4, %rd44;
	add.s64 	%rd49, %rd2, %rd44;
	add.s64 	%rd50, %rd1, %rd44;
	ld.global.f32 	%f207, [%rd47];
	ld.global.f32 	%f206, [%rd50];
	ld.global.f32 	%f205, [%rd49];

$L__BB0_11:
	setp.gt.s32 	%p23, %r3, %r12;
	setp.lt.s32 	%p24, %r3, 1;
	or.pred  	%p25, %p24, %p23;
	mov.f32 	%f209, %f208;
	mov.f32 	%f210, %f208;
	@%p25 bra 	$L__BB0_13;

	sub.s32 	%r37, %r4, %r11;
	add.s32 	%r38, %r37, %r2;
	mad.lo.s32 	%r39, %r38, %r10, %r1;
	mul.wide.s32 	%rd51, %r39, 4;
	add.s64 	%rd54, %rd4, %rd51;
	add.s64 	%rd56, %rd2, %rd51;
	add.s64 	%rd57, %rd1, %rd51;
	ld.global.f32 	%f210, [%rd54];
	ld.global.f32 	%f209, [%rd57];
	ld.global.f32 	%f208, [%rd56];

$L__BB0_13:
	add.f32 	%f166, %f109, %f109;
	sub.f32 	%f167, %f193, %f196;
	div.rn.f32 	%f168, %f167, %f166;
	add.f32 	%f169, %f110, %f110;
	sub.f32 	%f170, %f199, %f202;
	div.rn.f32 	%f171, %f170, %f169;
	sub.f32 	%f172, %f205, %f208;
	add.f32 	%f173, %f111, %f111;
	div.rn.f32 	%f174, %f172, %f173;
	sub.f32 	%f175, %f194, %f197;
	div.rn.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f200, %f203;
	div.rn.f32 	%f178, %f177, %f169;
	sub.f32 	%f179, %f206, %f209;
	div.rn.f32 	%f180, %f179, %f173;
	sub.f32 	%f181, %f195, %f198;
	div.rn.f32 	%f182, %f181, %f166;
	sub.f32 	%f183, %f201, %f204;
	div.rn.f32 	%f184, %f183, %f169;
	sub.f32 	%f185, %f207, %f210;
	div.rn.f32 	%f186, %f185, %f173;
	add.f32 	%f187, %f168, %f171;
	add.f32 	%f188, %f187, %f174;
	add.s32 	%r40, %r6, %r1;
	cvta.to.global.u64 	%rd58, %rd7;
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.f32 	[%rd60], %f188;
	add.f32 	%f189, %f176, %f178;
	add.f32 	%f190, %f189, %f180;
	cvta.to.global.u64 	%rd61, %rd8;
	add.s64 	%rd62, %rd61, %rd59;
	st.global.f32 	[%rd62], %f190;
	add.f32 	%f191, %f182, %f184;
	add.f32 	%f192, %f191, %f186;
	cvta.to.global.u64 	%rd63, %rd9;
	add.s64 	%rd64, %rd63, %rd59;
	st.global.f32 	[%rd64], %f192;

$L__BB0_14:
	ret;

}

`
)
