
*** Running vivado
    with args -log Lab3_mult_Top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab3_mult_Top_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab3_mult_Top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/RAYAN/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab3_mult_Top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 373.012 ; gain = 106.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab3_mult_Top_0_0' [c:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/bd/Lab3/ip/Lab3_mult_Top_0_0/synth/Lab3_mult_Top_0_0.vhd:67]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mult_Top' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:4' bound to instance 'U0' of component 'mult_Top' [c:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/bd/Lab3/ip/Lab3_mult_Top_0_0/synth/Lab3_mult_Top_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mult_Top' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:14]
	Parameter n bound to: 32 - type: integer 
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'shiftreg_L' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_L.vhd:4' bound to instance 't1' of component 'shiftreg_L' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'shiftreg_L' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_L.vhd:14]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg_L' (1#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_L.vhd:14]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shiftreg_R' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_R.vhd:4' bound to instance 't2' of component 'shiftreg_R' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shiftreg_R' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_R.vhd:14]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg_R' (2#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/shiftreg_R.vhd:14]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.vhd:6' bound to instance 't3' of component 'adder' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.vhd:13]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.vhd:13]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'product_reg' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/product_reg.vhd:4' bound to instance 't4' of component 'product_reg' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'product_reg' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/product_reg.vhd:14]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'product_reg' (4#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/product_reg.vhd:14]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/controller.vhd:6' bound to instance 't5' of component 'controller' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/controller.vhd:17]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mult_Top' (6#1) [C:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mult_Top.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Lab3_mult_Top_0_0' (7#1) [c:/Users/RAYAN/Lab3/Lab3.srcs/sources_1/bd/Lab3/ip/Lab3_mult_Top_0_0/synth/Lab3_mult_Top_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 429.551 ; gain = 162.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 429.551 ; gain = 162.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 429.551 ; gain = 162.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.312 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 771.336 ; gain = 2.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 771.336 ; gain = 504.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 771.336 ; gain = 504.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 771.336 ; gain = 504.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  finish |                           000001 |                              100
                  iSTATE |                           000010 |                              111
                    init |                           000100 |                              000
                    temp |                           001000 |                              001
                    adds |                           010000 |                              010
                  shifts |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.336 ; gain = 504.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shiftreg_L 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftreg_R 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module product_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (U0/t5/FSM_onehot_state_reg[1]) is unused and will be removed from module Lab3_mult_Top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 771.336 ; gain = 504.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 779.062 ; gain = 512.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 779.211 ; gain = 512.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |   103|
|4     |LUT3   |    65|
|5     |LUT4   |     2|
|6     |LUT5   |     3|
|7     |FDCE   |   160|
|8     |FDRE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   360|
|2     |  U0     |mult_Top    |   360|
|3     |    t1   |shiftreg_L  |   176|
|4     |    t2   |shiftreg_R  |    33|
|5     |    t4   |product_reg |    64|
|6     |    t5   |controller  |    87|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 798.566 ; gain = 189.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 798.566 ; gain = 531.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 805.527 ; gain = 547.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/RAYAN/Lab3/Lab3.runs/Lab3_mult_Top_0_0_synth_1/Lab3_mult_Top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/RAYAN/Lab3/Lab3.runs/Lab3_mult_Top_0_0_synth_1/Lab3_mult_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab3_mult_Top_0_0_utilization_synth.rpt -pb Lab3_mult_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 17:42:39 2022...
