#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b33f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b80030 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1b32270 .functor NOT 1, L_0x1baa5d0, C4<0>, C4<0>, C4<0>;
L_0x1b4b8e0 .functor XOR 8, L_0x1baa160, L_0x1baa320, C4<00000000>, C4<00000000>;
L_0x1b81450 .functor XOR 8, L_0x1b4b8e0, L_0x1baa460, C4<00000000>, C4<00000000>;
v0x1ba7d40_0 .net *"_ivl_10", 7 0, L_0x1baa460;  1 drivers
v0x1ba7e40_0 .net *"_ivl_12", 7 0, L_0x1b81450;  1 drivers
v0x1ba7f20_0 .net *"_ivl_2", 7 0, L_0x1baa0c0;  1 drivers
v0x1ba7fe0_0 .net *"_ivl_4", 7 0, L_0x1baa160;  1 drivers
v0x1ba80c0_0 .net *"_ivl_6", 7 0, L_0x1baa320;  1 drivers
v0x1ba81f0_0 .net *"_ivl_8", 7 0, L_0x1b4b8e0;  1 drivers
v0x1ba82d0_0 .net "areset", 0 0, L_0x1b32680;  1 drivers
v0x1ba8370_0 .var "clk", 0 0;
v0x1ba8410_0 .net "predict_history_dut", 6 0, v0x1ba70d0_0;  1 drivers
v0x1ba8560_0 .net "predict_history_ref", 6 0, L_0x1ba9f30;  1 drivers
v0x1ba8600_0 .net "predict_pc", 6 0, L_0x1ba91c0;  1 drivers
v0x1ba86a0_0 .net "predict_taken_dut", 0 0, v0x1ba7310_0;  1 drivers
v0x1ba8740_0 .net "predict_taken_ref", 0 0, L_0x1ba9d70;  1 drivers
v0x1ba87e0_0 .net "predict_valid", 0 0, v0x1ba44b0_0;  1 drivers
v0x1ba8880_0 .var/2u "stats1", 223 0;
v0x1ba8920_0 .var/2u "strobe", 0 0;
v0x1ba89e0_0 .net "tb_match", 0 0, L_0x1baa5d0;  1 drivers
v0x1ba8b90_0 .net "tb_mismatch", 0 0, L_0x1b32270;  1 drivers
v0x1ba8c30_0 .net "train_history", 6 0, L_0x1ba9770;  1 drivers
v0x1ba8cf0_0 .net "train_mispredicted", 0 0, L_0x1ba9610;  1 drivers
v0x1ba8d90_0 .net "train_pc", 6 0, L_0x1ba9900;  1 drivers
v0x1ba8e50_0 .net "train_taken", 0 0, L_0x1ba93f0;  1 drivers
v0x1ba8ef0_0 .net "train_valid", 0 0, v0x1ba4e30_0;  1 drivers
v0x1ba8f90_0 .net "wavedrom_enable", 0 0, v0x1ba4f00_0;  1 drivers
v0x1ba9030_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1ba4fa0_0;  1 drivers
v0x1ba90d0_0 .net "wavedrom_title", 511 0, v0x1ba5080_0;  1 drivers
L_0x1baa0c0 .concat [ 7 1 0 0], L_0x1ba9f30, L_0x1ba9d70;
L_0x1baa160 .concat [ 7 1 0 0], L_0x1ba9f30, L_0x1ba9d70;
L_0x1baa320 .concat [ 7 1 0 0], v0x1ba70d0_0, v0x1ba7310_0;
L_0x1baa460 .concat [ 7 1 0 0], L_0x1ba9f30, L_0x1ba9d70;
L_0x1baa5d0 .cmp/eeq 8, L_0x1baa0c0, L_0x1b81450;
S_0x1b315f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1b80030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1b7e920 .param/l "LNT" 0 3 22, C4<01>;
P_0x1b7e960 .param/l "LT" 0 3 22, C4<10>;
P_0x1b7e9a0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1b7e9e0 .param/l "ST" 0 3 22, C4<11>;
P_0x1b7ea20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1b32b60 .functor XOR 7, v0x1ba2650_0, L_0x1ba91c0, C4<0000000>, C4<0000000>;
L_0x1b5cc10 .functor XOR 7, L_0x1ba9770, L_0x1ba9900, C4<0000000>, C4<0000000>;
v0x1b6f540_0 .net *"_ivl_11", 0 0, L_0x1ba9c80;  1 drivers
L_0x7f5e2c2461c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b6f810_0 .net *"_ivl_12", 0 0, L_0x7f5e2c2461c8;  1 drivers
L_0x7f5e2c246210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b322e0_0 .net *"_ivl_16", 6 0, L_0x7f5e2c246210;  1 drivers
v0x1b32520_0 .net *"_ivl_4", 1 0, L_0x1ba9a90;  1 drivers
v0x1b326f0_0 .net *"_ivl_6", 8 0, L_0x1ba9b90;  1 drivers
L_0x7f5e2c246180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b32c50_0 .net *"_ivl_9", 1 0, L_0x7f5e2c246180;  1 drivers
v0x1ba2330_0 .net "areset", 0 0, L_0x1b32680;  alias, 1 drivers
v0x1ba23f0_0 .net "clk", 0 0, v0x1ba8370_0;  1 drivers
v0x1ba24b0 .array "pht", 0 127, 1 0;
v0x1ba2570_0 .net "predict_history", 6 0, L_0x1ba9f30;  alias, 1 drivers
v0x1ba2650_0 .var "predict_history_r", 6 0;
v0x1ba2730_0 .net "predict_index", 6 0, L_0x1b32b60;  1 drivers
v0x1ba2810_0 .net "predict_pc", 6 0, L_0x1ba91c0;  alias, 1 drivers
v0x1ba28f0_0 .net "predict_taken", 0 0, L_0x1ba9d70;  alias, 1 drivers
v0x1ba29b0_0 .net "predict_valid", 0 0, v0x1ba44b0_0;  alias, 1 drivers
v0x1ba2a70_0 .net "train_history", 6 0, L_0x1ba9770;  alias, 1 drivers
v0x1ba2b50_0 .net "train_index", 6 0, L_0x1b5cc10;  1 drivers
v0x1ba2c30_0 .net "train_mispredicted", 0 0, L_0x1ba9610;  alias, 1 drivers
v0x1ba2cf0_0 .net "train_pc", 6 0, L_0x1ba9900;  alias, 1 drivers
v0x1ba2dd0_0 .net "train_taken", 0 0, L_0x1ba93f0;  alias, 1 drivers
v0x1ba2e90_0 .net "train_valid", 0 0, v0x1ba4e30_0;  alias, 1 drivers
E_0x1b42560 .event posedge, v0x1ba2330_0, v0x1ba23f0_0;
L_0x1ba9a90 .array/port v0x1ba24b0, L_0x1ba9b90;
L_0x1ba9b90 .concat [ 7 2 0 0], L_0x1b32b60, L_0x7f5e2c246180;
L_0x1ba9c80 .part L_0x1ba9a90, 1, 1;
L_0x1ba9d70 .functor MUXZ 1, L_0x7f5e2c2461c8, L_0x1ba9c80, v0x1ba44b0_0, C4<>;
L_0x1ba9f30 .functor MUXZ 7, L_0x7f5e2c246210, v0x1ba2650_0, v0x1ba44b0_0, C4<>;
S_0x1b379b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1b315f0;
 .timescale -12 -12;
v0x1b6f120_0 .var/i "i", 31 0;
S_0x1ba30b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1b80030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ba3260 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1b32680 .functor BUFZ 1, v0x1ba4580_0, C4<0>, C4<0>, C4<0>;
L_0x7f5e2c2460a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ba3d40_0 .net *"_ivl_10", 0 0, L_0x7f5e2c2460a8;  1 drivers
L_0x7f5e2c2460f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ba3e20_0 .net *"_ivl_14", 6 0, L_0x7f5e2c2460f0;  1 drivers
L_0x7f5e2c246138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ba3f00_0 .net *"_ivl_18", 6 0, L_0x7f5e2c246138;  1 drivers
L_0x7f5e2c246018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ba3fc0_0 .net *"_ivl_2", 6 0, L_0x7f5e2c246018;  1 drivers
L_0x7f5e2c246060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ba40a0_0 .net *"_ivl_6", 0 0, L_0x7f5e2c246060;  1 drivers
v0x1ba41d0_0 .net "areset", 0 0, L_0x1b32680;  alias, 1 drivers
v0x1ba4270_0 .net "clk", 0 0, v0x1ba8370_0;  alias, 1 drivers
v0x1ba4340_0 .net "predict_pc", 6 0, L_0x1ba91c0;  alias, 1 drivers
v0x1ba4410_0 .var "predict_pc_r", 6 0;
v0x1ba44b0_0 .var "predict_valid", 0 0;
v0x1ba4580_0 .var "reset", 0 0;
v0x1ba4620_0 .net "tb_match", 0 0, L_0x1baa5d0;  alias, 1 drivers
v0x1ba46e0_0 .net "train_history", 6 0, L_0x1ba9770;  alias, 1 drivers
v0x1ba47d0_0 .var "train_history_r", 6 0;
v0x1ba4890_0 .net "train_mispredicted", 0 0, L_0x1ba9610;  alias, 1 drivers
v0x1ba4960_0 .var "train_mispredicted_r", 0 0;
v0x1ba4a00_0 .net "train_pc", 6 0, L_0x1ba9900;  alias, 1 drivers
v0x1ba4c00_0 .var "train_pc_r", 6 0;
v0x1ba4cc0_0 .net "train_taken", 0 0, L_0x1ba93f0;  alias, 1 drivers
v0x1ba4d90_0 .var "train_taken_r", 0 0;
v0x1ba4e30_0 .var "train_valid", 0 0;
v0x1ba4f00_0 .var "wavedrom_enable", 0 0;
v0x1ba4fa0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1ba5080_0 .var "wavedrom_title", 511 0;
E_0x1b41a00/0 .event negedge, v0x1ba23f0_0;
E_0x1b41a00/1 .event posedge, v0x1ba23f0_0;
E_0x1b41a00 .event/or E_0x1b41a00/0, E_0x1b41a00/1;
L_0x1ba91c0 .functor MUXZ 7, L_0x7f5e2c246018, v0x1ba4410_0, v0x1ba44b0_0, C4<>;
L_0x1ba93f0 .functor MUXZ 1, L_0x7f5e2c246060, v0x1ba4d90_0, v0x1ba4e30_0, C4<>;
L_0x1ba9610 .functor MUXZ 1, L_0x7f5e2c2460a8, v0x1ba4960_0, v0x1ba4e30_0, C4<>;
L_0x1ba9770 .functor MUXZ 7, L_0x7f5e2c2460f0, v0x1ba47d0_0, v0x1ba4e30_0, C4<>;
L_0x1ba9900 .functor MUXZ 7, L_0x7f5e2c246138, v0x1ba4c00_0, v0x1ba4e30_0, C4<>;
S_0x1ba3320 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1ba30b0;
 .timescale -12 -12;
v0x1ba3580_0 .var/2u "arfail", 0 0;
v0x1ba3660_0 .var "async", 0 0;
v0x1ba3720_0 .var/2u "datafail", 0 0;
v0x1ba37c0_0 .var/2u "srfail", 0 0;
E_0x1b417b0 .event posedge, v0x1ba23f0_0;
E_0x1b249f0 .event negedge, v0x1ba23f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1b417b0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b417b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1b249f0;
    %load/vec4 v0x1ba4620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ba3720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %wait E_0x1b417b0;
    %load/vec4 v0x1ba4620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ba3580_0, 0, 1;
    %wait E_0x1b417b0;
    %load/vec4 v0x1ba4620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ba37c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %load/vec4 v0x1ba37c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ba3580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ba3660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ba3720_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ba3660_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ba3880 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1ba30b0;
 .timescale -12 -12;
v0x1ba3a80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ba3b60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1ba30b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ba5300 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1b80030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1ba5d50_0 .net "areset", 0 0, L_0x1b32680;  alias, 1 drivers
v0x1ba5e60_0 .net "clk", 0 0, v0x1ba8370_0;  alias, 1 drivers
v0x1ba5f70_0 .var "global_history", 6 0;
v0x1ba6010 .array "pht", 0 127, 1 0;
v0x1ba70d0_0 .var "predict_history", 6 0;
v0x1ba7200_0 .net "predict_pc", 6 0, L_0x1ba91c0;  alias, 1 drivers
v0x1ba7310_0 .var "predict_taken", 0 0;
v0x1ba73d0_0 .net "predict_valid", 0 0, v0x1ba44b0_0;  alias, 1 drivers
v0x1ba74c0_0 .net "train_history", 6 0, L_0x1ba9770;  alias, 1 drivers
v0x1ba7580_0 .net "train_mispredicted", 0 0, L_0x1ba9610;  alias, 1 drivers
v0x1ba7670_0 .net "train_pc", 6 0, L_0x1ba9900;  alias, 1 drivers
v0x1ba7780_0 .net "train_taken", 0 0, L_0x1ba93f0;  alias, 1 drivers
v0x1ba7870_0 .net "train_valid", 0 0, v0x1ba4e30_0;  alias, 1 drivers
v0x1ba6010_0 .array/port v0x1ba6010, 0;
E_0x1b87eb0/0 .event anyedge, v0x1ba29b0_0, v0x1ba2810_0, v0x1ba5f70_0, v0x1ba6010_0;
v0x1ba6010_1 .array/port v0x1ba6010, 1;
v0x1ba6010_2 .array/port v0x1ba6010, 2;
v0x1ba6010_3 .array/port v0x1ba6010, 3;
v0x1ba6010_4 .array/port v0x1ba6010, 4;
E_0x1b87eb0/1 .event anyedge, v0x1ba6010_1, v0x1ba6010_2, v0x1ba6010_3, v0x1ba6010_4;
v0x1ba6010_5 .array/port v0x1ba6010, 5;
v0x1ba6010_6 .array/port v0x1ba6010, 6;
v0x1ba6010_7 .array/port v0x1ba6010, 7;
v0x1ba6010_8 .array/port v0x1ba6010, 8;
E_0x1b87eb0/2 .event anyedge, v0x1ba6010_5, v0x1ba6010_6, v0x1ba6010_7, v0x1ba6010_8;
v0x1ba6010_9 .array/port v0x1ba6010, 9;
v0x1ba6010_10 .array/port v0x1ba6010, 10;
v0x1ba6010_11 .array/port v0x1ba6010, 11;
v0x1ba6010_12 .array/port v0x1ba6010, 12;
E_0x1b87eb0/3 .event anyedge, v0x1ba6010_9, v0x1ba6010_10, v0x1ba6010_11, v0x1ba6010_12;
v0x1ba6010_13 .array/port v0x1ba6010, 13;
v0x1ba6010_14 .array/port v0x1ba6010, 14;
v0x1ba6010_15 .array/port v0x1ba6010, 15;
v0x1ba6010_16 .array/port v0x1ba6010, 16;
E_0x1b87eb0/4 .event anyedge, v0x1ba6010_13, v0x1ba6010_14, v0x1ba6010_15, v0x1ba6010_16;
v0x1ba6010_17 .array/port v0x1ba6010, 17;
v0x1ba6010_18 .array/port v0x1ba6010, 18;
v0x1ba6010_19 .array/port v0x1ba6010, 19;
v0x1ba6010_20 .array/port v0x1ba6010, 20;
E_0x1b87eb0/5 .event anyedge, v0x1ba6010_17, v0x1ba6010_18, v0x1ba6010_19, v0x1ba6010_20;
v0x1ba6010_21 .array/port v0x1ba6010, 21;
v0x1ba6010_22 .array/port v0x1ba6010, 22;
v0x1ba6010_23 .array/port v0x1ba6010, 23;
v0x1ba6010_24 .array/port v0x1ba6010, 24;
E_0x1b87eb0/6 .event anyedge, v0x1ba6010_21, v0x1ba6010_22, v0x1ba6010_23, v0x1ba6010_24;
v0x1ba6010_25 .array/port v0x1ba6010, 25;
v0x1ba6010_26 .array/port v0x1ba6010, 26;
v0x1ba6010_27 .array/port v0x1ba6010, 27;
v0x1ba6010_28 .array/port v0x1ba6010, 28;
E_0x1b87eb0/7 .event anyedge, v0x1ba6010_25, v0x1ba6010_26, v0x1ba6010_27, v0x1ba6010_28;
v0x1ba6010_29 .array/port v0x1ba6010, 29;
v0x1ba6010_30 .array/port v0x1ba6010, 30;
v0x1ba6010_31 .array/port v0x1ba6010, 31;
v0x1ba6010_32 .array/port v0x1ba6010, 32;
E_0x1b87eb0/8 .event anyedge, v0x1ba6010_29, v0x1ba6010_30, v0x1ba6010_31, v0x1ba6010_32;
v0x1ba6010_33 .array/port v0x1ba6010, 33;
v0x1ba6010_34 .array/port v0x1ba6010, 34;
v0x1ba6010_35 .array/port v0x1ba6010, 35;
v0x1ba6010_36 .array/port v0x1ba6010, 36;
E_0x1b87eb0/9 .event anyedge, v0x1ba6010_33, v0x1ba6010_34, v0x1ba6010_35, v0x1ba6010_36;
v0x1ba6010_37 .array/port v0x1ba6010, 37;
v0x1ba6010_38 .array/port v0x1ba6010, 38;
v0x1ba6010_39 .array/port v0x1ba6010, 39;
v0x1ba6010_40 .array/port v0x1ba6010, 40;
E_0x1b87eb0/10 .event anyedge, v0x1ba6010_37, v0x1ba6010_38, v0x1ba6010_39, v0x1ba6010_40;
v0x1ba6010_41 .array/port v0x1ba6010, 41;
v0x1ba6010_42 .array/port v0x1ba6010, 42;
v0x1ba6010_43 .array/port v0x1ba6010, 43;
v0x1ba6010_44 .array/port v0x1ba6010, 44;
E_0x1b87eb0/11 .event anyedge, v0x1ba6010_41, v0x1ba6010_42, v0x1ba6010_43, v0x1ba6010_44;
v0x1ba6010_45 .array/port v0x1ba6010, 45;
v0x1ba6010_46 .array/port v0x1ba6010, 46;
v0x1ba6010_47 .array/port v0x1ba6010, 47;
v0x1ba6010_48 .array/port v0x1ba6010, 48;
E_0x1b87eb0/12 .event anyedge, v0x1ba6010_45, v0x1ba6010_46, v0x1ba6010_47, v0x1ba6010_48;
v0x1ba6010_49 .array/port v0x1ba6010, 49;
v0x1ba6010_50 .array/port v0x1ba6010, 50;
v0x1ba6010_51 .array/port v0x1ba6010, 51;
v0x1ba6010_52 .array/port v0x1ba6010, 52;
E_0x1b87eb0/13 .event anyedge, v0x1ba6010_49, v0x1ba6010_50, v0x1ba6010_51, v0x1ba6010_52;
v0x1ba6010_53 .array/port v0x1ba6010, 53;
v0x1ba6010_54 .array/port v0x1ba6010, 54;
v0x1ba6010_55 .array/port v0x1ba6010, 55;
v0x1ba6010_56 .array/port v0x1ba6010, 56;
E_0x1b87eb0/14 .event anyedge, v0x1ba6010_53, v0x1ba6010_54, v0x1ba6010_55, v0x1ba6010_56;
v0x1ba6010_57 .array/port v0x1ba6010, 57;
v0x1ba6010_58 .array/port v0x1ba6010, 58;
v0x1ba6010_59 .array/port v0x1ba6010, 59;
v0x1ba6010_60 .array/port v0x1ba6010, 60;
E_0x1b87eb0/15 .event anyedge, v0x1ba6010_57, v0x1ba6010_58, v0x1ba6010_59, v0x1ba6010_60;
v0x1ba6010_61 .array/port v0x1ba6010, 61;
v0x1ba6010_62 .array/port v0x1ba6010, 62;
v0x1ba6010_63 .array/port v0x1ba6010, 63;
v0x1ba6010_64 .array/port v0x1ba6010, 64;
E_0x1b87eb0/16 .event anyedge, v0x1ba6010_61, v0x1ba6010_62, v0x1ba6010_63, v0x1ba6010_64;
v0x1ba6010_65 .array/port v0x1ba6010, 65;
v0x1ba6010_66 .array/port v0x1ba6010, 66;
v0x1ba6010_67 .array/port v0x1ba6010, 67;
v0x1ba6010_68 .array/port v0x1ba6010, 68;
E_0x1b87eb0/17 .event anyedge, v0x1ba6010_65, v0x1ba6010_66, v0x1ba6010_67, v0x1ba6010_68;
v0x1ba6010_69 .array/port v0x1ba6010, 69;
v0x1ba6010_70 .array/port v0x1ba6010, 70;
v0x1ba6010_71 .array/port v0x1ba6010, 71;
v0x1ba6010_72 .array/port v0x1ba6010, 72;
E_0x1b87eb0/18 .event anyedge, v0x1ba6010_69, v0x1ba6010_70, v0x1ba6010_71, v0x1ba6010_72;
v0x1ba6010_73 .array/port v0x1ba6010, 73;
v0x1ba6010_74 .array/port v0x1ba6010, 74;
v0x1ba6010_75 .array/port v0x1ba6010, 75;
v0x1ba6010_76 .array/port v0x1ba6010, 76;
E_0x1b87eb0/19 .event anyedge, v0x1ba6010_73, v0x1ba6010_74, v0x1ba6010_75, v0x1ba6010_76;
v0x1ba6010_77 .array/port v0x1ba6010, 77;
v0x1ba6010_78 .array/port v0x1ba6010, 78;
v0x1ba6010_79 .array/port v0x1ba6010, 79;
v0x1ba6010_80 .array/port v0x1ba6010, 80;
E_0x1b87eb0/20 .event anyedge, v0x1ba6010_77, v0x1ba6010_78, v0x1ba6010_79, v0x1ba6010_80;
v0x1ba6010_81 .array/port v0x1ba6010, 81;
v0x1ba6010_82 .array/port v0x1ba6010, 82;
v0x1ba6010_83 .array/port v0x1ba6010, 83;
v0x1ba6010_84 .array/port v0x1ba6010, 84;
E_0x1b87eb0/21 .event anyedge, v0x1ba6010_81, v0x1ba6010_82, v0x1ba6010_83, v0x1ba6010_84;
v0x1ba6010_85 .array/port v0x1ba6010, 85;
v0x1ba6010_86 .array/port v0x1ba6010, 86;
v0x1ba6010_87 .array/port v0x1ba6010, 87;
v0x1ba6010_88 .array/port v0x1ba6010, 88;
E_0x1b87eb0/22 .event anyedge, v0x1ba6010_85, v0x1ba6010_86, v0x1ba6010_87, v0x1ba6010_88;
v0x1ba6010_89 .array/port v0x1ba6010, 89;
v0x1ba6010_90 .array/port v0x1ba6010, 90;
v0x1ba6010_91 .array/port v0x1ba6010, 91;
v0x1ba6010_92 .array/port v0x1ba6010, 92;
E_0x1b87eb0/23 .event anyedge, v0x1ba6010_89, v0x1ba6010_90, v0x1ba6010_91, v0x1ba6010_92;
v0x1ba6010_93 .array/port v0x1ba6010, 93;
v0x1ba6010_94 .array/port v0x1ba6010, 94;
v0x1ba6010_95 .array/port v0x1ba6010, 95;
v0x1ba6010_96 .array/port v0x1ba6010, 96;
E_0x1b87eb0/24 .event anyedge, v0x1ba6010_93, v0x1ba6010_94, v0x1ba6010_95, v0x1ba6010_96;
v0x1ba6010_97 .array/port v0x1ba6010, 97;
v0x1ba6010_98 .array/port v0x1ba6010, 98;
v0x1ba6010_99 .array/port v0x1ba6010, 99;
v0x1ba6010_100 .array/port v0x1ba6010, 100;
E_0x1b87eb0/25 .event anyedge, v0x1ba6010_97, v0x1ba6010_98, v0x1ba6010_99, v0x1ba6010_100;
v0x1ba6010_101 .array/port v0x1ba6010, 101;
v0x1ba6010_102 .array/port v0x1ba6010, 102;
v0x1ba6010_103 .array/port v0x1ba6010, 103;
v0x1ba6010_104 .array/port v0x1ba6010, 104;
E_0x1b87eb0/26 .event anyedge, v0x1ba6010_101, v0x1ba6010_102, v0x1ba6010_103, v0x1ba6010_104;
v0x1ba6010_105 .array/port v0x1ba6010, 105;
v0x1ba6010_106 .array/port v0x1ba6010, 106;
v0x1ba6010_107 .array/port v0x1ba6010, 107;
v0x1ba6010_108 .array/port v0x1ba6010, 108;
E_0x1b87eb0/27 .event anyedge, v0x1ba6010_105, v0x1ba6010_106, v0x1ba6010_107, v0x1ba6010_108;
v0x1ba6010_109 .array/port v0x1ba6010, 109;
v0x1ba6010_110 .array/port v0x1ba6010, 110;
v0x1ba6010_111 .array/port v0x1ba6010, 111;
v0x1ba6010_112 .array/port v0x1ba6010, 112;
E_0x1b87eb0/28 .event anyedge, v0x1ba6010_109, v0x1ba6010_110, v0x1ba6010_111, v0x1ba6010_112;
v0x1ba6010_113 .array/port v0x1ba6010, 113;
v0x1ba6010_114 .array/port v0x1ba6010, 114;
v0x1ba6010_115 .array/port v0x1ba6010, 115;
v0x1ba6010_116 .array/port v0x1ba6010, 116;
E_0x1b87eb0/29 .event anyedge, v0x1ba6010_113, v0x1ba6010_114, v0x1ba6010_115, v0x1ba6010_116;
v0x1ba6010_117 .array/port v0x1ba6010, 117;
v0x1ba6010_118 .array/port v0x1ba6010, 118;
v0x1ba6010_119 .array/port v0x1ba6010, 119;
v0x1ba6010_120 .array/port v0x1ba6010, 120;
E_0x1b87eb0/30 .event anyedge, v0x1ba6010_117, v0x1ba6010_118, v0x1ba6010_119, v0x1ba6010_120;
v0x1ba6010_121 .array/port v0x1ba6010, 121;
v0x1ba6010_122 .array/port v0x1ba6010, 122;
v0x1ba6010_123 .array/port v0x1ba6010, 123;
v0x1ba6010_124 .array/port v0x1ba6010, 124;
E_0x1b87eb0/31 .event anyedge, v0x1ba6010_121, v0x1ba6010_122, v0x1ba6010_123, v0x1ba6010_124;
v0x1ba6010_125 .array/port v0x1ba6010, 125;
v0x1ba6010_126 .array/port v0x1ba6010, 126;
v0x1ba6010_127 .array/port v0x1ba6010, 127;
E_0x1b87eb0/32 .event anyedge, v0x1ba6010_125, v0x1ba6010_126, v0x1ba6010_127;
E_0x1b87eb0 .event/or E_0x1b87eb0/0, E_0x1b87eb0/1, E_0x1b87eb0/2, E_0x1b87eb0/3, E_0x1b87eb0/4, E_0x1b87eb0/5, E_0x1b87eb0/6, E_0x1b87eb0/7, E_0x1b87eb0/8, E_0x1b87eb0/9, E_0x1b87eb0/10, E_0x1b87eb0/11, E_0x1b87eb0/12, E_0x1b87eb0/13, E_0x1b87eb0/14, E_0x1b87eb0/15, E_0x1b87eb0/16, E_0x1b87eb0/17, E_0x1b87eb0/18, E_0x1b87eb0/19, E_0x1b87eb0/20, E_0x1b87eb0/21, E_0x1b87eb0/22, E_0x1b87eb0/23, E_0x1b87eb0/24, E_0x1b87eb0/25, E_0x1b87eb0/26, E_0x1b87eb0/27, E_0x1b87eb0/28, E_0x1b87eb0/29, E_0x1b87eb0/30, E_0x1b87eb0/31, E_0x1b87eb0/32;
S_0x1ba5a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1ba5300;
 .timescale 0 0;
v0x1ba5c50_0 .var/2s "i", 31 0;
S_0x1ba7b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1b80030;
 .timescale -12 -12;
E_0x1b881a0 .event anyedge, v0x1ba8920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba8920_0;
    %nor/r;
    %assign/vec4 v0x1ba8920_0, 0;
    %wait E_0x1b881a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ba30b0;
T_4 ;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba44b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4960_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ba4c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba44b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ba4410_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ba3660_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ba3320;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ba3b60;
    %join;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba44b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ba4410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba44b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ba4c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4960_0, 0;
    %wait E_0x1b249f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b417b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b417b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ba3b60;
    %join;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ba4410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba44b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ba4c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4960_0, 0;
    %wait E_0x1b249f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4580_0, 0;
    %wait E_0x1b417b0;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b417b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %wait E_0x1b417b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b417b0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ba3b60;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b41a00;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1ba4e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba4d90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ba4c00_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ba4410_0, 0;
    %assign/vec4 v0x1ba44b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1ba47d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1ba4960_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b315f0;
T_5 ;
    %wait E_0x1b42560;
    %load/vec4 v0x1ba2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1b379b0;
    %jmp t_0;
    .scope S_0x1b379b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b6f120_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1b6f120_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1b6f120_0;
    %store/vec4a v0x1ba24b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1b6f120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b6f120_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1b315f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ba2650_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ba29b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1ba2650_0;
    %load/vec4 v0x1ba28f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ba2650_0, 0;
T_5.5 ;
    %load/vec4 v0x1ba2e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba24b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1ba2dd0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba24b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ba24b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba24b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1ba2dd0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba24b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1ba2b50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ba24b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1ba2c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1ba2a70_0;
    %load/vec4 v0x1ba2dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ba2650_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ba5300;
T_6 ;
    %wait E_0x1b87eb0;
    %load/vec4 v0x1ba73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1ba7200_0;
    %load/vec4 v0x1ba5f70_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba6010, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1ba7310_0, 0, 1;
    %load/vec4 v0x1ba5f70_0;
    %store/vec4 v0x1ba70d0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba7310_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ba70d0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ba5300;
T_7 ;
    %wait E_0x1b42560;
    %load/vec4 v0x1ba5d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ba5f70_0, 0;
    %fork t_3, S_0x1ba5a50;
    %jmp t_2;
    .scope S_0x1ba5a50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ba5c50_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1ba5c50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1ba5c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ba6010, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba5c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ba5c50_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1ba5300;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1ba7870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1ba7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba6010, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba6010, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %pad/u 1;
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ba6010, 4, 5;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba6010, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ba6010, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %subi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %pad/u 1;
    %load/vec4 v0x1ba7670_0;
    %load/vec4 v0x1ba74c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ba6010, 4, 5;
T_7.8 ;
    %load/vec4 v0x1ba7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1ba74c0_0;
    %assign/vec4 v0x1ba5f70_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1ba5f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1ba7780_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1ba5f70_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b80030;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba8920_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1b80030;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba8370_0;
    %inv;
    %store/vec4 v0x1ba8370_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1b80030;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ba4270_0, v0x1ba8b90_0, v0x1ba8370_0, v0x1ba82d0_0, v0x1ba87e0_0, v0x1ba8600_0, v0x1ba8ef0_0, v0x1ba8e50_0, v0x1ba8cf0_0, v0x1ba8c30_0, v0x1ba8d90_0, v0x1ba8740_0, v0x1ba86a0_0, v0x1ba8560_0, v0x1ba8410_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1b80030;
T_11 ;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1b80030;
T_12 ;
    %wait E_0x1b41a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba8880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
    %load/vec4 v0x1ba89e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba8880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1ba8740_0;
    %load/vec4 v0x1ba8740_0;
    %load/vec4 v0x1ba86a0_0;
    %xor;
    %load/vec4 v0x1ba8740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1ba8560_0;
    %load/vec4 v0x1ba8560_0;
    %load/vec4 v0x1ba8410_0;
    %xor;
    %load/vec4 v0x1ba8560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1ba8880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba8880_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/gshare/iter1/response0/top_module.sv";
