# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs_valid

.latch        n78 Memory[0][0]  2
.latch        n83 Memory[0][1]  2
.latch        n88 Memory[0][2]  2
.latch        n93 Memory[0][3]  2
.latch        n98 Memory[0][4]  2
.latch       n103 Memory[0][5]  2
.latch       n108 Memory[0][6]  2
.latch       n113 Memory[0][7]  2
.latch       n118 Memory[0][8]  2
.latch       n123 Memory[0][9]  2
.latch       n128 Memory[0][10]  2
.latch       n133 Memory[0][11]  2
.latch       n138 Memory[0][12]  2
.latch       n143 Memory[0][13]  2
.latch       n148 Memory[0][14]  2
.latch       n153 Memory[0][15]  2
.latch       n158 Memory[1][0]  2
.latch       n163 Memory[1][1]  2
.latch       n168 Memory[1][2]  2
.latch       n173 Memory[1][3]  2
.latch       n178 Memory[1][4]  2
.latch       n183 Memory[1][5]  2
.latch       n188 Memory[1][6]  2
.latch       n193 Memory[1][7]  2
.latch       n198 Memory[1][8]  2
.latch       n203 Memory[1][9]  2
.latch       n208 Memory[1][10]  2
.latch       n213 Memory[1][11]  2
.latch       n218 Memory[1][12]  2
.latch       n223 Memory[1][13]  2
.latch       n228 Memory[1][14]  2
.latch       n233 Memory[1][15]  2
.latch       n238 control.valid_reg[0]  2
.latch       n243 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n142
10 1
.names ins[0] ins_ready new_n143_1
11 1
.names new_n142 new_n143_1 n78
00 0
.names Memory[0][1] ins_ready new_n145
10 1
.names ins[1] ins_ready new_n146
11 1
.names new_n145 new_n146 n83
00 0
.names Memory[0][2] ins_ready new_n148_1
10 1
.names ins[2] ins_ready new_n149
11 1
.names new_n148_1 new_n149 n88
00 0
.names Memory[0][3] ins_ready new_n151
10 1
.names ins[3] ins_ready new_n152
11 1
.names new_n151 new_n152 n93
00 0
.names Memory[0][4] ins_ready new_n154
10 1
.names ins[4] ins_ready new_n155
11 1
.names new_n154 new_n155 n98
00 0
.names Memory[0][5] ins_ready new_n157
10 1
.names ins[5] ins_ready new_n158_1
11 1
.names new_n157 new_n158_1 n103
00 0
.names Memory[0][6] ins_ready new_n160
10 1
.names ins[6] ins_ready new_n161
11 1
.names new_n160 new_n161 n108
00 0
.names Memory[0][7] ins_ready new_n163_1
10 1
.names ins[7] ins_ready new_n164
11 1
.names new_n163_1 new_n164 n113
00 0
.names Memory[0][8] ins_ready new_n166
10 1
.names ins[8] ins_ready new_n167
11 1
.names new_n166 new_n167 n118
00 0
.names Memory[0][9] ins_ready new_n169
10 1
.names ins[9] ins_ready new_n170
11 1
.names new_n169 new_n170 n123
00 0
.names Memory[0][10] ins_ready new_n172
10 1
.names ins[10] ins_ready new_n173_1
11 1
.names new_n172 new_n173_1 n128
00 0
.names Memory[0][11] ins_ready new_n175
10 1
.names ins[11] ins_ready new_n176
11 1
.names new_n175 new_n176 n133
00 0
.names Memory[0][12] ins_ready new_n178_1
10 1
.names ins[12] ins_ready new_n179
11 1
.names new_n178_1 new_n179 n138
00 0
.names Memory[0][13] ins_ready new_n181
10 1
.names ins[13] ins_ready new_n182
11 1
.names new_n181 new_n182 n143
00 0
.names Memory[0][14] ins_ready new_n184
10 1
.names ins[14] ins_ready new_n185
11 1
.names new_n184 new_n185 n148
00 0
.names Memory[0][15] ins_ready new_n187
10 1
.names ins[15] ins_ready new_n188_1
11 1
.names new_n187 new_n188_1 n153
00 0
.names Memory[1][0] ins_ready new_n190
10 1
.names Memory[0][0] ins_ready new_n191
11 1
.names new_n190 new_n191 n158
00 0
.names Memory[1][1] ins_ready new_n193_1
10 1
.names Memory[0][1] ins_ready new_n194
11 1
.names new_n193_1 new_n194 n163
00 0
.names Memory[1][2] ins_ready new_n196
10 1
.names Memory[0][2] ins_ready new_n197
11 1
.names new_n196 new_n197 n168
00 0
.names Memory[1][3] ins_ready new_n199
10 1
.names Memory[0][3] ins_ready new_n200
11 1
.names new_n199 new_n200 n173
00 0
.names Memory[1][4] ins_ready new_n202
10 1
.names Memory[0][4] ins_ready new_n203_1
11 1
.names new_n202 new_n203_1 n178
00 0
.names Memory[1][5] ins_ready new_n205
10 1
.names Memory[0][5] ins_ready new_n206
11 1
.names new_n205 new_n206 n183
00 0
.names Memory[1][6] ins_ready new_n208_1
10 1
.names Memory[0][6] ins_ready new_n209
11 1
.names new_n208_1 new_n209 n188
00 0
.names Memory[1][7] ins_ready new_n211
10 1
.names Memory[0][7] ins_ready new_n212
11 1
.names new_n211 new_n212 n193
00 0
.names Memory[1][8] ins_ready new_n214
10 1
.names Memory[0][8] ins_ready new_n215
11 1
.names new_n214 new_n215 n198
00 0
.names Memory[1][9] ins_ready new_n217
10 1
.names Memory[0][9] ins_ready new_n218_1
11 1
.names new_n217 new_n218_1 n203
00 0
.names Memory[1][10] ins_ready new_n220
10 1
.names Memory[0][10] ins_ready new_n221
11 1
.names new_n220 new_n221 n208
00 0
.names Memory[1][11] ins_ready new_n223_1
10 1
.names Memory[0][11] ins_ready new_n224
11 1
.names new_n223_1 new_n224 n213
00 0
.names Memory[1][12] ins_ready new_n226
10 1
.names Memory[0][12] ins_ready new_n227
11 1
.names new_n226 new_n227 n218
00 0
.names Memory[1][13] ins_ready new_n229
10 1
.names Memory[0][13] ins_ready new_n230
11 1
.names new_n229 new_n230 n223
00 0
.names Memory[1][14] ins_ready new_n232
10 1
.names Memory[0][14] ins_ready new_n233_1
11 1
.names new_n232 new_n233_1 n228
00 0
.names Memory[1][15] ins_ready new_n235
10 1
.names Memory[0][15] ins_ready new_n236
11 1
.names new_n235 new_n236 n233
00 0
.names control.valid_reg[0] ins_ready new_n238_1
10 1
.names ins_valid ins_ready new_n239
11 1
.names new_n238_1 new_n239 new_n240
00 1
.names rst new_n240 n238
00 1
.names control.valid_reg[0] ins_ready new_n242
01 1
.names rst new_n242 n243
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names Memory[1][10] outs[10]
1 1
.names Memory[1][11] outs[11]
1 1
.names Memory[1][12] outs[12]
1 1
.names Memory[1][13] outs[13]
1 1
.names Memory[1][14] outs[14]
1 1
.names Memory[1][15] outs[15]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
