###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:45:35 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin A6/A2/\rd_ptr_reg[2] /CK 
Endpoint:   A6/A2/\rd_ptr_reg[2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si3                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.692
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | test_si3 ^ |           | 0.000 |       |   0.000 |   -0.065 | 
     | A6/A2/FE_PHC0_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.347 |   0.347 |    0.283 | 
     | A6/A2/FE_PHC1_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.048 | 0.345 |   0.692 |    0.628 | 
     | A6/A2/\rd_ptr_reg[2]   | SI ^       | SDFFRQX2M | 0.048 | 0.000 |   0.692 |    0.628 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.065 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.078 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.093 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.137 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.197 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.033 | 0.057 |   0.189 |    0.254 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.247 |    0.311 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.310 |    0.375 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.367 |    0.431 | 
     | scan_clk__L9_I0      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.390 |    0.455 | 
     | scan_clk__L10_I0     | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.405 |    0.470 | 
     | b3/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.475 |    0.539 | 
     | tx_clock__L1_I0      | A ^ -> Y ^ | BUFX8M     | 0.043 | 0.052 |   0.527 |    0.592 | 
     | tx_clock__L2_I0      | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.551 |    0.615 | 
     | tx_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.038 | 0.030 |   0.581 |    0.645 | 
     | A6/A2/\rd_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.040 | 0.007 |   0.588 |    0.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin A5/\reg_sync_bus_reg[0] /CK 
Endpoint:   A5/\reg_sync_bus_reg[0] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si2                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.573
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.612
  Arrival Time                  0.703
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | test_si2 ^ |           | 0.000 |       |   0.000 |   -0.091 | 
     | A5/FE_PHC2_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.355 |   0.355 |    0.264 | 
     | A5/FE_PHC3_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.348 |   0.703 |    0.612 | 
     | A5/\reg_sync_bus_reg[0] | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.703 |    0.612 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.091 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.104 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.119 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.163 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.223 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.340 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.390 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.473 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.523 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.579 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.610 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.046 |   0.566 |    0.657 | 
     | A5/\reg_sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.056 | 0.007 |   0.573 |    0.663 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.714
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.253 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.600 | 
     | A6/A3/\sync_reg_reg[2][1] | RN ^        | SDFFRQX2M | 0.555 | 0.009 |   0.714 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.134 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.178 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.297 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.355 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.405 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.488 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.538 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.594 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.625 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.668 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.675 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.716
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.251 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.597 | 
     | A6/A3/\sync_reg_reg[2][0] | RN ^        | SDFFRQX2M | 0.555 | 0.011 |   0.716 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.240 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.300 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.357 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.407 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.491 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.541 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.597 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.628 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.670 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.678 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.718
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.249 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.596 | 
     | A6/A3/\sync_reg_reg[1][1] | RN ^        | SDFFRQX2M | 0.555 | 0.013 |   0.718 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.123 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.138 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.182 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.242 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.301 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.359 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.409 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.492 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.542 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.598 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.629 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.672 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.679 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.724
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.116 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.243 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.590 | 
     | A6/A3/\sync_reg_reg[3][0] | RN ^        | SDFFRQX2M | 0.555 | 0.018 |   0.724 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.129 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.144 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.188 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.247 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.307 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.364 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.414 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.498 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.548 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.604 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.635 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.677 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.685 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.724
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.116 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.243 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.590 | 
     | A6/A3/\sync_reg_reg[3][1] | RN ^        | SDFFRQX2M | 0.555 | 0.018 |   0.724 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.129 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.144 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.072 |    0.188 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.247 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.307 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.364 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.414 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.498 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.548 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.604 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.635 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.677 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.685 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.725
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.117 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.242 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.588 | 
     | A6/A3/\sync_reg_reg[1][0] | RN ^        | SDFFRQX2M | 0.555 | 0.020 |   0.725 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.131 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.146 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.190 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.249 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.366 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.500 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.550 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.606 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.637 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.679 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.686 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.726
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.118 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.241 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.588 | 
     | A6/A3/\sync_reg_reg[0][0] | RN ^        | SDFFRQX2M | 0.555 | 0.021 |   0.726 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.131 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.147 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.190 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.250 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.367 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.417 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.550 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.607 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.637 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.680 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.008 |   0.569 |    0.687 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.608
  Arrival Time                  0.728
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.120 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.239 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.585 | 
     | A6/A3/\sync_reg_reg[0][1] | RN ^        | SDFFRQX2M | 0.556 | 0.022 |   0.728 |    0.608 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.134 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.149 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.193 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.252 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.311 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.369 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.419 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.503 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.553 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.609 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.639 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.682 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.007 |   0.569 |    0.689 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin A6/A1/\memory_reg[5][6] /CK 
Endpoint:   A6/A1/\memory_reg[5][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.735
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.121 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.238 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.585 | 
     | A6/A1/\memory_reg[5][6] | RN ^        | SDFFRQX2M | 0.557 | 0.030 |   0.735 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.134 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.150 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.193 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.312 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.370 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.420 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.504 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.553 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.610 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.640 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.683 | 
     | A6/A1/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.696 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin A6/A1/\memory_reg[5][7] /CK 
Endpoint:   A6/A1/\memory_reg[5][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.736
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.121 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.238 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.584 | 
     | A6/A1/\memory_reg[5][7] | RN ^        | SDFFRQX2M | 0.557 | 0.030 |   0.736 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.135 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.150 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.194 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.253 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.370 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.420 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.504 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.554 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.610 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.641 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.683 | 
     | A6/A1/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.697 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin A6/A1/\memory_reg[4][6] /CK 
Endpoint:   A6/A1/\memory_reg[4][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.736
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.237 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.584 | 
     | A6/A1/\memory_reg[4][6] | RN ^        | SDFFRQX2M | 0.557 | 0.031 |   0.736 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.135 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.150 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.194 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.420 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.504 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.554 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.610 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.641 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.683 | 
     | A6/A1/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.697 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin A6/A1/\memory_reg[5][5] /CK 
Endpoint:   A6/A1/\memory_reg[5][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.736
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.237 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.584 | 
     | A6/A1/\memory_reg[5][5] | RN ^        | SDFFRQX2M | 0.557 | 0.030 |   0.736 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.135 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.150 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.194 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.504 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.554 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.610 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.641 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.697 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin A6/A1/\memory_reg[7][6] /CK 
Endpoint:   A6/A1/\memory_reg[7][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.737
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.237 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.583 | 
     | A6/A1/\memory_reg[7][6] | RN ^        | SDFFRQX2M | 0.557 | 0.031 |   0.737 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.136 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.151 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.195 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.505 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.555 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.611 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin A6/A1/\memory_reg[6][7] /CK 
Endpoint:   A6/A1/\memory_reg[6][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.737
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.237 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.583 | 
     | A6/A1/\memory_reg[6][7] | RN ^        | SDFFRQX2M | 0.557 | 0.032 |   0.737 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.136 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.151 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.195 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.505 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.555 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.611 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin A6/A1/\memory_reg[7][7] /CK 
Endpoint:   A6/A1/\memory_reg[7][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.737
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.237 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.583 | 
     | A6/A1/\memory_reg[7][7] | RN ^        | SDFFRQX2M | 0.557 | 0.032 |   0.737 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.136 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.151 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.195 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.505 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.555 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.611 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin A6/A1/\memory_reg[6][5] /CK 
Endpoint:   A6/A1/\memory_reg[6][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.737
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.236 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.583 | 
     | A6/A1/\memory_reg[6][5] | RN ^        | SDFFRQX2M | 0.557 | 0.032 |   0.737 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.136 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.151 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.195 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.505 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.555 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.611 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin A6/A1/\memory_reg[6][6] /CK 
Endpoint:   A6/A1/\memory_reg[6][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.737
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.122 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.236 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.583 | 
     | A6/A1/\memory_reg[6][6] | RN ^        | SDFFRQX2M | 0.557 | 0.032 |   0.737 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.136 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.151 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.195 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.254 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.371 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.421 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.505 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.555 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.611 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.684 | 
     | A6/A1/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin A6/A1/\memory_reg[4][5] /CK 
Endpoint:   A6/A1/\memory_reg[4][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.737
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.123 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.236 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.582 | 
     | A6/A1/\memory_reg[4][5] | RN ^        | SDFFRQX2M | 0.557 | 0.032 |   0.737 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.123 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.137 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.152 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.196 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.255 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.315 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.372 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.422 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.506 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.556 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.612 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.642 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.685 | 
     | A6/A1/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.575 |    0.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin A6/A1/\memory_reg[7][5] /CK 
Endpoint:   A6/A1/\memory_reg[7][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.738
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.124 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.235 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.582 | 
     | A6/A1/\memory_reg[7][5] | RN ^        | SDFFRQX2M | 0.557 | 0.033 |   0.738 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.124 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.137 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.153 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.196 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.256 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.315 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.373 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.423 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.507 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.556 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.612 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.643 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.686 | 
     | A6/A1/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.699 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin A6/A1/\memory_reg[7][0] /CK 
Endpoint:   A6/A1/\memory_reg[7][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.568
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.607
  Arrival Time                  0.731
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.124 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.235 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.581 | 
     | A6/A1/\memory_reg[7][0] | RN ^        | SDFFRQX2M | 0.556 | 0.026 |   0.731 |    0.607 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.124 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.138 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.153 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.197 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.256 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.316 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.373 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.423 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.507 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.557 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.613 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.644 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.686 | 
     | A6/A1/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.052 | 0.006 |   0.568 |    0.692 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin A6/A1/\memory_reg[4][4] /CK 
Endpoint:   A6/A1/\memory_reg[4][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.739
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.125 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.234 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.581 | 
     | A6/A1/\memory_reg[4][4] | RN ^        | SDFFRQX2M | 0.557 | 0.034 |   0.739 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.138 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.154 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.197 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.257 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.316 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.424 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.508 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.557 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.614 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.644 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.687 | 
     | A6/A1/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin A6/A1/\memory_reg[5][0] /CK 
Endpoint:   A6/A1/\memory_reg[5][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.568
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.606
  Arrival Time                  0.731
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.125 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.234 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.581 | 
     | A6/A1/\memory_reg[5][0] | RN ^        | SDFFRQX2M | 0.556 | 0.026 |   0.731 |    0.606 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.138 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.154 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.197 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.257 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.316 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.424 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.508 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.557 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.614 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.644 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.687 | 
     | A6/A1/\memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.052 | 0.006 |   0.568 |    0.692 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin A7/\stages_reg[0] /CK 
Endpoint:   A7/\stages_reg[0] /RN (^) checked with  leading edge of 'uart_clk'
Beginpoint: RST_N                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.716
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  0.867
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | RST_N ^     |           | 0.036 |       |   0.013 |   -0.112 | 
     | b6/FE_PHC9_RST_N  | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.245 | 
     | b6/FE_PHC10_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.605 | 
     | b6/U1             | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.742 | 
     | A7/\stages_reg[0] | RN ^        | SDFFRQX2M | 0.165 | 0.001 |   0.867 |    0.742 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.264 |       |   0.138 |    0.264 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.043 | 0.022 |   0.161 |    0.286 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.019 | 0.020 |   0.181 |    0.306 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.041 | 0.061 |   0.242 |    0.367 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.269 |    0.394 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.029 | 0.061 |   0.331 |    0.456 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.400 |    0.525 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.473 |    0.599 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.544 |    0.670 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.620 |    0.745 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.685 |    0.810 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.713 |    0.838 | 
     | A7/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.716 |    0.841 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin A6/A1/\memory_reg[6][4] /CK 
Endpoint:   A6/A1/\memory_reg[6][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.739
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.125 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.234 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.580 | 
     | A6/A1/\memory_reg[6][4] | RN ^        | SDFFRQX2M | 0.556 | 0.034 |   0.739 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.139 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.154 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.198 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.257 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.424 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.508 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.558 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.614 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.645 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.687 | 
     | A6/A1/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin A6/A1/\memory_reg[7][4] /CK 
Endpoint:   A6/A1/\memory_reg[7][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.739
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.125 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.234 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.580 | 
     | A6/A1/\memory_reg[7][4] | RN ^        | SDFFRQX2M | 0.557 | 0.034 |   0.739 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.139 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.154 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.198 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.257 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.424 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.508 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.558 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.614 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.645 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.687 | 
     | A6/A1/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.056 | 0.013 |   0.575 |    0.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin A6/A1/\memory_reg[4][7] /CK 
Endpoint:   A6/A1/\memory_reg[4][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.568
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.607
  Arrival Time                  0.733
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.126 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.233 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.580 | 
     | A6/A1/\memory_reg[4][7] | RN ^        | SDFFRQX2M | 0.556 | 0.027 |   0.733 |    0.607 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.139 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.154 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.198 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.258 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.375 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.424 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.508 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.558 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.614 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.645 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.688 | 
     | A6/A1/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.052 | 0.006 |   0.568 |    0.694 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin A6/A1/\memory_reg[5][4] /CK 
Endpoint:   A6/A1/\memory_reg[5][4] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.740
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.126 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.233 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.580 | 
     | A6/A1/\memory_reg[5][4] | RN ^        | SDFFRQX2M | 0.556 | 0.035 |   0.740 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.139 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.155 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.198 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.258 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.317 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.375 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.425 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.509 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.558 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.615 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.645 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.688 | 
     | A6/A1/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin A6/A1/\memory_reg[7][3] /CK 
Endpoint:   A6/A1/\memory_reg[7][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.739
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.126 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.579 | 
     | A6/A1/\memory_reg[7][3] | RN ^        | SDFFRQX2M | 0.556 | 0.034 |   0.739 |    0.613 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.140 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.155 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.199 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.258 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.375 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.425 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.509 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.559 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.615 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.646 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.688 | 
     | A6/A1/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.056 | 0.012 |   0.574 |    0.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin A6/A1/\memory_reg[6][3] /CK 
Endpoint:   A6/A1/\memory_reg[6][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.741
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.579 | 
     | A6/A1/\memory_reg[6][3] | RN ^        | SDFFRQX2M | 0.556 | 0.036 |   0.741 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.140 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.199 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.559 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.615 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.646 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[6][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.575 |    0.702 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin A6/A1/\memory_reg[5][3] /CK 
Endpoint:   A6/A1/\memory_reg[5][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.575
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.614
  Arrival Time                  0.741
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.579 | 
     | A6/A1/\memory_reg[5][3] | RN ^        | SDFFRQX2M | 0.556 | 0.036 |   0.741 |    0.614 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.140 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.199 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.559 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.646 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.013 |   0.575 |    0.702 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin A6/A1/\memory_reg[7][2] /CK 
Endpoint:   A6/A1/\memory_reg[7][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.573
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.612
  Arrival Time                  0.739
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[7][2] | RN ^        | SDFFRQX2M | 0.556 | 0.034 |   0.739 |    0.612 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.140 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.199 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.318 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.646 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[7][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.012 |   0.573 |    0.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin A6/A1/\memory_reg[4][3] /CK 
Endpoint:   A6/A1/\memory_reg[4][3] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.742
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[4][3] | RN ^        | SDFFRQX2M | 0.556 | 0.036 |   0.742 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.141 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.200 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.319 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[4][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.703 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin A6/A1/\memory_reg[5][2] /CK 
Endpoint:   A6/A1/\memory_reg[5][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.740
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.232 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[5][2] | RN ^        | SDFFRQX2M | 0.556 | 0.035 |   0.740 |    0.613 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.141 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.200 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.319 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.012 |   0.574 |    0.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin A6/A1/\memory_reg[6][2] /CK 
Endpoint:   A6/A1/\memory_reg[6][2] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.574
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.613
  Arrival Time                  0.740
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.231 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[6][2] | RN ^        | SDFFRQX2M | 0.556 | 0.035 |   0.740 |    0.613 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.141 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.200 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.319 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[6][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.012 |   0.574 |    0.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin A6/A1/\memory_reg[3][6] /CK 
Endpoint:   A6/A1/\memory_reg[3][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.742
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.127 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.231 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[3][6] | RN ^        | SDFFRQX2M | 0.556 | 0.037 |   0.742 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.141 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.200 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.319 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[3][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.703 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin A6/A1/\memory_reg[3][5] /CK 
Endpoint:   A6/A1/\memory_reg[3][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.576
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.615
  Arrival Time                  0.742
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.128 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.231 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.578 | 
     | A6/A1/\memory_reg[3][5] | RN ^        | SDFFRQX2M | 0.556 | 0.037 |   0.742 |    0.615 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.141 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.156 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.200 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.259 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.319 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.426 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.560 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.616 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.689 | 
     | A6/A1/\memory_reg[3][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.014 |   0.576 |    0.703 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin A6/A1/\memory_reg[6][1] /CK 
Endpoint:   A6/A1/\memory_reg[6][1] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.573
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.612
  Arrival Time                  0.740
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.128 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.231 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.577 | 
     | A6/A1/\memory_reg[6][1] | RN ^        | SDFFRQX2M | 0.556 | 0.034 |   0.740 |    0.612 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.142 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.157 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.201 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.260 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.320 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.377 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.511 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.561 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.617 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.647 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.690 | 
     | A6/A1/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.011 |   0.573 |    0.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /RN (^) checked with  leading edge of 'uart_clk'
Beginpoint: RST_N                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.716
+ Hold                         -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.867
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | RST_N ^     |           | 0.036 |       |   0.013 |   -0.116 | 
     | b6/FE_PHC9_RST_N  | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.241 | 
     | b6/FE_PHC10_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.601 | 
     | b6/U1             | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.738 | 
     | A7/\stages_reg[1] | RN ^        | SDFFRQX1M | 0.165 | 0.000 |   0.867 |    0.738 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.264 |       |   0.138 |    0.267 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.043 | 0.022 |   0.161 |    0.290 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.019 | 0.020 |   0.181 |    0.310 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.041 | 0.061 |   0.242 |    0.371 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.269 |    0.398 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.029 | 0.061 |   0.330 |    0.459 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.400 |    0.529 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.473 |    0.602 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.544 |    0.673 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.620 |    0.749 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.685 |    0.814 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.713 |    0.842 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.003 |   0.716 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin A6/A1/\memory_reg[6][0] /CK 
Endpoint:   A6/A1/\memory_reg[6][0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.570
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.609
  Arrival Time                  0.740
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.130 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.228 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.555 | 0.347 |   0.705 |    0.575 | 
     | A6/A1/\memory_reg[6][0] | RN ^        | SDFFRQX2M | 0.556 | 0.034 |   0.740 |    0.609 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.130 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.144 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.159 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.203 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.262 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.322 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.379 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.429 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.513 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.563 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.619 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.650 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.692 | 
     | A6/A1/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.008 |   0.570 |    0.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin A4/\stages_reg[0] /CK 
Endpoint:   A4/\stages_reg[0] /RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.578
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.605
  Arrival Time                  0.860
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.255 | 
     | b6/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.058 | 0.348 |   0.348 |    0.093 | 
     | b6/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.364 |   0.711 |    0.456 | 
     | b6/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.166 | 0.147 |   0.859 |    0.604 | 
     | A4/\stages_reg[0]   | RN ^        | SDFFRQX2M | 0.166 | 0.002 |   0.860 |    0.605 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.255 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.269 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.284 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.328 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.387 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.447 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.504 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.554 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.638 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.688 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.744 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.774 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.817 | 
     | A4/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.057 | 0.016 |   0.578 |    0.833 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.578
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.605
  Arrival Time                  0.860
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.255 | 
     | b6/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.058 | 0.348 |   0.348 |    0.092 | 
     | b6/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.364 |   0.711 |    0.456 | 
     | b6/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.166 | 0.147 |   0.859 |    0.603 | 
     | A4/\stages_reg[1]   | RN ^        | SDFFRQX2M | 0.166 | 0.002 |   0.860 |    0.605 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.255 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.013 |    0.269 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.284 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.044 |   0.073 |    0.328 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.059 |   0.132 |    0.387 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.060 |   0.191 |    0.447 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.249 |    0.504 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.050 |   0.299 |    0.554 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.049 | 0.084 |   0.383 |    0.638 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.034 | 0.050 |   0.433 |    0.688 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.056 |   0.489 |    0.744 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.031 |   0.519 |    0.775 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.049 | 0.042 |   0.562 |    0.817 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.057 | 0.016 |   0.578 |    0.833 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/SN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.569
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  1.004
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.286 | 
     | b5/FE_PHC5_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.061 | 0.349 |   0.349 |    0.063 | 
     | b5/FE_PHC8_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.081 | 0.369 |   0.718 |    0.432 | 
     | b5/U1                | B1 ^ -> Y ^ | AO2B2X4M  | 0.409 | 0.271 |   0.989 |    0.703 | 
     | A10/odd_edge_tog_reg | SN ^        | SDFFSQX2M | 0.409 | 0.016 |   1.004 |    0.719 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.286 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.299 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.015 | 0.015 |   0.029 |    0.315 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.043 | 0.066 |   0.095 |    0.381 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.029 | 0.027 |   0.122 |    0.408 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.029 | 0.062 |   0.184 |    0.469 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.036 | 0.069 |   0.253 |    0.539 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.073 |   0.326 |    0.612 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.034 | 0.071 |   0.398 |    0.683 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.075 |   0.473 |    0.759 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.538 |    0.824 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.566 |    0.852 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.026 | 0.003 |   0.569 |    0.855 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.787
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.180
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.347 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.011 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.370 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.507 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.565 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.818 | 
     | A6/A4/\sync_reg_reg[3][1] | RN ^        | SDFFRQX2M | 0.408 | 0.003 |   1.180 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.498 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.521 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.541 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.602 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.629 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.690 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.774 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.837 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.858 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.923 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.923 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.967 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.035 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.087 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.110 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.140 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.787 |    1.146 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][0] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.182
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.348 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.009 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.369 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.506 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.563 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.816 | 
     | A6/A4/\sync_reg_reg[2][0] | RN ^        | SDFFRQX2M | 0.408 | 0.004 |   1.182 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.500 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.522 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.542 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.603 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.630 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.692 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.776 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.839 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.860 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.925 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.925 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.968 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.036 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.088 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.112 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.142 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    1.148 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.182
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.349 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.008 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.368 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.505 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.563 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.816 | 
     | A6/A4/\sync_reg_reg[1][1] | RN ^        | SDFFRQX2M | 0.408 | 0.005 |   1.182 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.500 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.523 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.543 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.604 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.631 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.692 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.776 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.839 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.860 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.925 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.925 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.969 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.037 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.089 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.113 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.142 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    1.148 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.186
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.352 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.005 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.365 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.502 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.559 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.812 | 
     | A6/A4/\sync_reg_reg[2][1] | RN ^        | SDFFRQX2M | 0.408 | 0.008 |   1.186 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.504 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.526 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.546 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.607 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.634 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.696 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.780 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.843 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.864 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.929 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.929 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.972 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.040 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.092 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.116 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.146 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.040 | 0.006 |   0.786 |    1.152 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.186
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.353 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.004 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.364 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.501 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.559 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.812 | 
     | A6/A4/\sync_reg_reg[0][1] | RN ^        | SDFFRQX2M | 0.408 | 0.008 |   1.186 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.504 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.527 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.547 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.608 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.635 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.696 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.780 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.843 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.864 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.929 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.929 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.973 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.041 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.093 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.117 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.146 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.039 | 0.005 |   0.786 |    1.152 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][0] /RN (^) checked with  leading edge of 'rx_
clk'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.786
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.820
  Arrival Time                  1.186
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.013
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^     |           | 0.036 |       |   0.013 |   -0.353 | 
     | b6/FE_PHC9_RST_N          | A ^ -> Y ^  | DLY4X1M   | 0.067 | 0.357 |   0.370 |    0.004 | 
     | b6/FE_PHC10_RST_N         | A ^ -> Y ^  | DLY4X1M   | 0.068 | 0.360 |   0.730 |    0.364 | 
     | b6/U1                     | A0 ^ -> Y ^ | AO2B2X2M  | 0.165 | 0.137 |   0.867 |    0.501 | 
     | A7/U6                     | B ^ -> Y ^  | AND2X2M   | 0.030 | 0.058 |   0.925 |    0.559 | 
     | b5/U1                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.408 | 0.253 |   1.178 |    0.812 | 
     | A6/A4/\sync_reg_reg[0][0] | RN ^        | SDFFRQX2M | 0.408 | 0.008 |   1.186 |    0.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time            0.138
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.264 |       |   0.138 |    0.505 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.043 | 0.022 |   0.161 |    0.527 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.019 | 0.020 |   0.181 |    0.547 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.041 | 0.061 |   0.242 |    0.608 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.029 | 0.027 |   0.269 |    0.635 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.029 | 0.061 |   0.330 |    0.697 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.055 | 0.084 |   0.414 |    0.780 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.063 |   0.477 |    0.843 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.014 | 0.021 |   0.499 |    0.865 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.563 |    0.930 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.563 |    0.930 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.027 | 0.043 |   0.607 |    0.973 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.068 |   0.675 |    1.041 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.052 |   0.727 |    1.093 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.751 |    1.117 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.038 | 0.030 |   0.781 |    1.147 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^        | SDFFRQX2M            | 0.039 | 0.005 |   0.786 |    1.152 | 
     +-----------------------------------------------------------------------------------------------------+ 

