[dumpfile] "/home/sumanth/Documents/testing_riscV/Nmigen-based-RV32IM-master/RV32IM/test.vcd"
[dumpfile_size] 146609
[treeopen] top.
@22
top.Wrapper1.IF.Pc[9:0]
top.Wrapper1.out[31:0]
top.Wrapper1.ID.instruction[31:0]
top.Wrapper1.ID.s1[4:0]
top.Wrapper1.ID.s2[4:0]
top.Wrapper1.ifload
top.Wrapper1.s1_data_in[31:0]
top.Wrapper1.ID.s2_data_in[31:0]
top.Wrapper1.ID.s1data_out[31:0]
top.Wrapper1.s2data_out[31:0]
top.Wrapper1.ID.instruction_type[2:0]
top.Wrapper1.ID.it3[6:0]
top.Wrapper1.ID.it2[9:0]
top.Wrapper1.ID.it1[10:0]
top.Wrapper1.des[4:0]
top.Wrapper1.signextended_immediate[31:0]
top.Wrapper1.ALU.reg_addr_in[4:0]
top.Wrapper1.reg_addr_out$1[4:0]
top.Wrapper1.ALU.data_to_mem[31:0]
top.Wrapper1.ALU.inst_type_out[2:0]
top.Wrapper1.ALU.inst_type1_out[10:0]
top.Wrapper1.ALU.inst_type2_out[9:0]
top.Wrapper1.ALU.inst_type3_out[6:0]
top.Wrapper1.Ra[31:0]
top.Wrapper1.ALU.Rb[31:0]
top.Wrapper1.result[31:0]
top.Wrapper1.inst_type[2:0]
top.Wrapper1.ALU.inst_type1[10:0]
top.Wrapper1.ALU.inst_type2[9:0]
top.Wrapper1.ALU.immediate[31:0]
top.Wrapper1.ALU.branching
top.Wrapper1.ALU.inst_type3[6:0]
top.Wrapper1.load[1:0]
top.Wrapper1.memory.addr[9:0]
top.Wrapper1.write[1:0]
top.Wrapper1.memory.data_in[31:0]
top.Wrapper1.memory.data_out[31:0]
top.Wrapper1.load_Rs1_addr[4:0]
top.Wrapper1.reg_file.load_Rs2_addr[4:0]
top.Wrapper1.write$1
top.Wrapper1.reg_file.write_addr[4:0]
top.Wrapper1.reg_file.write_data[31:0]
top.Wrapper1.write_Rs1_data[31:0]
top.Wrapper1.reg_file.write_Rs2_data[31:0]
