// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lbus_fifo_write_HH_
#define _lbus_fifo_write_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct lbus_fifo_write : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<128> > lbus_0_data_V;
    sc_in< sc_lv<128> > lbus_1_data_V;
    sc_in< sc_lv<128> > lbus_2_data_V;
    sc_in< sc_lv<128> > lbus_3_data_V;
    sc_in< sc_lv<1> > lbus_0_ena_V;
    sc_in< sc_lv<1> > lbus_1_ena_V;
    sc_in< sc_lv<1> > lbus_2_ena_V;
    sc_in< sc_lv<1> > lbus_3_ena_V;
    sc_in< sc_lv<1> > lbus_0_sop_V;
    sc_in< sc_lv<1> > lbus_1_sop_V;
    sc_in< sc_lv<1> > lbus_2_sop_V;
    sc_in< sc_lv<1> > lbus_3_sop_V;
    sc_in< sc_lv<1> > lbus_0_eop_V;
    sc_in< sc_lv<1> > lbus_1_eop_V;
    sc_in< sc_lv<1> > lbus_2_eop_V;
    sc_in< sc_lv<1> > lbus_3_eop_V;
    sc_in< sc_lv<1> > lbus_0_err_V;
    sc_in< sc_lv<1> > lbus_1_err_V;
    sc_in< sc_lv<1> > lbus_2_err_V;
    sc_in< sc_lv<1> > lbus_3_err_V;
    sc_in< sc_lv<4> > lbus_0_mty_V;
    sc_in< sc_lv<4> > lbus_1_mty_V;
    sc_in< sc_lv<4> > lbus_2_mty_V;
    sc_in< sc_lv<4> > lbus_3_mty_V;
    sc_out< sc_lv<544> > lbus_fifo;
    sc_out< sc_lv<1> > lbus_fifo_we_V;
    sc_out< sc_lv<408> > lbus_fifo_pkt_end;
    sc_out< sc_lv<1> > lbus_fifo_pkt_end_we_V;
    sc_out< sc_lv<1> > error_V;


    // Module declarations
    lbus_fifo_write(sc_module_name name);
    SC_HAS_PROCESS(lbus_fifo_write);

    ~lbus_fifo_write();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<1> > fifo_write_V;
    sc_signal< sc_lv<128> > lbus_output_reg0_dat;
    sc_signal< sc_lv<1> > lbus_output_reg0_ena;
    sc_signal< sc_lv<1> > lbus_output_reg0_sop;
    sc_signal< sc_lv<1> > lbus_output_reg0_eop;
    sc_signal< sc_lv<1> > lbus_output_reg0_err;
    sc_signal< sc_lv<4> > lbus_output_reg0_mty;
    sc_signal< sc_lv<128> > lbus_output_reg1_dat;
    sc_signal< sc_lv<1> > lbus_output_reg1_ena;
    sc_signal< sc_lv<1> > lbus_output_reg1_sop;
    sc_signal< sc_lv<1> > lbus_output_reg1_eop;
    sc_signal< sc_lv<1> > lbus_output_reg1_err;
    sc_signal< sc_lv<4> > lbus_output_reg1_mty;
    sc_signal< sc_lv<128> > lbus_output_reg2_dat;
    sc_signal< sc_lv<1> > lbus_output_reg2_ena;
    sc_signal< sc_lv<1> > lbus_output_reg2_sop;
    sc_signal< sc_lv<1> > lbus_output_reg2_eop;
    sc_signal< sc_lv<1> > lbus_output_reg2_err;
    sc_signal< sc_lv<4> > lbus_output_reg2_mty;
    sc_signal< sc_lv<128> > lbus_output_reg3_dat;
    sc_signal< sc_lv<1> > lbus_output_reg3_ena;
    sc_signal< sc_lv<1> > lbus_output_reg3_sop;
    sc_signal< sc_lv<1> > lbus_output_reg3_eop;
    sc_signal< sc_lv<1> > lbus_output_reg3_err;
    sc_signal< sc_lv<4> > lbus_output_reg3_mty;
    sc_signal< sc_lv<128> > lbus_endpkt_reg0_dat;
    sc_signal< sc_lv<1> > lbus_endpkt_reg0_ena;
    sc_signal< sc_lv<1> > lbus_endpkt_reg0_sop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg0_eop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg0_err;
    sc_signal< sc_lv<4> > lbus_endpkt_reg0_mty;
    sc_signal< sc_lv<128> > lbus_endpkt_reg1_dat;
    sc_signal< sc_lv<1> > lbus_endpkt_reg1_ena;
    sc_signal< sc_lv<1> > lbus_endpkt_reg1_sop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg1_eop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg1_err;
    sc_signal< sc_lv<4> > lbus_endpkt_reg1_mty;
    sc_signal< sc_lv<128> > lbus_endpkt_reg2_dat;
    sc_signal< sc_lv<1> > lbus_endpkt_reg2_ena;
    sc_signal< sc_lv<1> > lbus_endpkt_reg2_sop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg2_eop;
    sc_signal< sc_lv<1> > lbus_endpkt_reg2_err;
    sc_signal< sc_lv<4> > lbus_endpkt_reg2_mty;
    sc_signal< sc_lv<1> > lbus_input_reg0_ena_s;
    sc_signal< sc_lv<1> > input_reg_eop_zero_V;
    sc_signal< sc_lv<128> > lbus_input_reg1_data;
    sc_signal< sc_lv<1> > lbus_input_reg1_ena_s;
    sc_signal< sc_lv<1> > lbus_input_reg1_sop_s;
    sc_signal< sc_lv<1> > lbus_input_reg1_eop_s;
    sc_signal< sc_lv<1> > lbus_input_reg1_err_s;
    sc_signal< sc_lv<4> > lbus_input_reg1_mty_s;
    sc_signal< sc_lv<128> > lbus_input_reg2_data;
    sc_signal< sc_lv<1> > lbus_input_reg2_ena_s;
    sc_signal< sc_lv<1> > lbus_input_reg2_sop_s;
    sc_signal< sc_lv<1> > lbus_input_reg2_eop_s;
    sc_signal< sc_lv<1> > lbus_input_reg2_err_s;
    sc_signal< sc_lv<4> > lbus_input_reg2_mty_s;
    sc_signal< sc_lv<128> > lbus_input_reg3_data;
    sc_signal< sc_lv<1> > lbus_input_reg3_ena_s;
    sc_signal< sc_lv<1> > lbus_input_reg3_sop_s;
    sc_signal< sc_lv<1> > lbus_input_reg3_eop_s;
    sc_signal< sc_lv<1> > lbus_input_reg3_err_s;
    sc_signal< sc_lv<4> > lbus_input_reg3_mty_s;
    sc_signal< sc_lv<2> > start_position_reg_V;
    sc_signal< sc_lv<1> > outputreg_partial_lo;
    sc_signal< sc_lv<1> > outputreg_eop_V;
    sc_signal< sc_lv<128> > lbus_input_reg0_data;
    sc_signal< sc_lv<1> > lbus_input_reg0_sop_s;
    sc_signal< sc_lv<1> > lbus_input_reg0_eop_s;
    sc_signal< sc_lv<1> > lbus_input_reg0_err_s;
    sc_signal< sc_lv<4> > lbus_input_reg0_mty_s;
    sc_signal< sc_lv<1> > ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > ret_V_5_fu_992_p2;
    sc_signal< sc_lv<2> > start_position_reg_V_1_load_fu_1081_p1;
    sc_signal< sc_lv<1> > lhs_V_5_load_fu_988_p1;
    sc_signal< sc_lv<1> > ap_phi_mux_storemerge1807_phi_fu_439_p8;
    sc_signal< sc_lv<1> > ret_V_73_fu_1341_p2;
    sc_signal< sc_lv<1> > ret_V_29_fu_1353_p2;
    sc_signal< sc_lv<1> > ret_V_34_fu_1365_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_storemerge1810_phi_fu_456_p8;
    sc_signal< sc_lv<1> > ret_V_65_fu_1611_p2;
    sc_signal< sc_lv<1> > ret_V_28_fu_1635_p2;
    sc_signal< sc_lv<1> > ret_V_32_fu_1647_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_storemerge1812_phi_fu_473_p6;
    sc_signal< sc_lv<1> > ret_V_10_fu_1941_p2;
    sc_signal< sc_lv<1> > ret_V_24_fu_1993_p2;
    sc_signal< sc_lv<1> > or_ln191_fu_1107_p2;
    sc_signal< sc_lv<1> > ret_V_30_fu_1161_p2;
    sc_signal< sc_lv<1> > ret_V_35_fu_1089_p2;
    sc_signal< sc_lv<1> > lhs_V_20_read_fu_248_p2;
    sc_signal< sc_lv<1> > and_ln176_fu_1491_p2;
    sc_signal< sc_lv<1> > ret_V_38_fu_1851_p2;
    sc_signal< sc_lv<1> > ret_V_45_fu_2463_p2;
    sc_signal< sc_lv<1> > ret_V_46_fu_2475_p2;
    sc_signal< sc_lv<1> > ret_V_47_fu_2481_p2;
    sc_signal< sc_lv<1> > ret_V_48_fu_2487_p2;
    sc_signal< sc_lv<1> > ret_V_49_fu_2493_p2;
    sc_signal< sc_lv<1> > ret_V_36_fu_1323_p2;
    sc_signal< sc_lv<1> > ret_V_40_fu_1581_p2;
    sc_signal< sc_lv<1> > ret_V_39_fu_1905_p2;
    sc_signal< sc_lv<1> > ret_V_50_fu_676_p2;
    sc_signal< sc_lv<1> > ret_V_51_fu_682_p2;
    sc_signal< sc_lv<1> > ret_V_52_fu_688_p2;
    sc_signal< sc_lv<1> > ret_V_53_fu_694_p2;
    sc_signal< sc_lv<1> > or_ln1356_2_fu_706_p2;
    sc_signal< sc_lv<1> > or_ln1356_1_fu_700_p2;
    sc_signal< sc_lv<1> > ret_V_75_fu_1095_p2;
    sc_signal< sc_lv<1> > or_ln191_1_fu_1101_p2;
    sc_signal< sc_lv<1> > rhs_V_30_fu_1155_p2;
    sc_signal< sc_lv<1> > or_ln1355_1_fu_1311_p2;
    sc_signal< sc_lv<1> > xor_ln1355_1_fu_1317_p2;
    sc_signal< sc_lv<1> > ret_V_71_fu_1329_p2;
    sc_signal< sc_lv<1> > ret_V_72_fu_1335_p2;
    sc_signal< sc_lv<1> > and_ln1355_fu_1347_p2;
    sc_signal< sc_lv<1> > ret_V_74_fu_1359_p2;
    sc_signal< sc_lv<1> > or_ln1356_fu_1485_p2;
    sc_signal< sc_lv<1> > or_ln1355_3_fu_1569_p2;
    sc_signal< sc_lv<1> > xor_ln1355_3_fu_1575_p2;
    sc_signal< sc_lv<1> > ret_V_63_fu_1593_p2;
    sc_signal< sc_lv<1> > ret_V_64_fu_1599_p2;
    sc_signal< sc_lv<1> > or_ln1356_7_fu_1605_p2;
    sc_signal< sc_lv<1> > ret_V_62_fu_1587_p2;
    sc_signal< sc_lv<1> > ret_V_66_fu_1617_p2;
    sc_signal< sc_lv<1> > ret_V_67_fu_1623_p2;
    sc_signal< sc_lv<1> > ret_V_68_fu_1629_p2;
    sc_signal< sc_lv<1> > ret_V_69_fu_1641_p2;
    sc_signal< sc_lv<1> > or_ln1356_15_fu_1839_p2;
    sc_signal< sc_lv<1> > ret_V_70_fu_1845_p2;
    sc_signal< sc_lv<1> > or_ln1355_2_fu_1893_p2;
    sc_signal< sc_lv<1> > xor_ln1355_2_fu_1899_p2;
    sc_signal< sc_lv<1> > ret_V_55_fu_1917_p2;
    sc_signal< sc_lv<1> > ret_V_56_fu_1923_p2;
    sc_signal< sc_lv<1> > or_ln1356_5_fu_1929_p2;
    sc_signal< sc_lv<1> > ret_V_54_fu_1911_p2;
    sc_signal< sc_lv<1> > ret_V_57_fu_1935_p2;
    sc_signal< sc_lv<1> > rhs_V_23_fu_1947_p2;
    sc_signal< sc_lv<1> > or_ln1355_fu_1963_p2;
    sc_signal< sc_lv<1> > xor_ln1355_fu_1969_p2;
    sc_signal< sc_lv<1> > ret_V_58_fu_1953_p2;
    sc_signal< sc_lv<1> > ret_V_59_fu_1975_p2;
    sc_signal< sc_lv<1> > ret_V_60_fu_1981_p2;
    sc_signal< sc_lv<1> > ret_V_61_fu_1987_p2;
    sc_signal< sc_lv<1> > ret_V_76_fu_2427_p2;
    sc_signal< sc_lv<1> > ret_V_77_fu_2433_p2;
    sc_signal< sc_lv<1> > ret_V_78_fu_2439_p2;
    sc_signal< sc_lv<1> > ret_V_79_fu_2445_p2;
    sc_signal< sc_lv<1> > or_ln1356_18_fu_2457_p2;
    sc_signal< sc_lv<1> > or_ln1356_17_fu_2451_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< bool > ap_condition_210;
    sc_signal< bool > ap_condition_824;
    sc_signal< bool > ap_condition_828;
    sc_signal< bool > ap_condition_422;
    sc_signal< bool > ap_condition_425;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<1> ap_ST_fsm_state1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln1355_fu_1347_p2();
    void thread_and_ln176_fu_1491_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_condition_210();
    void thread_ap_condition_422();
    void thread_ap_condition_425();
    void thread_ap_condition_824();
    void thread_ap_condition_828();
    void thread_ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4();
    void thread_ap_phi_mux_storemerge1807_phi_fu_439_p8();
    void thread_ap_phi_mux_storemerge1810_phi_fu_456_p8();
    void thread_ap_phi_mux_storemerge1812_phi_fu_473_p6();
    void thread_error_V();
    void thread_lbus_fifo();
    void thread_lbus_fifo_pkt_end();
    void thread_lbus_fifo_pkt_end_we_V();
    void thread_lbus_fifo_we_V();
    void thread_lhs_V_20_read_fu_248_p2();
    void thread_lhs_V_5_load_fu_988_p1();
    void thread_or_ln1355_1_fu_1311_p2();
    void thread_or_ln1355_2_fu_1893_p2();
    void thread_or_ln1355_3_fu_1569_p2();
    void thread_or_ln1355_fu_1963_p2();
    void thread_or_ln1356_15_fu_1839_p2();
    void thread_or_ln1356_17_fu_2451_p2();
    void thread_or_ln1356_18_fu_2457_p2();
    void thread_or_ln1356_1_fu_700_p2();
    void thread_or_ln1356_2_fu_706_p2();
    void thread_or_ln1356_5_fu_1929_p2();
    void thread_or_ln1356_7_fu_1605_p2();
    void thread_or_ln1356_fu_1485_p2();
    void thread_or_ln191_1_fu_1101_p2();
    void thread_or_ln191_fu_1107_p2();
    void thread_ret_V_10_fu_1941_p2();
    void thread_ret_V_24_fu_1993_p2();
    void thread_ret_V_28_fu_1635_p2();
    void thread_ret_V_29_fu_1353_p2();
    void thread_ret_V_30_fu_1161_p2();
    void thread_ret_V_32_fu_1647_p2();
    void thread_ret_V_34_fu_1365_p2();
    void thread_ret_V_35_fu_1089_p2();
    void thread_ret_V_36_fu_1323_p2();
    void thread_ret_V_38_fu_1851_p2();
    void thread_ret_V_39_fu_1905_p2();
    void thread_ret_V_40_fu_1581_p2();
    void thread_ret_V_45_fu_2463_p2();
    void thread_ret_V_46_fu_2475_p2();
    void thread_ret_V_47_fu_2481_p2();
    void thread_ret_V_48_fu_2487_p2();
    void thread_ret_V_49_fu_2493_p2();
    void thread_ret_V_50_fu_676_p2();
    void thread_ret_V_51_fu_682_p2();
    void thread_ret_V_52_fu_688_p2();
    void thread_ret_V_53_fu_694_p2();
    void thread_ret_V_54_fu_1911_p2();
    void thread_ret_V_55_fu_1917_p2();
    void thread_ret_V_56_fu_1923_p2();
    void thread_ret_V_57_fu_1935_p2();
    void thread_ret_V_58_fu_1953_p2();
    void thread_ret_V_59_fu_1975_p2();
    void thread_ret_V_5_fu_992_p2();
    void thread_ret_V_60_fu_1981_p2();
    void thread_ret_V_61_fu_1987_p2();
    void thread_ret_V_62_fu_1587_p2();
    void thread_ret_V_63_fu_1593_p2();
    void thread_ret_V_64_fu_1599_p2();
    void thread_ret_V_65_fu_1611_p2();
    void thread_ret_V_66_fu_1617_p2();
    void thread_ret_V_67_fu_1623_p2();
    void thread_ret_V_68_fu_1629_p2();
    void thread_ret_V_69_fu_1641_p2();
    void thread_ret_V_70_fu_1845_p2();
    void thread_ret_V_71_fu_1329_p2();
    void thread_ret_V_72_fu_1335_p2();
    void thread_ret_V_73_fu_1341_p2();
    void thread_ret_V_74_fu_1359_p2();
    void thread_ret_V_75_fu_1095_p2();
    void thread_ret_V_76_fu_2427_p2();
    void thread_ret_V_77_fu_2433_p2();
    void thread_ret_V_78_fu_2439_p2();
    void thread_ret_V_79_fu_2445_p2();
    void thread_rhs_V_23_fu_1947_p2();
    void thread_rhs_V_30_fu_1155_p2();
    void thread_start_position_reg_V_1_load_fu_1081_p1();
    void thread_xor_ln1355_1_fu_1317_p2();
    void thread_xor_ln1355_2_fu_1899_p2();
    void thread_xor_ln1355_3_fu_1575_p2();
    void thread_xor_ln1355_fu_1969_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
