Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Feb 17 14:49:27 2025
| Host         : fedora running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SemaforoLog_timing_summary_routed.rpt -pb SemaforoLog_timing_summary_routed.pb -rpx SemaforoLog_timing_summary_routed.rpx -warn_on_violation
| Design       : SemaforoLog
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 3.399ns (57.106%)  route 2.553ns (42.894%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  x_IBUF_inst/O
                         net (fo=3, routed)           1.163     1.949    red_OBUF
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.063     2.012 r  green_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.390     3.402    green_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.551     5.952 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     5.952    green
    U16                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 3.284ns (57.775%)  route 2.400ns (42.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  x_IBUF_inst/O
                         net (fo=3, routed)           1.163     1.949    red_OBUF
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.053     2.002 r  yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.237     3.239    yellow_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.685 r  yellow_OBUF_inst/O
                         net (fo=0)                   0.000     5.685    yellow
    R18                                                               r  yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.793ns  (logic 3.236ns (67.517%)  route 1.557ns (32.483%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  x_IBUF_inst/O
                         net (fo=3, routed)           1.557     2.342    red_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.793 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     4.793    red
    P18                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.330ns (76.306%)  route 0.413ns (23.694%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  x_IBUF_inst/O
                         net (fo=3, routed)           0.413     0.463    red_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.280     1.743 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    red
    P18                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.355ns (67.219%)  route 0.661ns (32.781%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  w_IBUF_inst/O
                         net (fo=2, routed)           0.352     0.404    w_IBUF
    SLICE_X0Y3           LUT4 (Prop_lut4_I2_O)        0.028     0.432 r  yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.309     0.741    yellow_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     2.016 r  yellow_OBUF_inst/O
                         net (fo=0)                   0.000     2.016    yellow
    R18                                                               r  yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.385ns (65.217%)  route 0.739ns (34.783%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  w (IN)
                         net (fo=0)                   0.000     0.000    w
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 f  w_IBUF_inst/O
                         net (fo=2, routed)           0.352     0.404    w_IBUF
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.029     0.433 r  green_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     0.819    green_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.304     2.123 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     2.123    green
    U16                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------





