Fitter report for DE1_SOC_D8M_SDRAM
Thu Jun 01 18:01:53 2017
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Jun 01 18:01:52 2017       ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                   ; DE1_SOC_D8M_SDRAM                           ;
; Top-level Entity Name           ; DE1_SOC_D8M_SDRAM                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,446 / 32,070 ( 17 % )                     ;
; Total registers                 ; 10390                                       ;
; Total pins                      ; 317 / 457 ( 69 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 262,008 / 4,065,280 ( 6 % )                 ;
; Total RAM Blocks                ; 38 / 397 ( 10 % )                           ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Clamping Diode                                                             ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                             ; On                  ; On                                    ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; CAMERA_PWDN_n       ; Missing drive strength and slew rate ;
; MIPI_RESET_n        ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; MIPI_REFCLK         ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_CONVST          ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; MIPI_CS_n           ; Missing drive strength and slew rate ;
; MIPI_MCLK           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; CAMERA_I2C_SCL      ; Missing drive strength and slew rate ;
; CAMERA_I2C_SDA      ; Missing drive strength and slew rate ;
; MIPI_I2C_SCL        ; Missing drive strength and slew rate ;
; MIPI_I2C_SDA        ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_CONV_USB_N      ; Missing location assignment          ;
; HPS_ENET_INT_N      ; Missing location assignment          ;
; HPS_GSENSOR_INT     ; Missing location assignment          ;
; HPS_I2C_CONTROL     ; Missing location assignment          ;
; HPS_KEY             ; Missing location assignment          ;
; HPS_LED             ; Missing location assignment          ;
; HPS_LTC_GPIO        ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                         ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                  ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                   ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                     ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                   ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                  ; CLKOUT                   ;                       ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                   ; CLKOUT                   ;                       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE                       ;                       ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|Qsys_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; FpsMonitor:uFps|fps_l[1]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; FpsMonitor:uFps|fps_l[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; FpsMonitor:uFps|sec_cnt[14]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; FpsMonitor:uFps|sec_cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[10]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|skid                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|skid~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|valid_int                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|valid_int~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|fifo_usedw[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|fifo_usedw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_6_stage_2_id_1616|q[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_6_stage_2_id_1616|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_justread_0_id_1024_line378|q[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_justread_0_id_1024_line378|q[31]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_23|q[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_23|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_23|q[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_23|q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_232|q[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_232|q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[7]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[10]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[19]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|fifo_usedw[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|fifo_usedw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:header_type_0_0_id_822_line232|q[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:header_type_0_0_id_822_line232|q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcf0[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcf0[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcw[6]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcw[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcw[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_cp1_id_2619_line605|r_val[8]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_cp1_id_2619_line605|r_val[8]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|r_val[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[12]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|r_val[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|skid                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|skid~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|fifo_usedw[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|fifo_usedw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_usedw[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_usedw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_usedw[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_usedw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|take                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|take~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|empty_reg~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|full_reg                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|full_reg~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_0_comb_id_5863|q[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_0_comb_id_5863|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_1_comb_id_5866|q[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_1_comb_id_5866|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[15]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[19]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[20]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[21]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|q[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_1_2_comb_id_5899|q[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_1_2_comb_id_5899|q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145|q[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|q[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_1102|q[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_1102|q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[16]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[19]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[26]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[33]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[34]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[10]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[16]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[18]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[20]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[23]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_samples_width_au|r_val[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_samples_width_au|r_val[17]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897|r_val[20]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897|r_val[20]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897|r_val[20]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897|r_val[20]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_packet_read_address_au|r_val[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_packet_read_address_au|r_val[23]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_au|r_val[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_au|r_val[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au|r_val[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|valid_int                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|valid_int~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[9]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[9]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[21]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[21]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[22]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[5]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[8]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[5]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[5]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[6]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[6]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[9]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|outstanding_reads[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[13]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[13]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|trying_to_read                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|trying_to_read~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|write_count[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|write_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|active_cmd.mode[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|active_cmd.mode[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[0]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[0]~DUPLICATE                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~DUPLICATE                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[0]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|\some_delay_gen:shift_register[0]~DUPLICATE                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|av_address1[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|av_address1[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[8]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[9]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[9]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[10]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[11]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[20]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|trying_to_write                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|trying_to_write~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|trying_to_write1                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|trying_to_write1~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|write_count[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|write_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|write_count[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|write_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|fifo_usedw[2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|fifo_usedw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond290_0_id_3467|q[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond290_0_id_3467|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg_1383|q[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg_1383|q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:sizemismatch_reg|q[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:sizemismatch_reg|q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[7]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[8]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[13]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|q[13]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_height_reg|q[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_height_reg|q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg|q[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg|q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg|q[12]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg|q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[36]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_led:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_led:led|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n|data_out                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n|data_out                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[3]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][104]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][105]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|share_count[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|share_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|share_count_zero_flag~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[4]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[29]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[34]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[29]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[33]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[38]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[38]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|active_addr[22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|active_addr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.001                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next.000001000                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_next.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_next.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|Qsys_sdram:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[9]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[9]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[4][5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[4][5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][6]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdemp_eq_comp_lsb_aeb~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdemp_eq_comp_msb_aeb~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|wrfull_eq_comp_lsb_mux_reg~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INTERLACING                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INTERLACING~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_4e8:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_4e8:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[2]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[2]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[8]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|rs_dgwp_reg[8]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|ws_dgrp_reg[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_enables[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_enables[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[13]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[28]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|enable_synced_reg                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|enable_synced_reg~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[8]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[8]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_eop_out                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_eop_out~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~DUPLICATE                                                               ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[2]      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[2]~DUPLICATE      ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]~DUPLICATE                                                                             ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]~DUPLICATE                                                                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0]~DUPLICATE                           ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~DUPLICATE                                                                                                  ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~DUPLICATE                                                                                                ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[26]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[26]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[29]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[29]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_write                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_write~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_SAMPLES                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_SAMPLES~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|wb_ack_o                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|wb_ack_o~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF             ; Created         ; Placement                                         ; Location assignment                    ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                           ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value          ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; I/O Standard                ; DE1_SOC_D8M_SDRAM                           ;              ; HPS_GPIO[0]                                                                                  ; 3.3-V LVTTL            ; QSF Assignment             ;
; I/O Standard                ; DE1_SOC_D8M_SDRAM                           ;              ; HPS_GPIO[1]                                                                                  ; 3.3-V LVTTL            ; QSF Assignment             ;
; PLL Compensation Mode       ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_D8M_SDRAM                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[0]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[10]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[11]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[12]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[13]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[14]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[15]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[1]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[2]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[3]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[4]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[5]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[6]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[7]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[8]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; Qsys_sdram                                  ;              ; za_data[9]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[10]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[11]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[12]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[13]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[14]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[15]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[2]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[3]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[4]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[5]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[6]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[7]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[8]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Qsys_sdram                                  ;              ; m_data[9]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_vipitc131_common_sync                   ;              ; data_out_sync0[1]                                                                            ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19659 ) ; 0.00 % ( 0 / 19659 )       ; 0.00 % ( 0 / 19659 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19659 ) ; 0.00 % ( 0 / 19659 )       ; 0.00 % ( 0 / 19659 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                 ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+
; Partition Name                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                          ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+
; Top                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                   ;
; Qsys_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border ;
; pzdyqx:nabboc                   ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                     ;
; sld_hub:auto_hub                ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                  ;
; hard_block:auto_generated_inst  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                    ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                      ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                             ; 0.00 % ( 0 / 18456 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; Qsys_hps_0_hps_io_border:border ; 0.00 % ( 0 / 820 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; pzdyqx:nabboc                   ; 0.00 % ( 0 / 176 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst  ; 0.00 % ( 0 / 39 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/output_files/DE1_SOC_D8M_SDRAM.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,446 / 32,070        ; 17 %  ;
; ALMs needed [=A-B+C]                                        ; 5,446                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,547 / 32,070        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,819                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,914                 ;       ;
;         [c] ALMs used for registers                         ; 1,804                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,115 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 14 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ;       ;
;         [c] Due to LAB input limits                         ; 8                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 877 / 3,207           ; 27 %  ;
;     -- Logic LABs                                           ; 876                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 1                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,375                 ;       ;
;     -- 7 input functions                                    ; 86                    ;       ;
;     -- 6 input functions                                    ; 1,368                 ;       ;
;     -- 5 input functions                                    ; 1,221                 ;       ;
;     -- 4 input functions                                    ; 1,456                 ;       ;
;     -- <=3 input functions                                  ; 4,244                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,911                 ;       ;
; Memory ALUT usage                                           ; 7                     ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 7                     ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 10,073                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,245 / 64,140        ; 14 %  ;
;         -- Secondary logic registers                        ; 828 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,505                 ;       ;
;         -- Routing optimization registers                   ; 568                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 317 / 457             ; 69 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 317                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 11                    ;       ;
; M10K blocks                                                 ; 38 / 397              ; 10 %  ;
; Total MLAB memory bits                                      ; 14                    ;       ;
; Total block memory bits                                     ; 262,008 / 4,065,280   ; 6 %   ;
; Total block memory implementation bits                      ; 389,120 / 4,065,280   ; 10 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 10 / 16               ; 63 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 5.0% / 4.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.0% / 30.8% / 22.9% ;       ;
; Maximum fan-out                                             ; 7093                  ;       ;
; Highest non-global fan-out                                  ; 1347                  ;       ;
; Total fan-out                                               ; 77030                 ;       ;
; Average fan-out                                             ; 3.52                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+---------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; Qsys_hps_0_hps_io_border:border ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5617 / 32070 ( 18 % ) ; 0 / 32070 ( 0 % )               ; 79 / 32070 ( < 1 % ) ; 64 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5617                  ; 0                               ; 79                   ; 64                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6394 / 32070 ( 20 % ) ; 0 / 32070 ( 0 % )               ; 86 / 32070 ( < 1 % ) ; 69 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2789                  ; 0                               ; 12                   ; 19                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1835                  ; 0                               ; 49                   ; 31                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1760                  ; 0                               ; 25                   ; 19                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10                    ; 0                               ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 791 / 32070 ( 2 % )   ; 0 / 32070 ( 0 % )               ; 7 / 32070 ( < 1 % )  ; 5 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 14 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )               ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 8                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                             ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 849 / 3207 ( 26 % )   ; 0 / 3207 ( 0 % )                ; 18 / 3207 ( < 1 % )  ; 11 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 848                   ; 0                               ; 18                   ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 1                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 8187                  ; 0                               ; 103                  ; 92                   ; 0                              ;
;     -- 7 input functions                                    ; 84                    ; 0                               ; 0                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 1332                  ; 0                               ; 25                   ; 11                   ; 0                              ;
;     -- 5 input functions                                    ; 1183                  ; 0                               ; 15                   ; 23                   ; 0                              ;
;     -- 4 input functions                                    ; 1425                  ; 0                               ; 19                   ; 12                   ; 0                              ;
;     -- <=3 input functions                                  ; 4156                  ; 0                               ; 44                   ; 44                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1863                  ; 0                               ; 33                   ; 15                   ; 0                              ;
; Memory ALUT usage                                           ; 7                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 7                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                                 ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 9096 / 64140 ( 14 % ) ; 0 / 64140 ( 0 % )               ; 73 / 64140 ( < 1 % ) ; 76 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 815 / 64140 ( 1 % )   ; 0 / 64140 ( 0 % )               ; 7 / 64140 ( < 1 % )  ; 6 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                 ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 9356                  ; 0                               ; 73                   ; 76                   ; 0                              ;
;         -- Routing optimization registers                   ; 555                   ; 0                               ; 7                    ; 6                    ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 244                   ; 69                              ; 0                    ; 0                    ; 4                              ;
; I/O registers                                               ; 141                   ; 176                             ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 262008                ; 0                               ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 389120                ; 0                               ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 38 / 397 ( 9 % )      ; 0 / 397 ( 0 % )                 ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 4 / 116 ( 3 % )       ; 0 / 116 ( 0 % )                 ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 6 / 116 ( 5 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )             ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 59 / 400 ( 14 % )     ; 66 / 400 ( 16 % )               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 40 / 425 ( 9 % )                ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                  ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )              ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )               ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                 ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                 ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )               ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                  ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                  ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                                 ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 10695                 ; 74                              ; 77                   ; 118                  ; 144                            ;
;     -- Registered Input Connections                         ; 9825                  ; 0                               ; 35                   ; 91                   ; 0                              ;
;     -- Output Connections                                   ; 192                   ; 101                             ; 4                    ; 41                   ; 10770                          ;
;     -- Registered Output Connections                        ; 66                    ; 0                               ; 3                    ; 40                   ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                                 ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 74714                 ; 5195                            ; 648                  ; 649                  ; 11008                          ;
;     -- Registered Connections                               ; 39289                 ; 100                             ; 394                  ; 457                  ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                                 ;                      ;                      ;                                ;
;     -- Top                                                  ; 72                    ; 51                              ; 1                    ; 1                    ; 10762                          ;
;     -- Qsys_hps_0_hps_io_border:border                      ; 51                    ; 124                             ; 0                    ; 0                    ; 0                              ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                               ; 0                    ; 43                   ; 37                             ;
;     -- sld_hub:auto_hub                                     ; 1                     ; 0                               ; 43                   ; 0                    ; 115                            ;
;     -- hard_block:auto_generated_inst                       ; 10762                 ; 0                               ; 37                   ; 115                  ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                                 ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 61                    ; 12                              ; 11                   ; 36                   ; 148                            ;
;     -- Output Ports                                         ; 163                   ; 46                              ; 4                    ; 54                   ; 271                            ;
;     -- Bidir Ports                                          ; 98                    ; 62                              ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                                 ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                               ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                               ; 3                    ; 20                   ; 0                              ;
;                                                             ;                       ;                                 ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                                 ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                               ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                               ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                               ; 0                    ; 24                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                               ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                               ; 2                    ; 29                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                               ; 0                    ; 42                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 46                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2356                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_CLK      ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 372                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[0]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[1]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[2]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[3]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[4]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[5]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[6]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[7]     ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[8]     ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[9]     ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_HS       ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_VS       ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_PWDN_n       ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_CS_n           ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_MCLK           ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_REFCLK         ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_RESET_n        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; CAMERA_I2C_SCL    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                             ;
; CAMERA_I2C_SDA    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                             ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                               ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                  ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                  ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_CONV_USB_N    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_KEY           ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_LED           ; B5    ; 8A       ; 14           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_LTC_GPIO      ; D4    ; 8A       ; 10           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; MIPI_I2C_SCL      ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                     ;
; MIPI_I2C_SDA      ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                     ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 32 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 33 / 80 ( 41 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 10 / 19 ( 53 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 20 / 22 ( 91 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 52 / 80 ( 65 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage         ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; TD_VS                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 489        ; 8A       ; TD_HS                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ; 463        ; 8A       ; VGA_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; HPS_USB_NXT            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; HPS_USB_DATA[4]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; HPS_SD_CLK             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; HPS_FLASH_NCSO         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B       ; HPS_FLASH_DATA[2]      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B       ; HPS_ENET_TX_EN         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; HPS_ENET_RX_DATA[0]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A       ; HPS_I2C2_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; MIPI_PIXEL_CLK         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; IRDA_RXD               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo    ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; IRDA_TXD               ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck    ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; MIPI_PIXEL_D[0]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; PS2_CLK                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; PS2_CLK2               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; SW[8]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; MIPI_PIXEL_D[1]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; PS2_DAT                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; PS2_DAT2               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; MIPI_PIXEL_D[2]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; MIPI_PIXEL_D[3]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; SW[2]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; HPS_ENET_INT_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; MIPI_I2C_SDA           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; MIPI_I2C_SCL           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; MIPI_PIXEL_D[4]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; MIPI_PIXEL_D[5]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; HPS_GSENSOR_INT        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; HPS_I2C_CONTROL        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; MIPI_CS_n              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; MIPI_PIXEL_D[6]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; MIPI_PIXEL_D[7]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; MIPI_MCLK              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; CAMERA_PWDN_n          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; MIPI_PIXEL_D[8]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; HPS_CONV_USB_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; MIPI_PIXEL_D[9]        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; HPS_KEY                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; ADC_CONVST             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; CAMERA_I2C_SDA         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; MIPI_PIXEL_VS          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; ADC_SCLK               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; ADC_DOUT               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; ADC_DIN                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; CAMERA_I2C_SCL         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; MIPI_RESET_n           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; MIPI_PIXEL_HS          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; MIPI_REFCLK            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A       ; TD_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A       ; TD_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A       ; TD_DATA[7]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; HPS_LED                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C       ; HPS_SD_DATA[3]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B       ; HPS_ENET_RX_DATA[2]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; HPS_ENET_RX_DATA[1]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; HPS_ENET_MDC           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; HPS_UART_RX            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; TD_DATA[6]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; HPS_USB_DATA[5]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; HPS_USB_STP            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; HPS_SD_DATA[1]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B       ; HPS_FLASH_DATA[0]      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A       ; HPS_SPIM_CLK           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A       ; HPS_I2C1_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A       ; HPS_UART_TX            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; HPS_DDR3_WE_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; TD_DATA[4]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A       ; TD_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; HPS_LTC_GPIO           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D11      ; 470        ; 8A       ; VGA_VS                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; HPS_USB_DATA[3]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; HPS_USB_DATA[6]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; HPS_USB_DATA[2]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; HPS_SD_DATA[2]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; HPS_FLASH_DCLK         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B       ; HPS_ENET_RX_DATA[3]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; HPS_SPIM_MOSI          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; HPS_SPIM_SS            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_DDR3_RZQ           ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; HPS_DDR3_RAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; TD_DATA[5]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A       ; TD_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; HPS_USB_DIR            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; HPS_USB_DATA[0]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B       ; HPS_FLASH_DATA[3]      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; HPS_ENET_MDIO          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS    ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; HPS_I2C1_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A       ; HPS_SPIM_MISO          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; HPS_DDR3_CAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; HPS_DDR3_BA[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; TD_RESET_N             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; HPS_SD_CMD             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; HPS_ENET_TX_DATA[3]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; HPS_ENET_TX_DATA[0]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; HPS_ENET_TX_DATA[2]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; AUD_XCK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; HPS_USB_DATA[1]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C       ; HPS_SD_DATA[0]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; HPS_ENET_RX_CLK        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; HPS_DDR3_DQ[3]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; AUD_BCLK               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; AUD_DACLRCK            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                 ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; TD_CLK27               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B       ; HPS_FLASH_DATA[1]      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B       ; HPS_ENET_GTX_CLK       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A       ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; HPS_I2C2_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; HPS_DDR3_CS_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; HPS_DDR3_ODT           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A       ; HPS_DDR3_DQ[2]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; AUD_DACDAT             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; FPGA_I2C_SCLK          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; HPS_ENET_TX_DATA[1]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; HPS_DDR3_BA[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; HPS_DDR3_BA[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; HPS_DDR3_DQ[7]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; HPS_DDR3_DQ[6]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; AUD_ADCDAT             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; AUD_ADCLRCK            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; FPGA_I2C_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; CLOCK4_50              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; HPS_ENET_RX_DV         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A       ; HPS_DDR3_DQ[1]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; HPS_DDR3_DQ[0]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; HPS_DDR3_DQ[8]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; HPS_DDR3_DQ[11]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; HPS_DDR3_DM[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; HPS_DDR3_DQ[10]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; HPS_DDR3_CK_N          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; HPS_DDR3_DQ[5]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; HPS_DDR3_DQ[4]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; HPS_DDR3_DQ[9]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; HPS_DDR3_CKE           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; HPS_USB_DATA[7]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A       ; HPS_DDR3_CK_P          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A       ; HPS_DDR3_DQ[12]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; HPS_DDR3_DQ[13]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; HPS_DDR3_DM[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; HPS_DDR3_DQ[15]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; HPS_USB_CLKOUT         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; HPS_DDR3_DQ[18]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; HPS_DDR3_DQ[24]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B       ; HPS_DDR3_RESET_N       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; HPS_DDR3_DQ[29]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; HPS_DDR3_DQ[28]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; HPS_DDR3_DM[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; HPS_DDR3_DQ[23]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B       ; HPS_DDR3_DQ[17]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; HPS_DDR3_DQ[27]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; HPS_DDR3_DQ[26]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                  ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi    ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B       ; HPS_DDR3_DQ[16]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms    ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B       ; HPS_DDR3_DQ[30]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; HPS_DDR3_DQ[31]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; HPS_DDR3_DM[3]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; CLOCK3_50              ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; HEX5[2]                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;          ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                              ;
+----------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------+---------------------------+
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                    ; Integer PLL               ;
;     -- PLL Location                                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                     ; Global Clock              ;
;     -- PLL Bandwidth                                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                                     ; 600000 to 300000 Hz       ;
;     -- Reference Clock Frequency                                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                           ; 1040.0 MHz                ;
;     -- PLL Operation Mode                                                                          ; Normal                    ;
;     -- PLL Freq Min Lock                                                                           ; 28.846154 MHz             ;
;     -- PLL Freq Max Lock                                                                           ; 76.923076 MHz             ;
;     -- PLL Enable                                                                                  ; On                        ;
;     -- PLL Fractional Division                                                                     ; N/A                       ;
;     -- M Counter                                                                                   ; 104                       ;
;     -- N Counter                                                                                   ; 5                         ;
;     -- PLL Refclk Select                                                                           ;                           ;
;             -- PLL Refclk Select Location                                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                  ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                     ; N/A                       ;
;             -- CORECLKIN source                                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                                     ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                                     ; N/A                       ;
;     -- PLL Output Counter                                                                          ;                           ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 130.0 MHz                 ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                       ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 219.375000 degrees        ;
;             -- C Counter                                                                           ; 8                         ;
;             -- C Counter PH Mux PRST                                                               ; 7                         ;
;             -- C Counter PRST                                                                      ; 5                         ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 65.0 MHz                  ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                       ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                           ; 16                        ;
;             -- C Counter PH Mux PRST                                                               ; 0                         ;
;             -- C Counter PRST                                                                      ; 1                         ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 20.0 MHz                  ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                       ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                           ; 52                        ;
;             -- C Counter PH Mux PRST                                                               ; 0                         ;
;             -- C Counter PRST                                                                      ; 1                         ;
;         -- Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 130.0 MHz                 ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                       ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                           ; 8                         ;
;             -- C Counter PH Mux PRST                                                               ; 0                         ;
;             -- C Counter PRST                                                                      ; 1                         ;
;                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SOC_D8M_SDRAM                                                                                                              ; 5445.5 (0.0)         ; 6546.5 (0.0)                     ; 1115.0 (0.0)                                      ; 14.0 (0.0)                       ; 10.0 (0.0)           ; 8375 (1)            ; 10073 (0)                 ; 317 (317)     ; 262008            ; 38    ; 0          ; 317  ; 0            ; |DE1_SOC_D8M_SDRAM                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |FpsMonitor:uFps|                                                                                                            ; 35.0 (35.0)          ; 36.5 (36.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Qsys:u0|                                                                                                                    ; 5280.7 (0.0)         ; 6356.5 (0.0)                     ; 1089.8 (0.0)                                      ; 14.0 (0.0)                       ; 10.0 (0.0)           ; 8116 (0)            ; 9865 (0)                  ; 0 (0)         ; 262008            ; 38    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;       |Qsys_alt_vip_cpr_0:alt_vip_cpr_0|                                                                                        ; 166.3 (21.0)         ; 232.7 (23.5)                     ; 66.4 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 236 (34)            ; 430 (37)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0                                                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:ctrl_cnt_id_1008_line254|                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:ctrl_cnt_id_1008_line254                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |ALT_CUSP150_AU:x_cnt_id_1021_line395|                                                                                 ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:x_cnt_id_1021_line395                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:x_cnt_orig_1_id_1019_line394|                                                                          ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:x_cnt_orig_1_id_1019_line394                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |ALT_CUSP150_AVALON_ST_OUTPUT:dout0|                                                                                   ; 11.7 (11.7)          ; 12.1 (12.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_avalon_st_input:din0|                                                                                     ; 57.8 (57.8)          ; 78.0 (78.0)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_cmp:fu_id_1314_line242_28|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_cmp:fu_id_1314_line242_28                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_232_d_muxinst|                                                                         ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_muxbin2:plane_regs_232_d_muxinst                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_23_d_muxinst|                                                                          ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_muxbin2:plane_regs_23_d_muxinst                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_d_muxinst|                                                                             ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_muxbin2:plane_regs_d_muxinst                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_muxhot16:dout0_wdata_muxinst|                                                                             ; 18.9 (18.9)          ; 18.9 (18.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_muxhot16:dout0_wdata_muxinst                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_pc:pc|                                                                                                    ; 5.2 (2.2)            ; 5.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 7 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc                                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |cntr_l3m:auto_generated|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc|lpm_counter:\d2:lpm_counter_component|cntr_l3m:auto_generated                                                                                                                                                                                                                                                                                                    ; work         ;
;          |alt_cusp150_reg:din0_6_stage_1_id_1613|                                                                               ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_6_stage_1_id_1613                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:din0_6_stage_2_id_1616|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_6_stage_2_id_1616                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:din0_justread_0_id_1024_line378|                                                                      ; 3.5 (3.5)            ; 13.2 (13.2)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_justread_0_id_1024_line378                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs|                                                                             ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_17|                                                                          ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_17                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_1711|                                                                        ; 0.3 (0.3)            ; 4.3 (4.3)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_1711                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_175|                                                                         ; 1.1 (1.1)            ; 3.5 (3.5)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_175                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_176|                                                                         ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_176                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_177|                                                                         ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_177                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:header_type_0_0_id_1006_line232|                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:header_type_0_0_id_1006_line232                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:just_read_din0_1_id_1013_line233|                                                                     ; 3.5 (3.5)            ; 12.5 (12.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:just_read_din0_1_id_1013_line233                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:plane_regs|                                                                                           ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs                                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:plane_regs_23|                                                                                        ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_23                                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:plane_regs_232|                                                                                       ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_232                                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:width_id_1003_line115|                                                                                ; 2.5 (2.5)            ; 6.5 (6.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:width_id_1003_line115                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_reg:x_cnt_orig_0_id_1017_line394|                                                                         ; 1.5 (1.5)            ; 8.7 (8.7)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:x_cnt_orig_0_id_1017_line394                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;       |Qsys_alt_vip_cpr_1:alt_vip_cpr_1|                                                                                        ; 133.0 (18.2)         ; 185.9 (18.9)                     ; 53.7 (0.8)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 206 (31)            ; 341 (31)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1                                                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:ctrl_cnt_id_824_line254|                                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:ctrl_cnt_id_824_line254                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |ALT_CUSP150_AU:x_cnt_id_835_line395|                                                                                  ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:x_cnt_id_835_line395                                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |ALT_CUSP150_AU:x_cnt_orig_1_id_833_line394|                                                                           ; 8.7 (8.7)            ; 9.0 (9.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:x_cnt_orig_1_id_833_line394                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |ALT_CUSP150_AVALON_ST_OUTPUT:dout0|                                                                                   ; 12.4 (12.4)          ; 12.4 (12.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_avalon_st_input:din0|                                                                                     ; 48.3 (48.3)          ; 56.4 (56.4)                      ; 8.9 (8.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 62 (62)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_cmp:fu_id_1068_line242_28|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_cmp:fu_id_1068_line242_28                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_232_d_muxinst|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxbin2:plane_regs_232_d_muxinst                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_23_d_muxinst|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxbin2:plane_regs_23_d_muxinst                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_muxbin2:plane_regs_d_muxinst|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxbin2:plane_regs_d_muxinst                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_muxhot16:dout0_eop_muxinst|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxhot16:dout0_eop_muxinst                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_muxhot16:dout0_wdata_muxinst|                                                                             ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxhot16:dout0_wdata_muxinst                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_pc:pc|                                                                                                    ; 5.3 (2.3)            ; 5.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc                                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |cntr_l3m:auto_generated|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc|lpm_counter:\d2:lpm_counter_component|cntr_l3m:auto_generated                                                                                                                                                                                                                                                                                                    ; work         ;
;          |alt_cusp150_reg:din0_6_stage_1_id_1347|                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_6_stage_1_id_1347                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:din0_6_stage_2_id_1350|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_6_stage_2_id_1350                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:din0_justread_0_id_838_line378|                                                                       ; 3.0 (3.0)            ; 9.0 (9.0)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_justread_0_id_838_line378                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs|                                                                             ; 1.0 (1.0)            ; 3.4 (3.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_non_img_buffer_regs                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_17|                                                                          ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_non_img_buffer_regs_17                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:din0_non_img_buffer_regs_175|                                                                         ; 0.0 (0.0)            ; 3.3 (3.3)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_non_img_buffer_regs_175                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:header_type_0_0_id_822_line232|                                                                       ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:header_type_0_0_id_822_line232                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:just_read_din0_1_id_829_line233|                                                                      ; 0.5 (0.5)            ; 12.3 (12.3)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:just_read_din0_1_id_829_line233                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:plane_regs|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:plane_regs                                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:plane_regs_23|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:plane_regs_23                                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:plane_regs_232|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:plane_regs_232                                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:width_id_819_line115|                                                                                 ; 1.0 (1.0)            ; 9.0 (9.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:width_id_819_line115                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:x_cnt_orig_0_id_831_line394|                                                                          ; 2.0 (2.0)            ; 9.0 (9.0)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:x_cnt_orig_0_id_831_line394                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;       |Qsys_alt_vip_mix_0:alt_vip_mix_0|                                                                                        ; 520.7 (98.9)         ; 586.3 (102.5)                    ; 65.6 (3.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 775 (165)           ; 964 (120)                 ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0                                                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:ctrl_offset_au|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:ctrl_offset_au                                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |ALT_CUSP150_AU:fu_id_4212_line629_70|                                                                                 ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:fu_id_4212_line629_70                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:i_id_2612_line409|                                                                                     ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:i_id_2612_line409                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |ALT_CUSP150_AU:j_cp1_id_2619_line605|                                                                                 ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_cp1_id_2619_line605                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:j_id_2622_line606|                                                                                     ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_id_2622_line606                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |ALT_CUSP150_AU:k_id_2632_line311|                                                                                     ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:k_id_2632_line311                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au|                                                                                          ; 1.0 (1.0)            ; 3.5 (3.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au                                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au_47|                                                                                       ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au_47                                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au_472|                                                                                      ; -0.3 (-0.3)          ; 4.0 (4.0)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au_472                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au_473|                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au_473                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au_474|                                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au_474                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:pixel_sum_au_475|                                                                                      ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:pixel_sum_au_475                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:width_counter_id_2654_line304|                                                                         ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:width_counter_id_2654_line304                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |ALT_CUSP150_AU:x_max_au|                                                                                              ; 3.6 (3.6)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au                                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |ALT_CUSP150_AU:x_max_au_1|                                                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1                                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AU:x_min_au_1|                                                                                            ; 3.5 (3.5)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1                                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AU:y_max_au_1|                                                                                            ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:y_max_au_1                                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;             |altsyncram:\ds1:altsyncram_component|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component                                                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_b2o1:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component|altsyncram_b2o1:auto_generated                                                                                                                                                                                                                                                                        ; work         ;
;          |ALT_CUSP150_AVALON_ST_OUTPUT:dout|                                                                                    ; 17.7 (17.7)          ; 17.7 (17.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_avalon_st_input:din_0|                                                                                    ; 50.7 (50.7)          ; 53.3 (53.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_avalon_st_input:din_1|                                                                                    ; 51.0 (51.0)          ; 56.3 (56.3)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_cmp:fu_id_3690_line479_65|                                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_3690_line479_65                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_3754_line479_65|                                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_3754_line479_65                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_3840_line603_28|                                                                                ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_3840_line603_28                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_3902_line606_65|                                                                                ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_3902_line606_65                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4274_line637_96|                                                                                ; 6.5 (6.5)            ; 6.6 (6.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_4274_line637_96                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4348_line638_72|                                                                                ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_4348_line638_72                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4422_line639_68|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_4422_line639_68                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4484_line639_122|                                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_4484_line639_122                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4723_line253_47|                                                                                ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_cmp:fu_id_4723_line253_47                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_fifo:to_output|                                                                                           ; 60.2 (14.0)          ; 63.2 (16.3)                      ; 3.0 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (22)             ; 113 (28)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output                                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;             |alt_cusp150_general_fifo:the_fifo|                                                                                 ; 46.2 (0.0)           ; 46.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;                |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                             ; 6.7 (6.7)            ; 7.0 (7.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                                                    ; qsys         ;
;                |alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|                                                      ; 39.0 (39.0)          ; 39.3 (39.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo                                                                                                                                                                                                                                                             ; qsys         ;
;                |alt_cusp150_one_bit_delay:rdreq_delayer|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_one_bit_delay:rdreq_delayer                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_muxbin2:backgroundpatternwidth_id_2588_line148_d_muxinst|                                                 ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxbin2:backgroundpatternwidth_id_2588_line148_d_muxinst                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_muxbin2:just_read_reg_39_d_muxinst|                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxbin2:just_read_reg_39_d_muxinst                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxbin2:just_read_reg_d_muxinst|                                                                          ; 5.4 (5.4)            ; 5.4 (5.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxbin2:just_read_reg_d_muxinst                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_muxbin2:packetdimensions_reg_1103_d_muxinst|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxbin2:packetdimensions_reg_1103_d_muxinst                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_muxbin2:x_max_au_l_muxinst|                                                                               ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxbin2:x_max_au_l_muxinst                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_muxhot16:control_addr_muxinst|                                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:control_addr_muxinst                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_muxhot16:dout_seteop_trigger_muxinst|                                                                     ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:dout_seteop_trigger_muxinst                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_muxhot16:dout_takeb_muxinst|                                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:dout_takeb_muxinst                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst|                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_muxhot16:to_output_readnext_trigger_muxinst|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:to_output_readnext_trigger_muxinst                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_muxhot16:to_output_wdata_muxinst|                                                                         ; 15.7 (15.7)          ; 17.8 (17.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:to_output_wdata_muxinst                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_muxhot16:to_output_writenext_trigger_muxinst|                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_muxhot16:to_output_writenext_trigger_muxinst                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_pc:pc0|                                                                                                   ; 11.8 (8.2)           ; 11.8 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0                                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cntr_m3m:auto_generated|                                                                                        ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |alt_cusp150_pc:pc1|                                                                                                   ; 5.2 (1.7)            ; 5.3 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1                                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cntr_m3m:auto_generated|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |alt_cusp150_reg:background_eop_0_id_2625_line629|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_0_id_2625_line629                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:background_eop_1_id_2627_line629|                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_1_id_2627_line629                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:background_eop_1_stage_1_id_5878|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_1_stage_1_id_5878                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:background_eop_1_stage_2_id_5881|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_1_stage_2_id_5881                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:backgroundpatternwidth_id_2588_line148|                                                               ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:backgroundpatternwidth_id_2588_line148                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:cond205_0_id_2645|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:cond205_0_id_2645                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:cond288_0_id_2659|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:cond288_0_id_2659                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:cond540_0_id_2610|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:cond540_0_id_2610                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:ctrl_packet_height_reg|                                                                               ; 1.2 (1.2)            ; 5.5 (5.5)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:ctrl_packet_width_reg|                                                                                ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_width_reg                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_reg:din_0_10_stage_1_id_5875|                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:din_0_10_stage_1_id_5875                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:discard_complete_0_id_2615_line758|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:discard_complete_0_id_2615_line758                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:discard_complete_1_id_2617_line758|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:discard_complete_1_id_2617_line758                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:eop_0_comb_id_5863|                                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_0_comb_id_5863                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:eop_1_comb_id_5866|                                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_1_comb_id_5866                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:eop_id_2651_line303|                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_id_2651_line303                                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |alt_cusp150_reg:headertype_0_id_2596_line463|                                                                         ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:headertype_0_id_2596_line463                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:headertype_1_id_2602_line463|                                                                         ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:headertype_1_id_2602_line463                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:heights_reg|                                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:heights_reg                                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:heights_reg_43|                                                                                       ; 2.8 (2.8)            ; 4.7 (4.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:heights_reg_43                                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:isbackgroundlayer_id_2629_line166|                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:isbackgroundlayer_id_2629_line166                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:iscontrolpacket_0_id_2643_line165|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:iscontrolpacket_0_id_2643_line165                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:isnotimagedata_0_id_2641_line164|                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:isnotimagedata_0_id_2641_line164                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:ispreviousendpacket_reg|                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ispreviousendpacket_reg                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_reg:just_read_reg|                                                                                        ; 7.0 (7.0)            ; 7.4 (7.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg                                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:just_read_reg_39|                                                                                     ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg_39                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_2_comb_id_5899|                                                                       ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_1_2_comb_id_5899                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_3_comb_id_5905|                                                                       ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_1_3_comb_id_5905                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_2_2_comb_id_5902|                                                                       ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_2_2_comb_id_5902                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:layer_active_reg|                                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:layer_active_reg                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:mix_this_layer_1_0_stage_1_id_5869|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:mix_this_layer_1_0_stage_1_id_5869                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:mix_this_layer_1_0_stage_2_id_5872|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:mix_this_layer_1_0_stage_2_id_5872                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:mix_this_layer_reg|                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:mix_this_layer_reg                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145|                                                             ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:notdisabled_0_id_2594_line467|                                                                        ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:notdisabled_0_id_2594_line467                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:notdisabled_1_id_2600_line467|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:notdisabled_1_id_2600_line467                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:op_3099_comb_id_5896|                                                                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:op_3099_comb_id_5896                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:output_read_5_stage_1_id_5893|                                                                        ; 6.0 (6.0)            ; 7.8 (7.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_5_stage_1_id_5893                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:output_read_reg|                                                                                      ; 6.3 (6.3)            ; 9.3 (9.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_110|                                                                             ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_110                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_1102|                                                                            ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_1102                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_1103|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_1103                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:pixel_output_0_0_comb_id_5884|                                                                        ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:pixel_output_0_0_comb_id_5884                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:pixel_output_1_0_comb_id_5887|                                                                        ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:pixel_output_1_0_comb_id_5887                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:pixel_output_2_0_comb_id_5890|                                                                        ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:pixel_output_2_0_comb_id_5890                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:replyflag_id_2635_line146|                                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:replyflag_id_2635_line146                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:widths_reg|                                                                                           ; 3.2 (3.2)            ; 6.0 (6.0)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:widths_reg                                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:widths_reg_41|                                                                                        ; 2.5 (2.5)            ; 5.8 (5.8)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:widths_reg_41                                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:wordaddress_0_id_2592_line216|                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:wordaddress_0_id_2592_line216                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:wordaddress_4_id_2608_line216|                                                                        ; 1.7 (1.7)            ; 2.7 (2.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:wordaddress_4_id_2608_line216                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:y_min_reg_1|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:y_min_reg_1                                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;       |Qsys_alt_vip_vfb_0:alt_vip_vfb_0|                                                                                        ; 852.5 (82.4)         ; 1027.8 (87.1)                    ; 178.4 (4.7)                                       ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 1391 (145)          ; 1674 (117)                ; 0 (0)         ; 72192             ; 9     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |ALT_CUSP150_AU:fu_id_6146_line527_89|                                                                                 ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:fu_id_6146_line527_89                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:vfb_check_field_height_au|                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_field_height_au                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |ALT_CUSP150_AU:vfb_check_samples_width_au|                                                                            ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_samples_width_au                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_current_packet_id_au|                                                                       ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_current_packet_id_au                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_length_cnt_4_id_3503_line897|                                                               ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_4_id_3503_line897                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897|                                                                 ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897|                                                                 ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_packet_read_address_au|                                                                     ; 12.7 (12.7)          ; 14.5 (14.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_packet_read_address_au                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |ALT_CUSP150_AU:vfb_reader_read_address_au|                                                                            ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_read_address_au                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_first_packet_id_au|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_first_packet_id_au                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_length_counter_au|                                                                          ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_length_counter_au                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_next_to_last_packet_id_au|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_next_to_last_packet_id_au                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_overflow_trigger_au|                                                                        ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_overflow_trigger_au                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_packet_write_address_au|                                                                    ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_packet_write_address_au                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_word_counter_au|                                                                            ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_au                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au|                                                                    ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |ALT_CUSP150_AU:vfb_writer_write_address_au|                                                                           ; 15.5 (15.5)          ; 16.2 (16.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_write_address_au                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |ALT_CUSP150_AU:wrap_packet_id_id_3496_line1077|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:wrap_packet_id_id_3496_line1077                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |ALT_CUSP150_AVALON_ST_OUTPUT:dout|                                                                                    ; 12.1 (12.1)          ; 11.7 (11.7)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_avalon_mm_bursting_master_fifo:read_master|                                                               ; 173.0 (124.9)        ; 182.8 (132.5)                    ; 9.8 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 285 (199)           ; 283 (189)                 ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;             |alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|                                                            ; 26.5 (0.0)           ; 28.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 48 (0)                    ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                                                                                                      ; qsys         ;
;                |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                             ; 15.5 (15.0)          ; 17.3 (16.2)                      ; 1.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 27 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                   ; qsys         ;
;                   |alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                   ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                         ; qsys         ;
;                |alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                         ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                                                                               ; qsys         ;
;                   |altsyncram:ram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                                                                                ; work         ;
;                      |altsyncram_11s1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated                                                                                                                                                                 ; work         ;
;             |alt_cusp150_general_fifo:cmd_fifo|                                                                                 ; 21.6 (0.0)           ; 22.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo                                                                                                                                                                                                                                                                                           ; qsys         ;
;                |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                        ; qsys         ;
;                |alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|                                                      ; 20.3 (20.1)          ; 20.8 (20.5)                      ; 0.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo                                                                                                                                                                                                                                 ; qsys         ;
;                   |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_avalon_mm_bursting_master_fifo:write_master|                                                              ; 204.8 (100.0)        ; 236.1 (119.8)                    ; 31.2 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 330 (149)           ; 414 (206)                 ; 0 (0)         ; 47616             ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;             |alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|                                                               ; 26.5 (0.0)           ; 29.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 50 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo                                                                                                                                                                                                                                                                        ; qsys         ;
;                |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                             ; 16.5 (16.0)          ; 19.2 (17.7)                      ; 2.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 28 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                     ; qsys         ;
;                   |alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                           ; qsys         ;
;                |alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 22 (22)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                                                                                 ; qsys         ;
;                   |altsyncram:ram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_11s1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated                                                                                                                                                                   ; work         ;
;             |alt_cusp150_general_fifo:cmd_fifo|                                                                                 ; 78.3 (2.0)           ; 87.2 (2.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (4)             ; 158 (2)                   ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo                                                                                                                                                                                                                                                                                          ; qsys         ;
;                |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                             ; 16.1 (14.5)          ; 17.2 (15.3)                      ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 25 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                       ; qsys         ;
;                   |alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                   ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                                             ; qsys         ;
;                |alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                        ; 42.2 (40.8)          ; 48.5 (47.0)                      ; 6.3 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (66)             ; 91 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                                                                                                                  ; qsys         ;
;                   |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                               ; qsys         ;
;                |alt_cusp150_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                                                                                                          ; qsys         ;
;                |alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                         ; 17.4 (9.0)           ; 18.5 (9.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 38 (24)                   ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                                                                                                   ; qsys         ;
;                   |alt_cusp150_fifo_usedw_calculator:usedw_calculator|                                                          ; 8.1 (7.1)            ; 9.5 (8.0)                        ; 1.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                ; qsys         ;
;                      |alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                      ; qsys         ;
;                   |altsyncram:ram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                                                                                                    ; work         ;
;                      |altsyncram_trr1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated                                                                                                                                                                                     ; work         ;
;          |alt_cusp150_avalon_st_input:din|                                                                                      ; 71.0 (71.0)          ; 86.0 (86.0)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4827_line325_93|                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_4827_line325_93                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4843_line325_52|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_4843_line325_52                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_4859_line201_52|                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_4859_line201_52                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_5029_line202_58|                                                                                ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_5029_line202_58                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_5552_line696_38|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_5552_line696_38                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_6252_line563_105|                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_6252_line563_105                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_cmp:fu_id_6435_line933_38|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_6435_line933_38                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_cmp:fu_id_6673_line1062_114|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_6673_line1062_114                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_cmp:fu_id_6689_line1063_112|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_6689_line1063_112                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_cmp:fu_id_6771_line1188_29|                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_cmp:fu_id_6771_line1188_29                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_muxbin2:msg_buffer_id_3400_line170_d_muxinst|                                                             ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_buffer_id_3400_line170_d_muxinst                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxbin2:msg_field_height_id_3408_line174_d_muxinst|                                                       ; 4.0 (4.0)            ; 4.1 (4.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_field_height_id_3408_line174_d_muxinst                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxbin2:msg_field_interlace_id_3412_line176_d_muxinst|                                                    ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_field_interlace_id_3412_line176_d_muxinst                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_muxbin2:msg_field_width_id_3404_line172_d_muxinst|                                                        ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_field_width_id_3404_line172_d_muxinst                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_muxbin2:msg_first_packet_id_3424_line222_d_muxinst|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_first_packet_id_3424_line222_d_muxinst                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxbin2:msg_next_to_last_packet_id_3428_line223_d_muxinst|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_next_to_last_packet_id_3428_line223_d_muxinst                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_muxbin2:msg_samples_in_field_id_3416_line178_d_muxinst|                                                   ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_samples_in_field_id_3416_line178_d_muxinst                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_muxbin2:msg_words_in_field_id_3420_line180_d_muxinst|                                                     ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:msg_words_in_field_id_3420_line180_d_muxinst                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_muxbin2:packetdimensions_reg_138_d_muxinst|                                                               ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:packetdimensions_reg_138_d_muxinst                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_muxbin2:read_master_addr_muxinst|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:read_master_addr_muxinst                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_muxbin2:read_master_len_be_muxinst|                                                                       ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:read_master_len_be_muxinst                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxbin2:vfb_check_samples_width_au_l_muxinst|                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:vfb_check_samples_width_au_l_muxinst                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_muxbin2:vfb_check_samples_width_au_sload_muxinst|                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:vfb_check_samples_width_au_sload_muxinst                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_muxbin2:vfb_writer_write_address_au_l_muxinst|                                                            ; 5.3 (5.3)            ; 6.5 (6.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:vfb_writer_write_address_au_l_muxinst                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_muxbin2:write_master_push_input_muxinst|                                                                  ; 6.5 (6.5)            ; 8.8 (8.8)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:write_master_push_input_muxinst                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |alt_cusp150_muxhot16:dout_eop_muxinst|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:dout_eop_muxinst                                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_muxhot16:dout_takeb_trigger_muxinst|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:dout_takeb_trigger_muxinst                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_muxhot16:dout_wdata_muxinst|                                                                              ; 4.5 (4.5)            ; 6.4 (6.4)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:dout_wdata_muxinst                                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_muxhot16:pc0_usenextpc_trigger_muxinst|                                                                   ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:pc0_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst|                                                                   ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_muxhot16:read_master_pull_pull_trigger_muxinst|                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:read_master_pull_pull_trigger_muxinst                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_muxhot16:vfb_writer_word_counter_au_enable_muxinst|                                                       ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:vfb_writer_word_counter_au_enable_muxinst                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_muxhot16:write_master_cenable_trigger_muxinst|                                                            ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:write_master_cenable_trigger_muxinst                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_pc:pc0|                                                                                                   ; 4.5 (1.0)            ; 4.7 (1.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (2)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0                                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cntr_m3m:auto_generated|                                                                                        ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |alt_cusp150_pc:pc1|                                                                                                   ; 4.7 (1.2)            ; 5.7 (2.0)                        ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (2)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1                                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                             ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cntr_m3m:auto_generated|                                                                                        ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |alt_cusp150_pulling_width_adapter:read_master_pull|                                                                   ; 3.5 (3.5)            ; 14.0 (14.0)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:burst_trigger_0_id_3461_line563|                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:burst_trigger_0_id_3461_line563                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:cond1113_0_id_3517|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_id_3517                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:cond1113_0_stage_1_id_8542|                                                                           ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_stage_1_id_8542                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond1113_0_stage_2_id_8545|                                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_stage_2_id_8545                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond1113_0_stage_3_id_8548|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_stage_3_id_8548                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond1203_0_id_3512|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_id_3512                                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:cond1203_0_stage_1_id_8554|                                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_1_id_8554                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond1203_0_stage_2_id_8557|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_2_id_8557                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond1203_0_stage_3_id_8560|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_3_id_8560                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:cond290_0_id_3467|                                                                                    ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond290_0_id_3467                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:cond568_0_id_3463|                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond568_0_id_3463                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:cond588_0_id_3455|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond588_0_id_3455                                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:din_11_stage_1_id_8506|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:din_11_stage_1_id_8506                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:din_11_stage_2_id_8509|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:din_11_stage_2_id_8509                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:drop_0_id_3457_line345|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:drop_0_id_3457_line345                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:empty_image_0_comb_id_8551|                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:empty_image_0_comb_id_8551                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:iscontrolpacket_0_id_3445_line202|                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:iscontrolpacket_0_id_3445_line202                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:isnotimagedata_0_id_3443_line144|                                                                     ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:isnotimagedata_0_id_3443_line144                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:ispreviousendpacket_0_comb_id_8404|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:ispreviousendpacket_0_comb_id_8404                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:ispreviousendpacket_1_comb_id_8416|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:ispreviousendpacket_1_comb_id_8416                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:ispreviousendpacket_2_comb_id_8434|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:ispreviousendpacket_2_comb_id_8434                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:justreadaccesswire_3_comb_id_8419|                                                                    ; -0.3 (-0.3)          ; 1.7 (1.7)                        ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadaccesswire_3_comb_id_8419                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:justreadaccesswire_4_comb_id_8422|                                                                    ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadaccesswire_4_comb_id_8422                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:justreadaccesswire_6_comb_id_8437|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadaccesswire_6_comb_id_8437                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:justreadaccesswire_7_comb_id_8440|                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadaccesswire_7_comb_id_8440                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_1_comb_id_8407|                                                                       ; 0.7 (0.7)            ; 1.8 (1.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_1_comb_id_8407                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_2_comb_id_8413|                                                                       ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_2_comb_id_8413                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_4_comb_id_8425|                                                                       ; 0.1 (0.1)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_4_comb_id_8425                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_5_comb_id_8431|                                                                       ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_5_comb_id_8431                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_7_comb_id_8443|                                                                       ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_7_comb_id_8443                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_1_8_comb_id_8449|                                                                       ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_1_8_comb_id_8449                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_2_1_comb_id_8410|                                                                       ; 0.3 (0.3)            ; 2.3 (2.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_2_1_comb_id_8410                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_2_2_comb_id_8428|                                                                       ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_2_2_comb_id_8428                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:justreadqueue_2_3_comb_id_8446|                                                                       ; 0.1 (0.1)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_2_3_comb_id_8446                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:loop_repeat_0_id_3459_line367|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:loop_repeat_0_id_3459_line367                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:loop_repeat_0_id_3510_line1148|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:loop_repeat_0_id_3510_line1148                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:msg_buffer_id_3400_line170|                                                                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_buffer_id_3400_line170                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:msg_buffer_reply_id_3395_line162|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_buffer_reply_id_3395_line162                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:msg_field_height_id_3408_line174|                                                                     ; 4.0 (4.0)            ; 4.1 (4.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_field_height_id_3408_line174                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:msg_field_interlace_id_3412_line176|                                                                  ; 1.3 (1.3)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_field_interlace_id_3412_line176                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |alt_cusp150_reg:msg_field_width_id_3404_line172|                                                                      ; 4.1 (4.1)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_field_width_id_3404_line172                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:msg_first_packet_id_3424_line222|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_first_packet_id_3424_line222                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:msg_next_to_last_packet_id_3428_line223|                                                              ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_next_to_last_packet_id_3428_line223                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_reg:msg_packets_sample_length_reg|                                                                        ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_packets_sample_length_reg                                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:msg_packets_word_length_reg|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_packets_word_length_reg                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:msg_samples_in_field_id_3416_line178|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_samples_in_field_id_3416_line178                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:msg_words_in_field_id_3420_line180|                                                                   ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_words_in_field_id_3420_line180                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:no_last_burst_0_id_3447_line301|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:no_last_burst_0_id_3447_line301                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:no_last_burst_0_id_3453_line585|                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:no_last_burst_0_id_3453_line585                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:op_2414_comb_0_id_8518|                                                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_2414_comb_0_id_8518                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:op_2414_comb_id_8515|                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_2414_comb_id_8515                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:op_3528_comb_0_id_8533|                                                                               ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_3528_comb_0_id_8533                                                                                                                                                                                                                                                                                                                                             ; qsys         ;
;          |alt_cusp150_reg:op_3528_comb_id_8530|                                                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_3528_comb_id_8530                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:op_4681_comb_id_8521|                                                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_4681_comb_id_8521                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:op_4696_comb_id_8536|                                                                                 ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_4696_comb_id_8536                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:op_4697_comb_id_8539|                                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_4697_comb_id_8539                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:output_reg|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg                                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:output_reg_175|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_175                                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:output_reg_1752|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1752                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1753|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1753                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1754|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1754                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1755|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1755                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1756|                                                                                      ; 0.2 (0.2)            ; 1.7 (1.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1756                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1757|                                                                                      ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1757                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:output_reg_1758|                                                                                      ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:output_reg_1758                                                                                                                                                                                                                                                                                                                                                    ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg|                                                                                 ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg                                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_138|                                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg_138                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_1382|                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg_1382                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:packetdimensions_reg_1383|                                                                            ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg_1383                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:read_to_write_ack_id_3472_line156|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:read_to_write_ack_id_3472_line156                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:read_to_write_buf_id_3475_line160|                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:read_to_write_buf_id_3475_line160                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:reader_packets_sample_length_0_id_3490_line878|                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:reader_packets_sample_length_0_id_3490_line878                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:reader_packets_word_length_0_id_3492_line880|                                                         ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:reader_packets_word_length_0_id_3492_line880                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:repeat_0_id_3508_line1140|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:repeat_0_id_3508_line1140                                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:sizemismatch_reg|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:sizemismatch_reg                                                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:vfb_check_samples_width_1_stage_1_id_8503|                                                            ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_check_samples_width_1_stage_1_id_8503                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_buffer_id_3469_line865|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_buffer_id_3469_line865                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_field_height_0_id_3482_line775|                                                            ; 1.4 (1.4)            ; 6.8 (6.8)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_field_height_0_id_3482_line775                                                                                                                                                                                                                                                                                                                          ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_field_interlace_0_id_3486_line777|                                                         ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_field_interlace_0_id_3486_line777                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_field_width_0_id_3478_line773|                                                             ; -0.2 (-0.2)          ; 7.8 (7.8)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_field_width_0_id_3478_line773                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_length_cnt_3_id_3499_line897|                                                              ; 1.3 (1.3)            ; 9.5 (9.5)                        ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_length_cnt_3_id_3499_line897                                                                                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_packet_base_address_0_id_3494_line873|                                                     ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_packet_base_address_0_id_3494_line873                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_samples_in_field_0_id_3480_line889|                                                        ; 1.3 (1.3)            ; 9.0 (9.0)                        ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_samples_in_field_0_id_3480_line889                                                                                                                                                                                                                                                                                                                      ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898|                                                                ; 3.0 (3.0)            ; 6.4 (6.4)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898                                                                                                                                                                                                                                                                                                                              ; qsys         ;
;          |alt_cusp150_reg:vfb_reader_words_in_field_0_id_3484_line891|                                                          ; 4.1 (4.1)            ; 6.9 (6.9)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_words_in_field_0_id_3484_line891                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:vfb_samples_width_0_id_3451_line255|                                                                  ; 2.2 (2.2)            ; 7.9 (7.9)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_samples_width_0_id_3451_line255                                                                                                                                                                                                                                                                                                                                ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_buffer_id_3432_line228|                                                                    ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_buffer_id_3432_line228                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_field_height_reg|                                                                          ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_height_reg                                                                                                                                                                                                                                                                                                                                        ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_field_interlace_reg|                                                                       ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_interlace_reg                                                                                                                                                                                                                                                                                                                                     ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_field_width_reg|                                                                           ; 2.5 (2.5)            ; 6.9 (6.9)                        ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg                                                                                                                                                                                                                                                                                                                                         ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_just_read_reg|                                                                             ; 8.3 (8.3)            ; 9.5 (9.5)                        ; 1.7 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_just_read_reg                                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_overflow_flag_reg|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_overflow_flag_reg                                                                                                                                                                                                                                                                                                                                       ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_packet_base_address_0_id_3441_line204|                                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packet_base_address_0_id_3441_line204                                                                                                                                                                                                                                                                                                                   ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_packets_sample_length_reg|                                                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packets_sample_length_reg                                                                                                                                                                                                                                                                                                                               ; qsys         ;
;          |alt_cusp150_reg:vfb_writer_packets_word_length_reg|                                                                   ; 0.9 (0.9)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packets_word_length_reg                                                                                                                                                                                                                                                                                                                                 ; qsys         ;
;          |alt_cusp150_reg:word_counter_trigger_flag_0_comb_id_8512|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:word_counter_trigger_flag_0_comb_id_8512                                                                                                                                                                                                                                                                                                                           ; qsys         ;
;          |alt_cusp150_reg:write_to_read_ack_id_3438_line164|                                                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:write_to_read_ack_id_3438_line164                                                                                                                                                                                                                                                                                                                                  ; qsys         ;
;       |Qsys_hps_0:hps_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_hps_0_fpga_interfaces:fpga_interfaces|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_hps_0_hps_io:hps_io|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |Qsys_hps_0_hps_io_border:border|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;                |hps_sdram:hps_sdram_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                   ; Qsys         ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                             ; Qsys         ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                   ; Qsys         ;
;                   |hps_sdram_p0:p0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                             ; Qsys         ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                      ; Qsys         ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                   ; Qsys         ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                              ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                  ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                    ; Qsys         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                   ; Qsys         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                   ; Qsys         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                   ; Qsys         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                    ; Qsys         ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                     ; Qsys         ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                            ; Qsys         ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                               ; Qsys         ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                ; Qsys         ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                            ; Qsys         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                       ; Qsys         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                           ; Qsys         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                       ; Qsys         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                           ; Qsys         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                       ; Qsys         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                           ; Qsys         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                       ; Qsys         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                           ; Qsys         ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                             ; Qsys         ;
;                   |hps_sdram_pll:pll|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                ; Qsys         ;
;       |Qsys_key:key|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;       |Qsys_led:led|                                                                                                            ; 3.3 (3.3)            ; 8.1 (8.1)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_pwdn_n|                                                                                            ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;       |Qsys_mipi_pwdn_n:mipi_reset_n|                                                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;       |Qsys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 405.8 (0.0)          ; 488.3 (0.0)                      ; 82.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 650 (0)             ; 705 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 32.3 (32.3)          ; 37.4 (37.4)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                     ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 1.8 (1.0)            ; 1.8 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                 ; 31.3 (0.0)           ; 37.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 31.3 (30.0)          ; 37.3 (36.2)                      ; 6.0 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 88 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                 ; 1.7 (0.0)            ; 3.1 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 1.7 (0.3)            ; 3.1 (0.8)                        ; 1.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                 ; 46.7 (0.0)           ; 95.2 (0.0)                       ; 48.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 264 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 46.7 (45.8)          ; 95.2 (93.5)                      ; 48.5 (47.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 264 (260)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                 ; 85.7 (12.0)          ; 91.0 (13.0)                      ; 5.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (21)             ; 132 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                               ; 50.8 (50.8)          ; 54.0 (54.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                                                                                   ; Qsys         ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                              ; 5.8 (5.8)            ; 6.5 (6.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                                                                                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                          ; 17.1 (17.1)          ; 17.5 (17.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|                                                     ; 112.2 (0.0)          ; 122.9 (0.0)                      ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 112.2 (94.1)         ; 122.9 (98.6)                     ; 10.7 (4.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (186)           ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; Qsys         ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                        ; 18.2 (9.3)           ; 24.3 (12.8)                      ; 6.2 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                   ; Qsys         ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                               ; 7.5 (0.0)            ; 10.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                     ; Qsys         ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 7.5 (7.5)            ; 10.0 (10.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                          ; Qsys         ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                               ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                     ; Qsys         ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                          ; Qsys         ;
;          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|                                                     ; 64.5 (0.0)           ; 67.3 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (0)             ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 64.5 (57.8)          ; 67.3 (60.2)                      ; 2.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (112)           ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; Qsys         ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                        ; 6.7 (3.3)            ; 7.1 (3.5)                        ; 0.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                   ; Qsys         ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                               ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                     ; Qsys         ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                          ; Qsys         ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                               ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                     ; Qsys         ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                               ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                          ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|                                                         ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|                                               ; 24.6 (24.6)          ; 25.4 (25.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|                                                    ; 4.8 (4.8)            ; 5.8 (5.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;       |Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                ; 1369.1 (0.0)         ; 1615.9 (0.0)                     ; 247.3 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2247 (0)            ; 2357 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                           ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                       ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                             ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                               ; 19.5 (17.5)          ; 20.8 (18.6)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (65)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                           ; 13.6 (11.3)          ; 13.6 (11.7)                      ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                           ; 13.3 (10.9)          ; 14.8 (12.3)                      ; 1.5 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                           ; 18.4 (14.7)          ; 20.0 (16.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004|                                                                           ; 7.4 (5.4)            ; 8.1 (6.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (18)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005|                                                                           ; 16.9 (13.6)          ; 17.3 (14.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (39)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                           ; 8.1 (6.3)            ; 8.1 (6.8)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (18)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007|                                                                           ; 7.9 (6.3)            ; 8.6 (6.8)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (18)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008|                                                                           ; 12.9 (9.6)           ; 13.7 (10.3)                      ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009|                                                                           ; 13.2 (9.8)           ; 14.3 (10.9)                      ; 1.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_mm_interconnect_1_router:router|                                                                                 ; 12.2 (12.2)          ; 13.8 (13.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |Qsys_mm_interconnect_1_router:router_001|                                                                             ; 10.5 (10.5)          ; 12.7 (12.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux:rsp_demux|                                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux:rsp_demux_003|                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                             ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                                                                   ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_002|                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_005|                                                                   ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_008|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_009|                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                               ; 20.6 (20.6)          ; 20.7 (20.7)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                           ; 67.6 (67.6)          ; 71.2 (71.2)                      ; 3.7 (3.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 161 (161)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|                                                         ; 11.7 (11.7)          ; 18.7 (18.7)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;          |altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|                                                           ; 18.8 (18.8)          ; 26.4 (26.4)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|                                                    ; 23.7 (23.7)          ; 29.3 (29.3)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|                                                      ; 20.6 (20.6)          ; 25.4 (25.4)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|                                           ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|                                             ; 15.8 (15.8)          ; 21.6 (21.6)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|                                             ; 8.3 (8.3)            ; 9.1 (9.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|                                               ; 18.9 (18.9)          ; 19.1 (19.1)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|                                                                        ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                          ; 16.7 (16.7)          ; 18.8 (18.8)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                        ; 10.7 (10.7)          ; 10.9 (10.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                          ; 18.1 (18.1)          ; 18.8 (18.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|                                                                ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                      ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|                                                                  ; 19.6 (19.6)          ; 19.6 (19.6)                      ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|                                                               ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|                                                                 ; 19.2 (19.2)          ; 20.3 (20.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                         ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                           ; 16.3 (16.3)          ; 17.9 (17.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                      ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                        ; 12.8 (12.8)          ; 19.5 (19.5)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                     ; 20.4 (0.0)           ; 67.1 (0.0)                       ; 46.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 20.4 (19.4)          ; 67.1 (65.4)                      ; 46.7 (46.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 150 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                 ; 23.2 (0.0)           ; 46.4 (0.0)                       ; 23.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 23.2 (21.9)          ; 46.4 (45.1)                      ; 23.3 (23.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 120 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                 ; 8.8 (0.0)            ; 39.2 (0.0)                       ; 30.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 8.8 (8.0)            ; 39.2 (37.4)                      ; 30.4 (29.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 88 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                 ; 16.1 (0.0)           ; 35.7 (0.0)                       ; 19.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 16.1 (15.3)          ; 35.7 (34.2)                      ; 19.6 (18.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 90 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                 ; 8.4 (0.0)            ; 11.7 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 8.4 (7.9)            ; 11.7 (10.6)                      ; 3.3 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                 ; 31.6 (0.0)           ; 39.2 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 31.6 (30.5)          ; 39.2 (37.9)                      ; 7.6 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                 ; 7.2 (0.0)            ; 12.9 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 7.2 (6.1)            ; 12.9 (12.0)                      ; 5.7 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                 ; 16.0 (0.0)           ; 28.3 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                          ; 16.0 (15.3)          ; 28.3 (26.7)                      ; 12.3 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; Qsys         ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                 ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                            ; 60.4 (34.8)          ; 61.9 (35.1)                      ; 1.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (80)            ; 27 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                             ; 25.6 (25.6)          ; 26.8 (26.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|                                                      ; 62.5 (0.0)           ; 63.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 62.5 (62.5)          ; 63.8 (63.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (98)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                            ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                      ; Qsys         ;
;          |altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|                                                 ; 66.9 (0.0)           ; 71.8 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 66.9 (66.9)          ; 71.8 (71.6)                      ; 4.9 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (91)             ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; Qsys         ;
;          |altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|                                        ; 49.5 (0.0)           ; 52.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                              ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 49.5 (49.2)          ; 52.0 (51.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                              ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                        ; Qsys         ;
;          |altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|                                          ; 50.7 (0.0)           ; 53.2 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                                ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 50.7 (50.4)          ; 53.2 (52.9)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                          ; Qsys         ;
;          |altera_merlin_burst_adapter:key_s1_burst_adapter|                                                                     ; 36.9 (0.0)           ; 37.9 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 36.9 (36.3)          ; 37.9 (37.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (56)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                           ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                                                     ; 44.2 (0.0)           ; 46.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 44.2 (43.9)          ; 46.0 (45.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                           ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|                                                             ; 42.3 (0.0)           ; 42.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 42.3 (42.1)          ; 42.7 (42.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                   ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; Qsys         ;
;          |altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|                                                            ; 42.6 (0.0)           ; 43.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 42.6 (42.3)          ; 43.0 (42.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                  ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                            ; Qsys         ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                      ; 36.3 (0.0)           ; 37.6 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 36.3 (35.6)          ; 37.6 (37.1)                      ; 1.3 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (56)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                            ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                      ; Qsys         ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                   ; 34.1 (0.0)           ; 35.1 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 34.1 (34.1)          ; 35.1 (34.8)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (50)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                         ; Qsys         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                          ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; Qsys         ;
;          |altera_merlin_slave_agent:alt_vip_mix_0_control_agent|                                                                ; 15.3 (4.7)           ; 15.9 (4.7)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent                                                                                                                                                                                                                                                                                                                      ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.2 (10.2)          ; 11.3 (11.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|                                                           ; 13.2 (2.7)           ; 13.7 (2.7)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|                                                  ; 12.2 (2.3)           ; 13.0 (2.8)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.8 (9.8)            ; 10.2 (10.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                          ; Qsys         ;
;          |altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|                                                    ; 12.1 (2.4)           ; 12.5 (2.8)                       ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                               ; 11.6 (1.5)           ; 11.6 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                               ; 14.8 (5.0)           ; 14.8 (5.3)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|                                                                       ; 14.8 (4.7)           ; 15.8 (5.3)                       ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent                                                                                                                                                                                                                                                                                                                             ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                               ; Qsys         ;
;          |altera_merlin_slave_agent:mipi_reset_n_s1_agent|                                                                      ; 15.3 (5.2)           ; 15.7 (5.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                ; 11.7 (1.7)           ; 12.5 (1.7)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                                      ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 10.0 (10.0)          ; 10.8 (10.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                             ; 11.1 (1.4)           ; 11.1 (1.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_slave_translator:alt_vip_mix_0_control_translator|                                                      ; 6.0 (6.0)            ; 8.2 (8.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|                                        ; 3.4 (3.4)            ; 5.4 (5.4)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|                                          ; 2.3 (2.3)            ; 4.5 (4.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                ; Qsys         ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                     ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                     ; 5.1 (5.1)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_reset_n_s1_translator|                                                            ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                      ; 0.3 (0.3)            ; 5.4 (5.4)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                   ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                     ; 10.2 (10.2)          ; 10.8 (10.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                     ; 7.1 (7.1)            ; 8.4 (8.4)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;       |Qsys_mm_interconnect_2:mm_interconnect_2|                                                                                ; 295.5 (0.0)          ; 317.3 (0.0)                      ; 22.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 488 (0)             ; 400 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux:cmd_mux|                                                                               ; 44.4 (41.9)          ; 50.7 (47.7)                      ; 6.3 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (123)           ; 15 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                      ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux:rsp_demux|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                      ; 9.3 (9.3)            ; 9.6 (9.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                        ; 58.7 (58.7)          ; 63.0 (63.0)                      ; 5.1 (5.1)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 32 (32)             ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                   ; 84.0 (0.0)           ; 89.1 (0.0)                       ; 5.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                         ; Qsys         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                   ; 84.0 (84.0)          ; 89.1 (89.1)                      ; 5.2 (5.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 147 (147)           ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                         ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent                                                                                                                                                                                                                                                                                                                ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|                                                 ; 20.1 (20.1)          ; 20.1 (20.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator                                                                                                                                                                                                                                                                                                       ; Qsys         ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|                                                ; 20.3 (20.3)          ; 20.8 (20.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator                                                                                                                                                                                                                                                                                                      ; Qsys         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                             ; 14.0 (2.1)           ; 16.5 (2.3)                       ; 2.6 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (6)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                     ; 11.9 (11.9)          ; 14.2 (14.2)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                               ; 22.1 (22.1)          ; 22.6 (22.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                               ; 20.3 (20.3)          ; 22.5 (22.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;       |Qsys_pll_sys:pll_sys|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                                                                                ; Qsys         ;
;          |altera_pll:altera_pll_i|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |Qsys_sdram:sdram|                                                                                                        ; 140.5 (111.0)        ; 163.4 (114.5)                    ; 22.9 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 229 (178)           ; 223 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|                                                      ; 29.5 (29.5)          ; 49.0 (49.0)                      ; 19.5 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;       |Qsys_sw:sw|                                                                                                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;       |TERASIC_CAMERA:terasic_camera_0|                                                                                         ; 224.5 (34.7)         ; 267.8 (43.7)                     ; 44.8 (9.1)                                        ; 1.5 (0.1)                        ; 0.0 (0.0)            ; 342 (66)            ; 429 (29)                  ; 0 (0)         ; 129464            ; 17    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0                                                                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |CAMERA_RGB:CAMERA_RGB_inst|                                                                                           ; 126.3 (0.0)          ; 150.5 (0.0)                      ; 25.6 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 252 (0)                   ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst                                                                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;             |Bayer2RGB:Bayer2RGB_inst|                                                                                          ; 104.8 (61.8)         ; 123.0 (82.4)                     ; 19.6 (20.8)                                       ; 1.4 (0.2)                        ; 0.0 (0.0)            ; 168 (54)            ; 190 (168)                 ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;                |Bayer_LineBuffer:Bayer_LineBuffer_Inst|                                                                         ; 16.8 (0.0)           ; 17.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 22 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst                                                                                                                                                                                                                                                                                          ; Qsys         ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 16.8 (0.0)           ; 17.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 22 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                    ; work         ;
;                      |shift_taps_tr81:auto_generated|                                                                           ; 16.8 (0.3)           ; 17.0 (0.5)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (1)              ; 22 (1)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated                                                                                                                                                                                                                     ; work         ;
;                         |altsyncram_6ej1:altsyncram2|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2                                                                                                                                                                                         ; work         ;
;                         |cntr_b6h:cntr3|                                                                                        ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3                                                                                                                                                                                                      ; work         ;
;                         |cntr_lmf:cntr1|                                                                                        ; 7.2 (6.2)            ; 7.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1                                                                                                                                                                                                      ; work         ;
;                            |cmpr_pac:cmpr6|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                                                                                                       ; work         ;
;                |add2:add2_avg3|                                                                                                 ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                         ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                              ; work         ;
;                      |par_add_qne:auto_generated|                                                                               ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |add2:add2_avg4|                                                                                                 ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                         ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                              ; work         ;
;                      |par_add_qne:auto_generated|                                                                               ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |add4:add4_avg1|                                                                                                 ; 10.9 (0.0)           ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                         ; 10.9 (0.0)           ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                              ; work         ;
;                      |par_add_tne:auto_generated|                                                                               ; 10.9 (10.9)          ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |add4:add4_avg2|                                                                                                 ; 7.2 (0.0)            ; 7.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;                   |parallel_add:parallel_add_component|                                                                         ; 7.2 (0.0)            ; 7.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                              ; work         ;
;                      |par_add_tne:auto_generated|                                                                               ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;             |CAMERA_Bayer:CAMERA_Bayer_inst|                                                                                    ; 21.5 (21.5)          ; 27.5 (27.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst                                                                                                                                                                                                                                                                                                                           ; Qsys         ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                               ; 63.5 (0.0)           ; 73.6 (0.0)                       ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 148 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                           ; 63.5 (0.0)           ; 73.6 (0.0)                       ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 148 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_0go1:auto_generated|                                                                                     ; 63.5 (12.1)          ; 73.6 (18.5)                      ; 10.1 (6.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (8)              ; 148 (48)                  ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|                                                                                 ; 12.4 (12.4)          ; 13.2 (13.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                                                                                               ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|                                                                                 ; 15.5 (15.5)          ; 16.5 (16.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_2e8:rs_dgwp|                                                                                  ; 6.8 (0.0)            ; 8.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|alt_synch_pipe_2e8:rs_dgwp                                                                                                                                                                                                                                                                                ; work         ;
;                      |dffpipe_se9:dffpipe12|                                                                                    ; 6.8 (6.8)            ; 8.1 (8.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_se9:dffpipe12                                                                                                                                                                                                                                                          ; work         ;
;                   |alt_synch_pipe_3e8:ws_dgrp|                                                                                  ; 6.0 (0.0)            ; 6.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|alt_synch_pipe_3e8:ws_dgrp                                                                                                                                                                                                                                                                                ; work         ;
;                      |dffpipe_te9:dffpipe15|                                                                                    ; 6.0 (6.0)            ; 6.7 (6.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe15                                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_rl71:fifo_ram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|altsyncram_rl71:fifo_ram                                                                                                                                                                                                                                                                                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                               ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                              ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                            ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                            ; work         ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                      ; 175.3 (48.8)         ; 206.0 (50.2)                     ; 30.7 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 272 (72)            ; 299 (44)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                       ; 30.8 (30.8)          ; 31.4 (31.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                 ; 79.2 (0.0)           ; 106.8 (0.0)                      ; 27.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 209 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                             ; Qsys         ;
;             |dcfifo:input_fifo|                                                                                                 ; 79.2 (0.0)           ; 106.8 (0.0)                      ; 27.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 209 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |dcfifo_rpq1:auto_generated|                                                                                     ; 79.2 (20.2)          ; 106.8 (35.7)                     ; 27.7 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (25)            ; 209 (71)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:rdptr_g_gray2bin|                                                                             ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:rs_dgwp_gray2bin|                                                                             ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                             ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                             ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                 ; 9.6 (9.6)            ; 10.4 (10.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                    ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                 ; 11.4 (11.4)          ; 11.7 (11.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_4e8:rs_dgwp|                                                                                  ; 4.5 (0.0)            ; 8.4 (0.0)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_4e8:rs_dgwp                                                                                                                                                                                                                                                                     ; work         ;
;                      |dffpipe_ve9:dffpipe13|                                                                                    ; 4.5 (4.5)            ; 8.4 (8.4)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_4e8:rs_dgwp|dffpipe_ve9:dffpipe13                                                                                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_5e8:ws_dgrp|                                                                                  ; 4.3 (0.0)            ; 8.4 (0.0)                        ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_5e8:ws_dgrp                                                                                                                                                                                                                                                                     ; work         ;
;                      |dffpipe_0f9:dffpipe16|                                                                                    ; 4.3 (4.3)            ; 8.4 (8.4)                        ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|alt_synch_pipe_5e8:ws_dgrp|dffpipe_0f9:dffpipe16                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_0t91:fifo_ram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|altsyncram_0t91:fifo_ram                                                                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_ue9:rs_brp|                                                                                          ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_ue9:rs_brp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_ue9:rs_bwp|                                                                                          ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_ue9:rs_bwp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_ue9:ws_brp|                                                                                          ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_ue9:ws_brp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_ue9:ws_bwp|                                                                                          ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_ue9:ws_bwp                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                               ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                               ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                  ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                         ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                         ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;       |alt_vipvfr131_vfr:alt_vip_vfr_0|                                                                                         ; 765.8 (0.0)          ; 1006.9 (0.0)                     ; 248.1 (0.0)                                       ; 7.0 (0.0)                        ; 10.0 (0.0)           ; 911 (0)             ; 1722 (0)                  ; 0 (0)         ; 8272              ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0                                                                                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;          |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                           ; 261.7 (261.7)        ; 369.3 (369.3)                    ; 109.1 (109.1)                                     ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 221 (221)           ; 634 (634)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;          |alt_vipvfr131_common_stream_output:outputter|                                                                         ; 16.2 (16.2)          ; 21.3 (21.3)                      ; 5.3 (5.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; Qsys         ;
;          |alt_vipvfr131_prc:prc|                                                                                                ; 395.8 (1.3)          ; 502.9 (1.3)                      ; 107.9 (0.0)                                       ; 0.9 (0.0)                        ; 10.0 (0.0)           ; 553 (2)             ; 908 (0)                   ; 0 (0)         ; 8272              ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                      ; 15.1 (15.1)          ; 31.2 (31.2)                      ; 16.8 (16.8)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 9 (9)               ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;             |alt_vipvfr131_prc_core:prc_core|                                                                                   ; 66.3 (66.3)          ; 95.0 (95.0)                      ; 28.8 (28.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 116 (116)           ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;             |alt_vipvfr131_prc_read_master:read_master|                                                                         ; 312.7 (0.0)          ; 375.3 (0.0)                      ; 62.6 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 426 (0)             ; 658 (0)                   ; 0 (0)         ; 8272              ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; Qsys         ;
;                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                ; 259.9 (118.0)        ; 305.5 (129.3)                    ; 45.6 (11.3)                                       ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 417 (202)           ; 521 (203)                 ; 0 (0)         ; 8272              ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; qsys         ;
;                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                             ; 57.3 (0.0)           ; 74.7 (0.0)                       ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 137 (0)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; qsys         ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                              ; 49.8 (29.8)          ; 66.8 (33.8)                      ; 16.9 (4.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (60)             ; 116 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; qsys         ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                          ; 10.8 (10.8)          ; 18.1 (18.1)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; qsys         ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                          ; 9.2 (9.2)            ; 14.8 (14.8)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; qsys         ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                          ; 7.5 (7.5)            ; 7.9 (7.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; qsys         ;
;                         |altsyncram:ram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; work         ;
;                            |altsyncram_kvr1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated                                                                       ; work         ;
;                   |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                  ; 84.6 (1.5)           ; 101.5 (1.7)                      ; 16.9 (0.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 118 (3)             ; 181 (2)                   ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; qsys         ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                              ; 3.7 (2.3)            ; 9.3 (2.7)                        ; 5.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 22 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; qsys         ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                          ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; qsys         ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                          ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; qsys         ;
;                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|            ; 0.7 (0.7)            ; 1.6 (1.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; qsys         ;
;                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|         ; 67.2 (65.7)          ; 74.8 (73.5)                      ; 7.6 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (105)           ; 144 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; qsys         ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; qsys         ;
;                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer| ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; qsys         ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                          ; 11.7 (1.0)           ; 14.8 (1.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 3 (2)               ; 11 (3)                    ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; qsys         ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                           ; 0.5 (0.5)            ; 3.3 (0.8)                        ; 2.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; qsys         ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                       ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; qsys         ;
;                         |altsyncram:ram|                                                                                        ; 10.0 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; work         ;
;                            |altsyncram_gor1:auto_generated|                                                                     ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated                                                                                            ; work         ;
;                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                       ; 52.8 (52.8)          ; 69.8 (69.8)                      ; 17.1 (17.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; qsys         ;
;          |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                     ; 24.1 (24.1)          ; 35.7 (35.7)                      ; 11.7 (11.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 40 (40)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |alt_vipvfr131_vfr_controller:controller|                                                                              ; 68.0 (68.0)          ; 77.7 (77.7)                      ; 14.2 (14.2)                                       ; 4.4 (4.4)                        ; 0.0 (0.0)            ; 80 (80)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; Qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                  ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; Qsys         ;
;       |altera_reset_controller:rst_controller_001|                                                                              ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                              ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;       |i2c_opencores:i2c_opencores_camera|                                                                                      ; 106.9 (0.0)          ; 116.1 (0.0)                      ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera                                                                                                                                                                                                                                                                                                                                                                                  ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                   ; 106.9 (33.3)         ; 116.1 (37.9)                     ; 9.2 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (43)            ; 140 (55)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                              ; 73.7 (24.3)          ; 78.2 (25.0)                      ; 4.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (35)            ; 85 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                          ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                             ; 49.3 (49.3)          ; 53.2 (53.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                       ; Qsys         ;
;       |i2c_opencores:i2c_opencores_mipi|                                                                                        ; 111.1 (0.0)          ; 120.5 (0.0)                      ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (0)             ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi                                                                                                                                                                                                                                                                                                                                                                                    ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                   ; 111.1 (34.9)         ; 120.5 (36.8)                     ; 9.4 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (44)            ; 143 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                 ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                              ; 76.2 (24.2)          ; 83.7 (26.2)                      ; 7.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (35)            ; 86 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                            ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                             ; 52.0 (52.0)          ; 57.5 (57.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                         ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                              ; 71.5 (0.0)           ; 85.0 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                            ; 71.5 (6.6)           ; 85.0 (7.5)                       ; 13.5 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (12)            ; 80 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                        ; 28.0 (11.5)          ; 35.0 (15.5)                      ; 7.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                 ; 16.5 (16.5)          ; 19.5 (19.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                  ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                    ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                    ; 12.6 (12.6)          ; 16.0 (16.0)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                    ; 17.5 (17.5)          ; 19.0 (19.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                           ; 58.0 (0.5)           ; 68.5 (0.5)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                             ; 57.5 (0.0)           ; 68.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                  ; 57.5 (1.3)           ; 68.0 (2.8)                       ; 10.5 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 82 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                       ; 56.3 (0.0)           ; 65.2 (0.0)                       ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                   ; 56.3 (37.3)          ; 65.2 (42.1)                      ; 8.9 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (56)             ; 77 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                   ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                     ; 7.8 (7.8)            ; 10.5 (10.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                           ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                   ; 11.1 (11.1)          ; 12.6 (12.6)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_SDRAM|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                         ; altera_sld   ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_PWDN_n       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_RESET_n        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_REFCLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_CS_n           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_MCLK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (12)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (15)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (0)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (15)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (15)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (4)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (3)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (13)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (15)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (15)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (1)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (14)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (0)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (14)  ; (2)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (0)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (2)   ; (3)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; CAMERA_I2C_SCL      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_I2C_SDA      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SCL        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SDA        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_VS       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_CLK      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_HS       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[3]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[4]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[2]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[5]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[6]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[7]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[8]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[9]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[1]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[0]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                     ; 0                 ; 3       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                     ; 0                 ; 3       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                     ; 0                 ; 3       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                     ; 0                 ; 2       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                    ; 0                 ; 3       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                    ; 0                 ; 2       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                    ; 0                 ; 3       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                    ; 0                 ; 2       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                    ; 0                 ; 3       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Qsys:u0|Qsys_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                    ; 0                 ; 3       ;
; CAMERA_I2C_SCL                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                            ; 1                 ; 0       ;
; CAMERA_I2C_SDA                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                            ; 1                 ; 0       ;
; MIPI_I2C_SCL                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                              ; 0                 ; 0       ;
; MIPI_I2C_SDA                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                              ; 1                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[0]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[3]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Qsys:u0|Qsys_key:key|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[4]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[5]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[6]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[7]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[8]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Qsys:u0|Qsys_sw:sw|read_mux_out[9]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; MIPI_PIXEL_VS                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - FpsMonitor:uFps|pre_vs                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - FpsMonitor:uFps|rfps_l[1]~1                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - FpsMonitor:uFps|rfps_h[2]~1                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_VALID~0                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[11]~0                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|pre_CAMERA_FVAL                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always1~0                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[9]~0                                                                                                                                                                                                                            ; 0                 ; 0       ;
; MIPI_PIXEL_CLK                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; MIPI_PIXEL_HS                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_VALID~0                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|pre_CAMERA_LVAL                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always3~0                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[11]~0                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[9]~0                                                                                                                                                                                                                            ; 1                 ; 0       ;
; MIPI_PIXEL_D[3]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[5]~feeder                                                                                                                                                                                                                  ; 0                 ; 0       ;
; MIPI_PIXEL_D[4]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[6]                                                                                                                                                                                                                         ; 1                 ; 0       ;
; MIPI_PIXEL_D[2]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[4]~feeder                                                                                                                                                                                                                  ; 1                 ; 0       ;
; MIPI_PIXEL_D[5]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[7]                                                                                                                                                                                                                         ; 1                 ; 0       ;
; MIPI_PIXEL_D[6]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[8]~feeder                                                                                                                                                                                                                  ; 0                 ; 0       ;
; MIPI_PIXEL_D[7]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[9]~feeder                                                                                                                                                                                                                  ; 0                 ; 0       ;
; MIPI_PIXEL_D[8]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[10]~feeder                                                                                                                                                                                                                 ; 1                 ; 0       ;
; MIPI_PIXEL_D[9]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[11]                                                                                                                                                                                                                        ; 0                 ; 0       ;
; MIPI_PIXEL_D[1]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[3]~feeder                                                                                                                                                                                                                  ; 1                 ; 0       ;
; MIPI_PIXEL_D[0]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[2]~feeder                                                                                                                                                                                                                  ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                             ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_AA16                                     ; 46      ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AF14                                     ; 2355    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; FpsMonitor:uFps|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X82_Y10_N24                         ; 37      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_h[2]~1                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X82_Y10_N42                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_l[1]~1                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X82_Y10_N45                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MIPI_PIXEL_CLK                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AA21                                     ; 372     ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:ctrl_cnt_id_1008_line254|trigger                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y43_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:x_cnt_id_1021_line395|trigger                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y44_N48                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AU:x_cnt_orig_1_id_1019_line394|trigger                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y44_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[23]~2                                                                                                                                                                                                                                                                                                           ; MLABCELL_X6_Y43_N45                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|trigger~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y44_N57                           ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|fifo_data[1][11]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y43_N9                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|fifo_data[2][15]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y43_N51                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|process_2~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y43_N3                           ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_avalon_st_input:din0|take_comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y44_N18                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc|ena_pc~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X9_Y44_N36                           ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc|load_pc~2                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y46_N6                           ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_6_stage_1_id_1613|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y44_N27                           ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_1711|trigger                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y44_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs_175|trigger~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y43_N27                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:din0_non_img_buffer_regs|trigger                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y44_N51                           ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:header_type_0_0_id_1006_line232|trigger                                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y44_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:plane_regs_232|trigger                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y43_N51                           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:width_id_1003_line115|trigger                                                                                                                                                                                                                                                                                                           ; MLABCELL_X8_Y44_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_reg:x_cnt_orig_0_id_1017_line394|trigger~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y44_N48                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                                      ; FF_X8_Y46_N59                                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_decoder_pcw[12]                                                                                                                                                                                                                                                                                                                                      ; FF_X10_Y44_N5                                ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|pc_enable_q~2                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y44_N24                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y34_N42                          ; 3409    ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:ctrl_cnt_id_824_line254|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y28_N39                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:x_cnt_id_835_line395|trigger                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y30_N48                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AU:x_cnt_orig_1_id_833_line394|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y30_N33                          ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[10]~4                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y30_N51                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|data[4]~3                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y31_N48                         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|process_0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y30_N18                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|ALT_CUSP150_AVALON_ST_OUTPUT:dout0|trigger~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y30_N30                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|fifo_data[1][18]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y27_N45                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|fifo_data[2][5]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y27_N0                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|process_2~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y27_N33                          ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_avalon_st_input:din0|take_comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y28_N0                           ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_muxhot16:dout0_wdata_muxinst|Equal3~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y30_N42                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc|ena_pc~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y28_N57                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc|load_pc~2                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y28_N30                          ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_6_stage_1_id_1347|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y28_N36                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:din0_6_stage_2_id_1350|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y31_N15                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:header_type_0_0_id_822_line232|trigger                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y30_N45                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:just_read_din0_1_id_829_line233|trigger                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y28_N3                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:width_id_819_line115|trigger                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y28_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_reg:x_cnt_orig_0_id_831_line394|trigger~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y30_N12                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcf0[2]                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y28_N49                               ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y28_N8                                ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_decoder_pcw[10]                                                                                                                                                                                                                                                                                                                                      ; FF_X18_Y28_N20                               ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|pc_enable_q~3                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y28_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:fu_id_4212_line629_70|trigger                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y46_N30                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:i_id_2612_line409|trigger                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y45_N24                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_cp1_id_2619_line605|trigger                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y45_N36                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:j_id_2622_line606|trigger                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y40_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:k_id_2632_line311|trigger                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y49_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au_1|trigger                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y46_N48                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_max_au|trigger                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y47_N6                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:x_min_au_1|trigger                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y44_N36                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AU:y_max_au_1|trigger                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y46_N30                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|do_avalon_write~0                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y44_N30                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|enable_int~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y41_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|wdata_mask_en                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y41_N27                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|trigger                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y51_N33                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|valid_int                                                                                                                                                                                                                                                                                                             ; FF_X11_Y49_N14                               ; 31      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|fifo_data[1][19]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y42_N48                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|fifo_data[2][0]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X7_Y42_N18                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|process_2~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X7_Y42_N51                           ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_0|take_comb~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y42_N0                           ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_data[1][24]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y38_N54                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|fifo_data[2][1]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y38_N57                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|process_2~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y38_N24                          ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_avalon_st_input:din_1|take_comb~2                                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y38_N36                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~0                                                                                                                                                                                                                        ; LABCELL_X10_Y49_N39                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~0                                                                                                                                                                                                                        ; LABCELL_X11_Y48_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~0                                                                                                                                                                                                                      ; LABCELL_X9_Y48_N6                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~1                                                                                                                                                                                                                      ; LABCELL_X9_Y48_N9                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~2                                                                                                                                                                                                                      ; LABCELL_X9_Y48_N18                           ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][8]~1                                                                                                                                                                                                           ; LABCELL_X9_Y48_N0                            ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[1][1]~18                                                                                                                                                                                                          ; LABCELL_X9_Y48_N3                            ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[2][24]~35                                                                                                                                                                                                         ; LABCELL_X9_Y48_N21                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|stall_fifo~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y48_N39                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0|ena_pc~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y41_N54                          ; 75      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0|load_pc~4                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y43_N24                          ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1|ena_pc~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y49_N18                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1|load_pc                                                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y49_N12                          ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_1_id_2627_line629|trigger                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y41_N45                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:background_eop_1_stage_2_id_5881|trigger                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y45_N21                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:backgroundpatternwidth_id_2588_line148|trigger                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y47_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:cond540_0_id_2610|trigger                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y45_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_height_reg|trigger~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y49_N15                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ctrl_packet_width_reg|trigger~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y49_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:discard_complete_1_id_2617_line758|trigger                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y45_N21                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:eop_id_2651_line303|trigger                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y49_N30                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:headertype_0_id_2596_line463|trigger                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y43_N0                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:headertype_1_id_2602_line463|trigger                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y42_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:heights_reg_43|trigger                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y46_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:heights_reg|trigger                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y43_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:iscontrolpacket_0_id_2643_line165|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y49_N42                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:ispreviousendpacket_reg|trigger                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y50_N33                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg_39|trigger~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y44_N15                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:just_read_reg|trigger~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y43_N24                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_1_3_comb_id_5905|trigger                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y49_N33                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:justreadqueue_2_2_comb_id_5902|trigger~0                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y50_N45                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:layer_active_reg|trigger                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y45_N45                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:mix_this_layer_reg|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y46_N39                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:output_read_reg|trigger~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y48_N57                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_1102|trigger                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y49_N15                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:packetdimensions_reg_110|trigger                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y49_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:replyflag_id_2635_line146|trigger                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y49_N3                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:widths_reg_41|trigger                                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y41_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:widths_reg|trigger                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y47_N51                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_reg:y_min_reg_1|trigger~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y46_N36                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|fu_id_5158_q[0]                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y45_N36                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y42_N29                               ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                                     ; FF_X12_Y43_N50                               ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[11]                                                                                                                                                                                                                                                                                                                                     ; FF_X10_Y40_N43                               ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[49]                                                                                                                                                                                                                                                                                                                                     ; FF_X10_Y41_N35                               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[51]                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y43_N44                               ; 43      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[53]                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y43_N41                               ; 67      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc0_enable_q~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y41_N51                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y50_N11                               ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[14]                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y50_N2                                ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[29]                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y50_N32                               ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|pc1_enable_q~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y49_N24                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_field_height_au|trigger~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y16_N54                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_check_samples_width_au|trigger~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y13_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897|trigger                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y14_N54                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897|trigger                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y13_N9                           ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_reader_packet_read_address_au|trigger                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y13_N57                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_first_packet_id_au|trigger~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y24_N51                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_length_counter_au|trigger~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y13_N6                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_overflow_trigger_au|r_val[1]                                                                                                                                                                                                                                                                                                  ; FF_X22_Y24_N56                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_packet_write_address_au|trigger                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y22_N6                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_word_counter_au|trigger~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y15_N18                         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:vfb_writer_write_address_au|trigger~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y22_N45                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AU:wrap_packet_id_id_3496_line1077|trigger                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y13_N42                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|data[10]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y14_N18                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|process_0~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y13_N24                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP150_AVALON_ST_OUTPUT:dout|trigger                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y15_N45                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~0                                                                                                                                                                       ; LABCELL_X16_Y13_N42                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[10]~0                                                                                                                                                                      ; LABCELL_X19_Y8_N51                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~0                                                                                                                                                                     ; MLABCELL_X21_Y13_N51                         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~0                                                                                                                                                                                          ; LABCELL_X19_Y11_N18                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][10]~1                                                                                                                                                                              ; LABCELL_X19_Y11_N48                          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_address_int[31]~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y8_N36                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]~0                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y8_N54                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|pipeline2_en~0                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y8_N6                            ; 79      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|pipeline2_overflow_en                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y8_N9                            ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|split_valid                                                                                                                                                                                                                                                                                      ; FF_X21_Y8_N32                                ; 145     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|update_outstanding_reads~0                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y8_N42                           ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~0                                                                                                                                                                         ; LABCELL_X29_Y11_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|update_write_fullness_signals~0                                                                                                                                                          ; MLABCELL_X25_Y7_N54                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[9]~0                                                                                                                                                                         ; LABCELL_X29_Y11_N54                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdena                                                                                                                                                                                                                       ; LABCELL_X36_Y15_N6                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~0                                                                                                                                                                                           ; LABCELL_X35_Y15_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2]~0                                                                                                                                                                                           ; MLABCELL_X25_Y24_N18                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~0                                                                                                   ; LABCELL_X35_Y15_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                                                                                                                           ; LABCELL_X35_Y15_N27                          ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                                                                                                                           ; MLABCELL_X39_Y15_N12                         ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                                                                                                                           ; MLABCELL_X39_Y15_N9                          ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1]~0                                                                                                                                                ; LABCELL_X35_Y15_N0                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22]~21                                                                                                                                              ; MLABCELL_X39_Y15_N54                         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36]~42                                                                                                                                              ; MLABCELL_X39_Y15_N6                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[6]~0                                                                                                                                    ; LABCELL_X36_Y15_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|update_read_emptiness_signals~0                                                                                                                     ; MLABCELL_X39_Y15_N0                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|av_address_int[31]~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y9_N0                            ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|av_burstcount_int[2]~0                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y7_N6                            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_wrreq~0                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y22_N12                         ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|pipeline2_en~2                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y7_N12                           ; 58      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_valid                                                                                                                                                                                                                                                                                     ; FF_X30_Y9_N32                                ; 93      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|split_valid~1                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y7_N42                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|update_outstanding_writes~0                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y7_N42                           ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|wdata_fifo_wrreq                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y22_N36                         ; 28      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|wdata_rdena~0                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y7_N39                           ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|fifo_data[1][19]~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y14_N21                         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|fifo_data[2][24]~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y13_N48                         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|process_2~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y13_N24                         ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_st_input:din|take_comb~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y14_N33                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxbin2:vfb_check_samples_width_au_sload_muxinst|Selector0~0                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y12_N57                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:dout_wdata_muxinst|Equal2~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y14_N27                          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst|Selector0~0                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y13_N6                           ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0|ena_pc~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y23_N54                         ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0|load_pc                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y23_N33                         ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1|ena_pc~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y13_N12                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1|load_pc                                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y13_N36                          ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull|buffers[0][23]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y15_N6                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull|perform_pull_delay1                                                                                                                                                                                                                                                                                  ; FF_X18_Y12_N32                               ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_stage_2_id_8545|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y13_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1113_0_stage_3_id_8548|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y12_N27                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_1_id_8554|trigger~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y13_N12                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_2_id_8557|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y11_N51                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond1203_0_stage_3_id_8560|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y13_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:cond290_0_id_3467|trigger                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y22_N24                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:empty_image_0_comb_id_8551|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y13_N30                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:isnotimagedata_0_id_3443_line144|trigger                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y14_N51                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:ispreviousendpacket_0_comb_id_8404|trigger                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y13_N12                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:ispreviousendpacket_1_comb_id_8416|trigger                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y14_N51                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadaccesswire_4_comb_id_8422|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y14_N54                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_2_1_comb_id_8410|trigger                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y22_N3                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:justreadqueue_2_2_comb_id_8428|trigger                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y13_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_next_to_last_packet_id_3428_line223|trigger                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y18_N51                         ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:msg_packets_sample_length_reg|trigger                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y21_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:no_last_burst_0_id_3447_line301|trigger~0                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y24_N57                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_2414_comb_0_id_8518|trigger~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y17_N33                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_3528_comb_0_id_8533|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y14_N9                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:op_3528_comb_id_8530|trigger                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y15_N48                         ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:packetdimensions_reg|trigger                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y15_N57                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:reader_packets_word_length_0_id_3492_line880|trigger                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y13_N33                          ; 83      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_buffer_id_3469_line865|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y12_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_length_cnt_3_id_3499_line897|trigger                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y13_N48                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_reader_packet_base_address_0_id_3494_line873|trigger                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y10_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_samples_width_0_id_3451_line255|trigger                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y16_N24                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_height_reg|trigger~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y20_N54                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_interlace_reg|q[3]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y22_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_interlace_reg|trigger~0                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y22_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_field_width_reg|trigger~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y22_N24                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_just_read_reg|trigger~2                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y14_N12                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_overflow_flag_reg|trigger~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y18_N51                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packet_base_address_0_id_3441_line204|trigger                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y22_N45                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packets_sample_length_reg|trigger~0                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y13_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:vfb_writer_packets_word_length_reg|trigger~1                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y15_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_reg:write_to_read_ack_id_3438_line164|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y23_N23                               ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[10]                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y22_N35                               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[11]                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y20_N52                               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[14]                                                                                                                                                                                                                                                                                                                                     ; FF_X22_Y22_N29                               ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[18]                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y23_N59                               ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[31]                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y22_N44                               ; 43      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[45]                                                                                                                                                                                                                                                                                                                                     ; FF_X24_Y22_N47                               ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[53]                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y23_N50                               ; 161     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[9]                                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y23_N34                               ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc0_enable_q~1                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y22_N54                         ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y13_N44                               ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[2]                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y13_N35                               ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y13_N23                               ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y13_N50                               ; 30      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[15]                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y13_N44                               ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[19]                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y12_N50                               ; 51      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[2]                                                                                                                                                                                                                                                                                                                                      ; FF_X18_Y13_N7                                ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[44]                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y13_N32                               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|pc1_enable_q~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y13_N0                           ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]                                                                                                                                                                                                                                                                                                                ; HPSINTERFACEFPGA2HPS_X52_Y45_N111            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                            ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 10      ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                             ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                            ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                            ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                            ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                             ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                              ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                               ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                       ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                        ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                    ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                               ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                              ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                      ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                      ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                   ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                        ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                    ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                               ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                              ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                      ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                      ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                   ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                        ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                    ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                               ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                              ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                      ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                      ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                   ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                        ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                    ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                               ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                              ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                      ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                      ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                   ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                        ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                             ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                       ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_led:led|always0~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y36_N24                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n|always0~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y38_N57                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n|always0~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y37_N24                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y49_N6                          ; 23      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X37_Y48_N6                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                      ; MLABCELL_X34_Y48_N39                         ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                         ; MLABCELL_X39_Y49_N57                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                      ; LABCELL_X46_Y48_N48                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N6                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y46_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; FF_X39_Y46_N29                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                            ; FF_X39_Y46_N26                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                            ; FF_X39_Y46_N59                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                            ; FF_X39_Y46_N44                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                            ; FF_X39_Y46_N56                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                            ; FF_X39_Y46_N47                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                          ; LABCELL_X40_Y46_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                         ; LABCELL_X50_Y48_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                                                      ; LABCELL_X40_Y46_N42                          ; 143     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; LABCELL_X42_Y49_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; MLABCELL_X39_Y48_N48                         ; 83      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                  ; FF_X43_Y50_N14                               ; 70      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                          ; FF_X39_Y48_N44                               ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                           ; LABCELL_X46_Y48_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X50_Y48_N45                          ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                  ; FF_X47_Y48_N56                               ; 89      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                          ; FF_X46_Y48_N20                               ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[29]~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y50_N57                          ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|always2~0                                                                                                                                                                                                                                                                ; LABCELL_X36_Y50_N54                          ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|internal_begintransfer                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y47_N30                         ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y47_N57                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X46_Y41_N24                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y41_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y41_N0                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y41_N9                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y44_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y44_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y36_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y36_N6                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                   ; LABCELL_X40_Y39_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y39_N12                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y35_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y35_N24                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y33_N18                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y33_N36                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y39_N54                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y39_N18                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                   ; LABCELL_X33_Y40_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y40_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                       ; LABCELL_X30_Y39_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y39_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y43_N24                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y41_N36                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y43_N39                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y36_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y36_N24                         ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y36_N45                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X56_Y36_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X48_Y38_N33                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X50_Y40_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y40_N3                           ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y35_N6                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y34_N42                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y36_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y36_N39                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y38_N3                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y38_N30                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y37_N27                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y34_N33                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y37_N45                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y36_N51                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y35_N51                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y36_N27                         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                                  ; LABCELL_X31_Y44_N48                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y42_N18                         ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X33_Y42_N36                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                    ; MLABCELL_X34_Y41_N0                          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X33_Y44_N15                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                    ; LABCELL_X35_Y43_N3                           ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X46_Y42_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                      ; LABCELL_X27_Y36_N9                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; MLABCELL_X34_Y37_N21                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                      ; LABCELL_X27_Y36_N3                           ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X46_Y42_N6                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                      ; LABCELL_X29_Y43_N54                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                    ; LABCELL_X36_Y37_N24                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                      ; LABCELL_X30_Y43_N24                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                        ; LABCELL_X30_Y39_N3                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                        ; LABCELL_X30_Y42_N15                          ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|awready~1                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y42_N30                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y43_N30                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                              ; MLABCELL_X34_Y44_N30                         ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                               ; LABCELL_X27_Y44_N0                           ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                         ; LABCELL_X31_Y42_N45                          ; 69      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X30_Y39_N21                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; MLABCELL_X47_Y41_N36                         ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X50_Y36_N27                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X46_Y41_N42                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; MLABCELL_X47_Y39_N15                         ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                             ; LABCELL_X35_Y33_N15                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                              ; LABCELL_X35_Y33_N3                           ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                             ; LABCELL_X40_Y39_N6                           ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                              ; LABCELL_X46_Y36_N57                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                     ; LABCELL_X33_Y40_N27                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                      ; LABCELL_X37_Y39_N3                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; MLABCELL_X34_Y39_N0                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X37_Y37_N12                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                              ; LABCELL_X31_Y35_N3                           ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                               ; LABCELL_X30_Y35_N48                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                           ; LABCELL_X31_Y36_N48                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                            ; LABCELL_X31_Y36_N45                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                   ; LABCELL_X29_Y43_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                              ; LABCELL_X27_Y37_N12                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|m0_read                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y36_N3                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X48_Y38_N57                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                       ; LABCELL_X48_Y40_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X33_Y35_N39                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X45_Y36_N6                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y38_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X43_Y37_N54                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y35_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                ; MLABCELL_X34_Y36_N6                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                                               ; LABCELL_X35_Y39_N12                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                    ; LABCELL_X35_Y37_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                    ; LABCELL_X40_Y42_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                       ; LABCELL_X29_Y9_N15                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|packet_in_progress~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y7_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y9_N54                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux|src0_valid~1                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y9_N42                           ; 25      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y4_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y4_N15                          ; 5       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y9_N15                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y5_N0                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y5_N3                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y6_N3                            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y6_N30                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y6_N33                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y6_N3                            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                        ; FF_X18_Y9_N23                                ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; FF_X21_Y5_N56                                ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y6_N45                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                       ; FF_X21_Y5_N59                                ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                       ; FF_X21_Y5_N32                                ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                       ; FF_X23_Y6_N2                                 ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                       ; FF_X23_Y6_N23                                ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                       ; FF_X23_Y6_N20                                ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                           ; LABCELL_X27_Y7_N30                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                   ; LABCELL_X30_Y6_N15                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                            ; LABCELL_X31_Y7_N21                           ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[2]~0                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y8_N42                          ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[2]~1                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y8_N54                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|always2~0                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y8_N24                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burst_stalled~0                                                                                                                                                                                                                                                            ; LABCELL_X27_Y7_N57                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[29]~0                                                                                                                                                                                                                                                    ; LABCELL_X31_Y8_N57                           ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[29]~1                                                                                                                                                                                                                                                    ; LABCELL_X31_Y8_N39                           ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|always2~0                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y8_N12                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burst_stalled~1                                                                                                                                                                                                                                                           ; LABCELL_X35_Y9_N9                            ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                                                                        ; LABCELL_X17_Y9_N30                           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|comb~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y9_N21                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y5_N12                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y7_N12                          ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                  ; FF_X28_Y7_N50                                ; 78      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y7_N9                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 7071    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 225     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y4_N0                            ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y4_N3                            ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y2_N12                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y2_N45                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y3_N15                           ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y3_N33                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                                             ; FF_X27_Y2_N35                                ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_addr[6]~1                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y2_N27                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y3_N13                                ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ; FF_X25_Y3_N14                                ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y2_N19                                ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3|counter_reg_bit0~0                                                                                                                                                        ; LABCELL_X50_Y9_N45                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cout_actual                                                                                                                                                               ; LABCELL_X50_Y9_N42                           ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|dffe4                                                                                                                                                                                    ; FF_X50_Y9_N58                                ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always4~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y9_N39                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always5~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y9_N51                           ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_VALID                                                                                                                                                                                                                                                                                    ; FF_X52_Y8_N50                                ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always1~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y8_N42                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always3~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y8_N39                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[11]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y8_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[9]~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y8_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y10_N54                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y10_N42                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y10_N45                          ; 31      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y71_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|a_graycounter_pv6:rdptr_g1p|_~0                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N42                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                       ; FF_X19_Y62_N14                               ; 110     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]~1                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y72_N54                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]~2                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y71_N6                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y72_N36                         ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y71_N39                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]~1                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y71_N54                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y72_N50                               ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y71_N59                               ; 112     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y72_N30                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y39_N54                          ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y43_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y42_N0                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y42_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y42_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y42_N6                           ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y38_N27                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y38_N57                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y38_N36                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y38_N30                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y38_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y42_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y42_N21                         ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y42_N24                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y42_N54                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y42_N51                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y41_N9                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y42_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y41_N0                           ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y42_N57                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[26]~2                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y44_N27                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[31]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y45_N33                          ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y46_N33                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg                                                                                                                                                                                                                                                                                               ; FF_X23_Y46_N26                               ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~2                                                                                                                                                                                                                                                              ; LABCELL_X24_Y45_N42                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                              ; LABCELL_X24_Y45_N54                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                              ; LABCELL_X24_Y45_N57                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                              ; LABCELL_X23_Y43_N9                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[31]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y45_N15                          ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                                                           ; FF_X47_Y45_N8                                ; 132     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[31]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y45_N0                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y47_N0                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE                                                                                                                                                                                                                                                                                         ; FF_X22_Y46_N41                               ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING                                                                                                                                                                                                                                                                                      ; FF_X23_Y47_N38                               ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0                                                                           ; LABCELL_X23_Y46_N27                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdreq~0                                                                                                                                     ; LABCELL_X27_Y48_N33                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~0 ; LABCELL_X27_Y48_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                                  ; LABCELL_X27_Y48_N39                          ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                                  ; LABCELL_X27_Y48_N18                          ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                                  ; LABCELL_X27_Y48_N24                          ; 48      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12]~1                                                      ; LABCELL_X27_Y48_N36                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31]~35                                                     ; LABCELL_X30_Y49_N54                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][44]~69                                                     ; LABCELL_X27_Y48_N27                          ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~0                                                                                                                                                                                                   ; LABCELL_X33_Y48_N36                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~1                                                                                                                                                                                                   ; LABCELL_X33_Y49_N6                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_rdreq                                                                                                                                                                                                           ; LABCELL_X30_Y49_N3                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0                                                                                                                                                                                                         ; LABCELL_X24_Y49_N18                          ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~0                                                                                                                                                                                                           ; LABCELL_X33_Y50_N6                           ; 82      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                              ; FF_X31_Y49_N50                               ; 149     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~1                                                                                                                                                                                                            ; LABCELL_X33_Y48_N48                          ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                                                           ; FF_X34_Y47_N23                               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0                                                                                                                                                                                               ; LABCELL_X33_Y49_N24                          ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][31]~0                                                                                                                                                                                                                ; LABCELL_X42_Y46_N3                           ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][31]~1                                                                                                                                                                                                                ; MLABCELL_X47_Y47_N24                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~3                                                                                                                                                                                                            ; LABCELL_X22_Y46_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1                                                                                                                                                                                                          ; FF_X24_Y46_N29                               ; 97      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y46_N42                          ; 75      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|WideOr12                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y43_N45                          ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                     ; FF_X23_Y43_N8                                ; 99      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y43_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                                ; FF_X22_Y44_N47                               ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                                                       ; FF_X23_Y43_N23                               ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS                                                                                                                                                                                                                                                                                            ; FF_X23_Y43_N53                               ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                            ; FF_X66_Y36_N20                               ; 1347    ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                            ; FF_X40_Y42_N53                               ; 872     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                ; FF_X48_Y34_N26                               ; 3566    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                ; FF_X48_Y34_N26                               ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[2]~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y36_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[7]~7                                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y36_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|ctr[7]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y36_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y36_N54                          ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~3                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y34_N9                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                  ; LABCELL_X62_Y36_N21                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]~1                                                                                                                                                                                                                                   ; LABCELL_X64_Y36_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                    ; FF_X64_Y33_N1                                ; 3       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                  ; LABCELL_X60_Y33_N24                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                    ; FF_X64_Y33_N37                               ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                            ; FF_X63_Y34_N23                               ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]~0                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y34_N3                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[2]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y36_N51                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[8]~2                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y36_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[6]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y36_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[1]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y35_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[6]~7                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y35_N24                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[0]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y35_N57                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y35_N3                           ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd~5                                                                                                                                                                                                                                                                      ; LABCELL_X66_Y35_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y35_N54                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~0                                                                                                                                                                                                                                     ; LABCELL_X66_Y34_N24                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                                                    ; LABCELL_X66_Y33_N39                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                            ; FF_X70_Y33_N7                                ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                                            ; FF_X70_Y33_N1                                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                              ; FF_X65_Y35_N53                               ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]~0                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y35_N27                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[13]~2                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y35_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[3]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y35_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[5]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y35_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3                                ; 116     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3                                ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                              ; LABCELL_X4_Y5_N42                            ; 18      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                              ; FF_X8_Y5_N32                                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                              ; FF_X7_Y5_N26                                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                              ; FF_X8_Y5_N5                                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                              ; FF_X9_Y5_N47                                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                              ; FF_X7_Y5_N8                                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                              ; FF_X6_Y5_N44                                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                              ; FF_X3_Y5_N20                                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                              ; FF_X6_Y5_N38                                 ; 21      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                           ; FF_X4_Y5_N38                                 ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y5_N36                            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y2_N3                            ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y2_N42                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                            ; FF_X2_Y5_N20                                 ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                           ; FF_X2_Y5_N59                                 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y2_N33                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y2_N39                           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y5_N18                            ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y5_N9                             ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y2_N48                           ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                ; FF_X1_Y2_N38                                 ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                       ; MLABCELL_X3_Y3_N36                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                     ; MLABCELL_X3_Y3_N12                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                        ; LABCELL_X2_Y3_N48                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                                                                        ; LABCELL_X2_Y3_N39                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                                                                                          ; LABCELL_X2_Y2_N27                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                           ; MLABCELL_X3_Y3_N57                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~1                                                                                                                   ; MLABCELL_X3_Y3_N45                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                              ; MLABCELL_X3_Y3_N15                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; FF_X2_Y3_N47                                 ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; FF_X3_Y3_N5                                  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; FF_X2_Y3_N38                                 ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                              ; LABCELL_X2_Y3_N9                             ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                    ; FF_X2_Y3_N26                                 ; 23      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                  ; LABCELL_X2_Y3_N6                             ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                                                         ; PIN_AA16                              ; 46      ; Global Clock         ; GCLK0            ; --                        ;
; CLOCK_50                                                                                                                          ; PIN_AF14                              ; 2355    ; Global Clock         ; GCLK2            ; --                        ;
; MIPI_PIXEL_CLK                                                                                                                    ; PIN_AA21                              ; 372     ; Global Clock         ; GCLK9            ; --                        ;
; Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                        ; LABCELL_X48_Y34_N42                   ; 3409    ; Global Clock         ; GCLK10           ; --                        ;
; Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 10      ; Global Clock         ; GCLK15           ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|fboutclk_wire[0]                                                             ; FRACTIONALPLL_X0_Y1_N0                ; 1       ; Global Clock         ; --               ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]                                                               ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 1       ; Global Clock         ; GCLK7            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]                                                               ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 7071    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 225     ; Global Clock         ; GCLK4            ; --                        ;
; Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X48_Y34_N26                        ; 3566    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1347    ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 872     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component|altsyncram_b2o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; True Dual Port   ; Dual Clocks  ; 47           ; 16           ; 47           ; 16           ; yes                    ; yes                     ; yes                    ; yes                     ; 752    ; 47                          ; 16                          ; 47                          ; 16                          ; 752                 ; 1           ; 0          ; None ; M10K_X26_Y44_N0                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0          ; None ; M10K_X26_Y13_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0                                                                                                                                                                     ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None ; M10K_X26_Y9_N0, M10K_X26_Y8_N0, M10K_X26_Y7_N0, M10K_X26_Y6_N0                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 37           ; 512          ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 18944  ; 512                         ; 29                          ; 512                         ; 29                          ; 14848               ; 2           ; 0          ; None ; M10K_X38_Y14_N0, M10K_X41_Y14_N0                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None ; M10K_X26_Y4_N0                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 36           ; 638          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 22968  ; 638                         ; 36                          ; 638                         ; 36                          ; 22968               ; 4           ; 0          ; None ; M10K_X49_Y9_N0, M10K_X49_Y7_N0, M10K_X49_Y8_N0, M10K_X49_Y10_N0                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|altsyncram_rl71:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 26           ; 4096         ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 106496 ; 4096                        ; 26                          ; 4096                        ; 26                          ; 106496              ; 13          ; 0          ; None ; M10K_X38_Y12_N0, M10K_X41_Y10_N0, M10K_X41_Y11_N0, M10K_X38_Y8_N0, M10K_X38_Y11_N0, M10K_X38_Y10_N0, M10K_X41_Y8_N0, M10K_X41_Y7_N0, M10K_X26_Y10_N0, M10K_X38_Y7_N0, M10K_X38_Y9_N0, M10K_X41_Y12_N0, M10K_X41_Y9_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_rpq1:auto_generated|altsyncram_0t91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 25           ; 2048         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 51200  ; 2048                        ; 25                          ; 2048                        ; 25                          ; 51200               ; 5           ; 0          ; None ; M10K_X14_Y61_N0, M10K_X26_Y61_N0, M10K_X14_Y62_N0, M10K_X14_Y60_N0, M10K_X26_Y60_N0                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0          ; None ; M10K_X41_Y45_N0, M10K_X38_Y45_N0, M10K_X41_Y47_N0, M10K_X41_Y46_N0                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 51           ; 2            ; 51           ; yes                    ; no                      ; yes                    ; yes                     ; 102    ; 2                           ; 47                          ; 2                           ; 47                          ; 94                  ; 1           ; 7          ; None ; M10K_X26_Y49_N0, LAB_X25_Y48_N0                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Yes                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 19,170 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 229 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 5,900 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,316 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,440 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 10 / 16 ( 63 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 82 / 287 ( 29 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 133 / 154 ( 86 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 122 / 156 ( 78 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,540 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 374 / 12,676 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 516 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 8,015 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 11,444 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 40 / 360 ( 11 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 238          ; 59           ; 238          ; 0            ; 32           ; 321       ; 238          ; 0            ; 321       ; 321       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 19           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 200          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 83           ; 262          ; 83           ; 321          ; 289          ; 0         ; 83           ; 321          ; 0         ; 0         ; 296          ; 275          ; 321          ; 321          ; 321          ; 296          ; 275          ; 321          ; 321          ; 321          ; 302          ; 275          ; 250          ; 321          ; 321          ; 321          ; 321          ; 121          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_PWDN_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_RESET_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_REFCLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_CS_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_I2C_SCL      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_I2C_SDA      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MIPI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_VS       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_CLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_HS       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MIPI_PIXEL_D[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                   ; Destination Clock(s)                                              ; Delay Added in ns ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 664.4             ;
; CLOCK_50                                                          ; CLOCK_50                                                          ; 256.9             ;
; altera_reserved_tck                                               ; altera_reserved_tck                                               ; 89.2              ;
; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 33.4              ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.551             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.516             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.139             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.121             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 1.029             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.942             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.927             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.913             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.902             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.893             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                  ; 0.892             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.878             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.877             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[5]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.862             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.837             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.828             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.824             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.822             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.820             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.820             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.806             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.806             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                            ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                      ; 0.800             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.796             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.796             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.795             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.789             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                          ; 0.781             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.771             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.769             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.767             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.764             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.758             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.751             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.743             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                      ; 0.732             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.723             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.720             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.718             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                          ; 0.718             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.714             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.713             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.702             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                        ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3~porta_address_reg0                                                                                              ; 0.681             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.654             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.642             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.642             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.640             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.635             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; 0.630             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.625             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.625             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                          ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                      ; 0.624             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.622             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.622             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.620             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                  ; 0.607             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.604             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                          ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                      ; 0.602             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]                                                                                   ; 0.597             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                     ; 0.595             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.595             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.592             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.592             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.592             ;
; Qsys:u0|Qsys_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                        ; 0.585             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                 ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                      ; 0.581             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.579             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.576             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                                                                                    ; 0.576             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                      ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                             ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                           ; 0.569             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                   ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                                                                    ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                   ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                   ; Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                       ; 0.567             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SOC_D8M_SDRAM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a5 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a6 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a24 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a25 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a26 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a27 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a28 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a29 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a30 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:\write_used_gen:wdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a31 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a29 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a28 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a26 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a27 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a30 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a25 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a24 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a5 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a6 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 79 pins of 317 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G10
        Info (179012): Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AA21
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G15
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 217 fanout uses global clock CLKCTRL_G4
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): Qsys:u0|Qsys_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 7273 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 5 clocks (5 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2219 fanout uses global clock CLKCTRL_G2
    Info (11162): Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3381 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0 with 3240 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): MIPI_PIXEL_CLK~inputCLKENA0 with 401 fanout uses global clock CLKCTRL_G10
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK2_50~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:18
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_0go1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_rpq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/Qsys_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA]
Warning (332174): Ignored filter at Qsys_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to *
Warning (332049): Ignored set_false_path at Qsys_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL]
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Info (332104): Reading SDC File: 'DE1_SOC_D8M_SDRAM.SDC'
Warning (332049): Ignored create_clock at DE1_SOC_D8M_SDRAM.sdc(18): Time value "1.536 MH" is not valid
    Info (332050): create_clock -period "1.536 MH" -name clk_audbck [get_ports AUD_BCLK]
Warning (332049): Ignored create_clock at DE1_SOC_D8M_SDRAM.sdc(18): Option -period: Invalid clock period
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 104 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -phase -140.59 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 16 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 52 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SOC_D8M_SDRAM.sdc(101): VGA_BLANK could not be matched with a port
Warning (332049): Ignored set_output_delay at DE1_SOC_D8M_SDRAM.sdc(101): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK]
Warning (332049): Ignored set_output_delay at DE1_SOC_D8M_SDRAM.sdc(102): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK]
Warning (332060): Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_0go1:auto_generated|delayed_wrptr_g[12] is being clocked by MIPI_PIXEL_CLK
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 31 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   54.253   clk_audxck
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):   37.037       tv_27m
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    0.961 u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    7.692 u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    7.692 u0|pll_sys|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.384 u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   50.000 u0|pll_sys|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 75 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 18 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:02:21
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 7 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 7 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:15
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:01:33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 98.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:35
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_INT_N has a permanently disabled output enable
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable
    Info (169065): Pin HPS_I2C_CONTROL has a permanently disabled output enable
    Info (169065): Pin HPS_KEY has a permanently disabled output enable
    Info (169065): Pin HPS_LED has a permanently disabled output enable
    Info (169065): Pin HPS_LTC_GPIO has a permanently disabled output enable
    Info (169065): Pin PS2_CLK has a permanently disabled output enable
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable
    Info (169065): Pin PS2_DAT has a permanently disabled output enable
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/output_files/DE1_SOC_D8M_SDRAM.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 308 warnings
    Info: Peak virtual memory: 3740 megabytes
    Info: Processing ended: Thu Jun 01 18:02:07 2017
    Info: Elapsed time: 00:12:20
    Info: Total CPU time (on all processors): 00:15:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/output_files/DE1_SOC_D8M_SDRAM.fit.smsg.


