

================================================================
== Vivado HLS Report for 'iiccomm'
================================================================
* Date:           Thu Aug 16 11:28:12 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm
* Solution:       iiccomm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  1000000073|  1000000073|  1000000073|  1000000073|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  500000000|  500000000|         1|          -|          -|  500000000|    no    |
        |- Loop 2  |  500000000|  500000000|         1|          -|          -|  500000000|    no    |
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    132|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1080|   1516|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    553|
|Register         |        -|      -|     299|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1379|   2201|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |iiccomm_AXILiteS_s_axi_U  |iiccomm_AXILiteS_s_axi  |        0|      0|  568|  936|
    |iiccomm_iic_m_axi_U       |iiccomm_iic_m_axi       |        2|      0|  512|  580|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        2|      0| 1080| 1516|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ctr_V_1_fu_882_p2    |     +    |      0|  0|  36|          29|           1|
    |ctr_V_fu_862_p2      |     +    |      0|  0|  36|          29|           1|
    |ap_block_state56_io  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state66_io  |    and   |      0|  0|   8|           1|           1|
    |tmp_2_fu_876_p2      |   icmp   |      0|  0|  18|          29|          27|
    |tmp_fu_856_p2        |   icmp   |      0|  0|  18|          29|          27|
    |ap_block_state23_io  |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 132|         119|          59|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  333|         75|    1|         75|
    |ap_sig_ioackin_iic_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_WREADY   |    9|          2|    1|          2|
    |iic_ARADDR                  |   27|          5|   32|        160|
    |iic_AWADDR                  |   38|          7|   32|        224|
    |iic_WDATA                   |   65|         16|   32|        512|
    |iic_blk_n_AR                |    9|          2|    1|          2|
    |iic_blk_n_AW                |    9|          2|    1|          2|
    |iic_blk_n_B                 |    9|          2|    1|          2|
    |iic_blk_n_R                 |    9|          2|    1|          2|
    |iic_blk_n_W                 |    9|          2|    1|          2|
    |p_014_0_i4_reg_668          |    9|          2|   29|         58|
    |p_014_0_i_reg_679           |    9|          2|   29|         58|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  553|        123|  163|       1103|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  74|   0|   74|          0|
    |ap_reg_ioackin_ctrl_reg_outValue_dummy_ack    |   1|   0|    1|          0|
    |ap_reg_ioackin_empty_pirq_outValue_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ioackin_full_pirq_outValue_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_ARREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_AWREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_WREADY                     |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue1_dummy_ack   |   1|   0|    1|          0|
    |iic_addr34_read_reg_913                       |  32|   0|   32|          0|
    |iic_addr_13_read_reg_928                      |  32|   0|   32|          0|
    |iic_addr_15_read_reg_933                      |  32|   0|   32|          0|
    |iic_addr_1_read_reg_908                       |  32|   0|   32|          0|
    |iic_addr_65_read_reg_959                      |  32|   0|   32|          0|
    |p_014_0_i4_reg_668                            |  29|   0|   29|          0|
    |p_014_0_i_reg_679                             |  29|   0|   29|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 299|   0|  299|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    iiccomm   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    iiccomm   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    iiccomm   | return value |
|m_axi_iic_AWVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WVALID        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WREADY        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WDATA         | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WSTRB         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WLAST         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WID           | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WUSER         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RDATA         |  in |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RLAST         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / (tmp)
	56  / (!tmp)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / (tmp_2)
	66  / (!tmp_2)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 268436552"
ST_1 : Operation 78 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 79 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 80 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 81 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 82 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 83 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 84 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 85 [1/1] (1.00ns)   --->   "%stat_reg_outValue1_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue1)" [iiccomm.cpp:59]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 86 [1/1] (1.00ns)   --->   "%stat_reg_outValue2_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue2)" [iiccomm.cpp:60]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 87 [1/1] (1.00ns)   --->   "%stat_reg_outValue3_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue3)" [iiccomm.cpp:61]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 88 [1/1] (1.00ns)   --->   "%stat_reg_outValue4_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %stat_reg_outValue4)" [iiccomm.cpp:62]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 89 [1/1] (1.00ns)   --->   "%empty_pirq_outValue_s = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %empty_pirq_outValue)" [iiccomm.cpp:63]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 90 [1/1] (1.00ns)   --->   "%full_pirq_outValue_l = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %full_pirq_outValue)" [iiccomm.cpp:64]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 91 [1/1] (1.00ns)   --->   "%rx_fifo_outValue_loa = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %rx_fifo_outValue)" [iiccomm.cpp:65]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 92 [1/1] (1.00ns)   --->   "%tx_fifo_outValue_loa = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %tx_fifo_outValue)" [iiccomm.cpp:66]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 93 [1/1] (1.00ns)   --->   "%ctrl_reg_outValue_lo = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %ctrl_reg_outValue)" [iiccomm.cpp:67]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436552"
ST_8 : Operation 95 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_1)" [iiccomm.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436552"
ST_8 : Operation 97 [1/1] (3.50ns)   --->   "%iic_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 98 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %empty_pirq_outValue, i32 %iic_addr_1_read)" [iiccomm.cpp:72]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 268436552"
ST_9 : Operation 100 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_3, i32 15, i4 -1)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 268436552"
ST_10 : Operation 102 [5/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 103 [4/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 104 [3/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 105 [2/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 106 [1/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccomm.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%iic_addr_5 = getelementptr i32* %iic, i64 268436552"
ST_15 : Operation 108 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 109 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 110 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 111 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 112 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 113 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 114 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%iic_addr34 = getelementptr i32* %iic, i64 268436552"
ST_22 : Operation 116 [1/1] (3.50ns)   --->   "%iic_addr34_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr34)" [iiccomm.cpp:76]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%iic_addr_6 = getelementptr i32* %iic, i64 268436544"
ST_22 : Operation 118 [1/1] (3.50ns)   --->   "%iic_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 119 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %full_pirq_outValue, i32 %iic_addr34_read)" [iiccomm.cpp:77]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%iic_addr_7 = getelementptr i32* %iic, i64 268436544"
ST_23 : Operation 121 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_7, i32 2, i4 -1)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%iic_addr_9 = getelementptr i32* %iic, i64 268436544"
ST_23 : Operation 123 [1/1] (3.50ns)   --->   "%iic_addr_1_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_9, i32 1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%iic_addr_8 = getelementptr i32* %iic, i64 268436544"
ST_24 : Operation 125 [5/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%iic_addr_10 = getelementptr i32* %iic, i64 268436544"
ST_24 : Operation 127 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_10, i32 1, i4 -1)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 128 [4/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%iic_addr_11 = getelementptr i32* %iic, i64 268436544"
ST_25 : Operation 130 [5/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 131 [3/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 132 [4/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 133 [2/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 134 [3/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 135 [1/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_8)" [iiccomm.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 136 [2/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 137 [1/5] (3.50ns)   --->   "%iic_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_11)" [iiccomm.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 138 [1/1] (0.00ns)   --->   "%iic_addr_12 = getelementptr i32* %iic, i64 268436544"
ST_30 : Operation 139 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 140 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 141 [1/1] (0.00ns)   --->   "%iic_addr_14 = getelementptr i32* %iic, i64 268436545"
ST_31 : Operation 142 [7/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 143 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 144 [6/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 145 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 146 [5/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 147 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 148 [4/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 149 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 150 [3/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 151 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_12, i32 1)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 152 [2/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 153 [1/1] (0.00ns)   --->   "%iic_addr_13 = getelementptr i32* %iic, i64 268436544"
ST_37 : Operation 154 [1/1] (3.50ns)   --->   "%iic_addr_13_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_13)" [iiccomm.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 155 [1/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_14, i32 1)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 156 [1/1] (0.00ns)   --->   "%iic_addr_15 = getelementptr i32* %iic, i64 268436545"
ST_38 : Operation 157 [1/1] (3.50ns)   --->   "%iic_addr_15_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_15)" [iiccomm.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 158 [1/1] (0.00ns)   --->   "%iic_addr_16 = getelementptr i32* %iic, i64 268436546"
ST_38 : Operation 159 [1/1] (3.50ns)   --->   "%iic_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_16, i32 1)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 160 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %ctrl_reg_outValue, i32 %iic_addr_13_read)" [iiccomm.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 161 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %stat_reg_outValue1, i32 %iic_addr_15_read)" [iiccomm.cpp:89]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%iic_addr_17 = getelementptr i32* %iic, i64 268436546"
ST_39 : Operation 163 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_17, i32 492, i4 -1)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 164 [1/1] (0.00ns)   --->   "%iic_addr_19 = getelementptr i32* %iic, i64 268436546"
ST_39 : Operation 165 [1/1] (3.50ns)   --->   "%iic_addr_3_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_19, i32 1)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 166 [1/1] (0.00ns)   --->   "%iic_addr_18 = getelementptr i32* %iic, i64 268436546"
ST_40 : Operation 167 [5/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%iic_addr_20 = getelementptr i32* %iic, i64 268436546"
ST_40 : Operation 169 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_20, i32 224, i4 -1)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%iic_addr_22 = getelementptr i32* %iic, i64 268436546"
ST_40 : Operation 171 [1/1] (3.50ns)   --->   "%iic_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_22, i32 1)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 3.50ns
ST_41 : Operation 172 [4/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%iic_addr_21 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 174 [5/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 175 [1/1] (0.00ns)   --->   "%iic_addr_23 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 176 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_23, i32 182, i4 -1)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 177 [1/1] (0.00ns)   --->   "%iic_addr_25 = getelementptr i32* %iic, i64 268436546"
ST_41 : Operation 178 [1/1] (3.50ns)   --->   "%iic_addr_3_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_25, i32 1)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 3.50ns
ST_42 : Operation 179 [3/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 180 [4/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%iic_addr_24 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 182 [5/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 183 [1/1] (0.00ns)   --->   "%iic_addr_26 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 184 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_26, i32 492, i4 -1)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 185 [1/1] (0.00ns)   --->   "%iic_addr_28 = getelementptr i32* %iic, i64 268436546"
ST_42 : Operation 186 [1/1] (3.50ns)   --->   "%iic_addr_3_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_28, i32 1)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 187 [2/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 188 [3/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 189 [4/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%iic_addr_27 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 191 [5/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "%iic_addr_29 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 193 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_29, i32 242, i4 -1)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "%iic_addr_31 = getelementptr i32* %iic, i64 268436546"
ST_43 : Operation 195 [1/1] (3.50ns)   --->   "%iic_addr_3_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_31, i32 1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 196 [1/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_18)" [iiccomm.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 197 [2/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 198 [3/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 199 [4/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "%iic_addr_30 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 201 [5/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%iic_addr_32 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 203 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_32, i32 0, i4 -1)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%iic_addr_34 = getelementptr i32* %iic, i64 268436546"
ST_44 : Operation 205 [1/1] (3.50ns)   --->   "%iic_addr_3_req14 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_34, i32 1)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 206 [1/5] (3.50ns)   --->   "%iic_addr_3_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_21)" [iiccomm.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 207 [2/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 208 [3/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 209 [4/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 210 [1/1] (0.00ns)   --->   "%iic_addr_33 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 211 [5/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 212 [1/1] (0.00ns)   --->   "%iic_addr_35 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 213 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_35, i32 492, i4 -1)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 214 [1/1] (0.00ns)   --->   "%iic_addr_37 = getelementptr i32* %iic, i64 268436546"
ST_45 : Operation 215 [1/1] (3.50ns)   --->   "%iic_addr_3_req16 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_37, i32 1)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 216 [1/5] (3.50ns)   --->   "%iic_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_24)" [iiccomm.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 217 [2/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 218 [3/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 219 [4/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 220 [1/1] (0.00ns)   --->   "%iic_addr_36 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 221 [5/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%iic_addr_38 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 223 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_38, i32 244, i4 -1)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 224 [1/1] (0.00ns)   --->   "%iic_addr_40 = getelementptr i32* %iic, i64 268436546"
ST_46 : Operation 225 [1/1] (3.50ns)   --->   "%iic_addr_3_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_40, i32 1)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 226 [1/5] (3.50ns)   --->   "%iic_addr_3_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_27)" [iiccomm.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 227 [2/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 228 [3/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 229 [4/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%iic_addr_39 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 231 [5/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%iic_addr_41 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 233 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_41, i32 23, i4 -1)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%iic_addr_43 = getelementptr i32* %iic, i64 268436546"
ST_47 : Operation 235 [1/1] (3.50ns)   --->   "%iic_addr_3_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_43, i32 1)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 236 [1/5] (3.50ns)   --->   "%iic_addr_3_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_30)" [iiccomm.cpp:99]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 237 [2/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 238 [3/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 239 [4/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 240 [1/1] (0.00ns)   --->   "%iic_addr_42 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 241 [5/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 242 [1/1] (0.00ns)   --->   "%iic_addr_44 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 243 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_44, i32 492, i4 -1)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "%iic_addr_46 = getelementptr i32* %iic, i64 268436546"
ST_48 : Operation 245 [1/1] (3.50ns)   --->   "%iic_addr_3_req22 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_46, i32 1)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 246 [1/5] (3.50ns)   --->   "%iic_addr_3_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_33)" [iiccomm.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 247 [2/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 248 [3/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 249 [4/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%iic_addr_45 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 251 [5/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%iic_addr_47 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 253 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_47, i32 245, i4 -1)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%iic_addr_49 = getelementptr i32* %iic, i64 268436546"
ST_49 : Operation 255 [1/1] (3.50ns)   --->   "%iic_addr_3_req24 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_49, i32 1)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 3.50ns
ST_50 : Operation 256 [1/5] (3.50ns)   --->   "%iic_addr_3_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_36)" [iiccomm.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 257 [2/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 258 [3/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 259 [4/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%iic_addr_48 = getelementptr i32* %iic, i64 268436546"
ST_50 : Operation 261 [5/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%iic_addr_50 = getelementptr i32* %iic, i64 268436546"
ST_50 : Operation 263 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_50, i32 36, i4 -1)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 3.50ns
ST_51 : Operation 264 [1/5] (3.50ns)   --->   "%iic_addr_3_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_39)" [iiccomm.cpp:104]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 265 [2/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 266 [3/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 267 [4/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%iic_addr_51 = getelementptr i32* %iic, i64 268436546"
ST_51 : Operation 269 [5/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 270 [1/5] (3.50ns)   --->   "%iic_addr_3_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_42)" [iiccomm.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 271 [2/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 272 [3/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 273 [4/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 274 [1/5] (3.50ns)   --->   "%iic_addr_3_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_45)" [iiccomm.cpp:108]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 275 [2/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 276 [3/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 277 [1/5] (3.50ns)   --->   "%iic_addr_3_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_48)" [iiccomm.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 278 [2/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !37"
ST_55 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1) nounwind, !map !43"
ST_55 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue) nounwind, !map !47"
ST_55 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue) nounwind, !map !51"
ST_55 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2) nounwind, !map !55"
ST_55 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3) nounwind, !map !59"
ST_55 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4) nounwind, !map !63"
ST_55 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue) nounwind, !map !67"
ST_55 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue) nounwind, !map !71"
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue) nounwind, !map !75"
ST_55 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @iiccomm_str) nounwind"
ST_55 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:55]
ST_55 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_55 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:59]
ST_55 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:60]
ST_55 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:61]
ST_55 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:62]
ST_55 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:63]
ST_55 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:64]
ST_55 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:65]
ST_55 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:66]
ST_55 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm.cpp:67]
ST_55 : Operation 301 [1/5] (3.50ns)   --->   "%iic_addr_3_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_51)" [iiccomm.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_10) nounwind"
ST_55 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccomm.hpp:59->iiccomm.cpp:112]
ST_55 : Operation 304 [1/1] (1.76ns)   --->   "br label %1" [./iiccomm.hpp:63->iiccomm.cpp:112]

 <State 56> : 3.50ns
ST_56 : Operation 305 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i29 [ 0, %0 ], [ %ctr_V, %2 ]"
ST_56 : Operation 306 [1/1] (2.46ns)   --->   "%tmp = icmp eq i29 %p_014_0_i4, -36870912" [./iiccomm.hpp:63->iiccomm.cpp:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 307 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000000, i64 500000000, i64 500000000) nounwind"
ST_56 : Operation 308 [1/1] (2.46ns)   --->   "%ctr_V = add i29 %p_014_0_i4, 1" [./iiccomm.hpp:63->iiccomm.cpp:112]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %tmp, label %"delay_until_ms<10000ull, 50000000ull>.exit5", label %2" [./iiccomm.hpp:63->iiccomm.cpp:112]
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [./iiccomm.hpp:64->iiccomm.cpp:112]
ST_56 : Operation 311 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [./iiccomm.hpp:64->iiccomm.cpp:112]
ST_56 : Operation 312 [1/1] (0.00ns)   --->   "br label %1" [./iiccomm.hpp:63->iiccomm.cpp:112]
ST_56 : Operation 313 [1/1] (0.00ns)   --->   "%rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_10, i32 %rbegin1) nounwind"
ST_56 : Operation 314 [1/1] (0.00ns)   --->   "%iic_addr_52 = getelementptr i32* %iic, i64 268436546"
ST_56 : Operation 315 [1/1] (3.50ns)   --->   "%iic_addr_3_req26 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_52, i32 1)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 3.50ns
ST_57 : Operation 316 [1/1] (0.00ns)   --->   "%iic_addr_53 = getelementptr i32* %iic, i64 268436546"
ST_57 : Operation 317 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_53, i32 492, i4 -1)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 318 [1/1] (0.00ns)   --->   "%iic_addr_55 = getelementptr i32* %iic, i64 268436546"
ST_57 : Operation 319 [1/1] (3.50ns)   --->   "%iic_addr_3_req28 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_55, i32 1)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 320 [1/1] (0.00ns)   --->   "%iic_addr_54 = getelementptr i32* %iic, i64 268436546"
ST_58 : Operation 321 [5/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 322 [1/1] (0.00ns)   --->   "%iic_addr_56 = getelementptr i32* %iic, i64 268436546"
ST_58 : Operation 323 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_56, i32 247, i4 -1)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 324 [1/1] (0.00ns)   --->   "%iic_addr_58 = getelementptr i32* %iic, i64 268436546"
ST_58 : Operation 325 [1/1] (3.50ns)   --->   "%iic_addr_3_req30 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_58, i32 1)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 326 [4/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 327 [1/1] (0.00ns)   --->   "%iic_addr_57 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 328 [5/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 329 [1/1] (0.00ns)   --->   "%iic_addr_59 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 330 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_59, i32 493, i4 -1)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 331 [1/1] (0.00ns)   --->   "%iic_addr_61 = getelementptr i32* %iic, i64 268436546"
ST_59 : Operation 332 [1/1] (3.50ns)   --->   "%iic_addr_3_req32 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_61, i32 1)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 333 [3/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 334 [4/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 335 [1/1] (0.00ns)   --->   "%iic_addr_60 = getelementptr i32* %iic, i64 268436546"
ST_60 : Operation 336 [5/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 337 [1/1] (0.00ns)   --->   "%iic_addr_62 = getelementptr i32* %iic, i64 268436546"
ST_60 : Operation 338 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic_addr_62, i32 515, i4 -1)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 339 [2/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 340 [3/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 341 [4/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%iic_addr_63 = getelementptr i32* %iic, i64 268436546"
ST_61 : Operation 343 [5/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 344 [1/5] (3.50ns)   --->   "%iic_addr_3_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_54)" [iiccomm.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 345 [2/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 346 [3/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 347 [4/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 348 [1/5] (3.50ns)   --->   "%iic_addr_3_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_57)" [iiccomm.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 349 [2/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 350 [3/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 351 [1/5] (3.50ns)   --->   "%iic_addr_3_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_60)" [iiccomm.cpp:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 352 [2/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 3.50ns
ST_65 : Operation 353 [1/5] (3.50ns)   --->   "%iic_addr_3_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_63)" [iiccomm.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 354 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_10) nounwind"
ST_65 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccomm.hpp:59->iiccomm.cpp:143]
ST_65 : Operation 356 [1/1] (1.76ns)   --->   "br label %3" [./iiccomm.hpp:63->iiccomm.cpp:143]

 <State 66> : 3.50ns
ST_66 : Operation 357 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i29 [ 0, %"delay_until_ms<10000ull, 50000000ull>.exit5" ], [ %ctr_V_1, %4 ]"
ST_66 : Operation 358 [1/1] (2.46ns)   --->   "%tmp_2 = icmp eq i29 %p_014_0_i, -36870912" [./iiccomm.hpp:63->iiccomm.cpp:143]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 359 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000000, i64 500000000, i64 500000000) nounwind"
ST_66 : Operation 360 [1/1] (2.46ns)   --->   "%ctr_V_1 = add i29 %p_014_0_i, 1" [./iiccomm.hpp:63->iiccomm.cpp:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"delay_until_ms<10000ull, 50000000ull>.exit", label %4" [./iiccomm.hpp:63->iiccomm.cpp:143]
ST_66 : Operation 362 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [./iiccomm.hpp:64->iiccomm.cpp:143]
ST_66 : Operation 363 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [./iiccomm.hpp:64->iiccomm.cpp:143]
ST_66 : Operation 364 [1/1] (0.00ns)   --->   "br label %3" [./iiccomm.hpp:63->iiccomm.cpp:143]
ST_66 : Operation 365 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_10, i32 %rbegin) nounwind"
ST_66 : Operation 366 [1/1] (0.00ns)   --->   "%iic_addr_64 = getelementptr i32* %iic, i64 268436547"
ST_66 : Operation 367 [7/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 3.50ns
ST_67 : Operation 368 [6/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 369 [5/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 370 [4/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 371 [3/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 372 [2/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 373 [1/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_64, i32 1)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 374 [1/1] (0.00ns)   --->   "%iic_addr_65 = getelementptr i32* %iic, i64 268436547"
ST_73 : Operation 375 [1/1] (3.50ns)   --->   "%iic_addr_65_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_65)" [iiccomm.cpp:145]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 1.00ns
ST_74 : Operation 376 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %rx_fifo_outValue, i32 %iic_addr_65_read)" [iiccomm.cpp:146]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 377 [1/1] (0.00ns)   --->   "ret void" [iiccomm.cpp:148]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ empty_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ full_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ stat_reg_outValue2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ctrl_reg_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dummy                 (alloca           ) [ 001111111111111111111111111111111111111111111111111111111000000000000000000]
dummy_2               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111100000000]
iic_addr              (getelementptr    ) [ 001111110000000000000000000000000000000000000000000000000000000000000000000]
iic_load_req          (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue1_l  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue2_l  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue3_l  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
stat_reg_outValue4_l  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_pirq_outValue_s (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
full_pirq_outValue_l  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
rx_fifo_outValue_loa  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tx_fifo_outValue_loa  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ctrl_reg_outValue_lo  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_read       (read             ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000]
iic_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_req          (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_98           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_100          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_4            (getelementptr    ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000]
iic_addr_resp         (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_5            (getelementptr    ) [ 000000000000000011111100000000000000000000000000000000000000000000000000000]
iic_load_1_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr34            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr34_read       (read             ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000]
iic_addr_6            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_req        (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_7            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_9            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_req2       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_8            (getelementptr    ) [ 000000000000000000000000011110000000000000000000000000000000000000000000000]
iic_addr_10           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_11           (getelementptr    ) [ 000000000000000000000000001111000000000000000000000000000000000000000000000]
iic_addr_1_resp       (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_1_resp3      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_12           (getelementptr    ) [ 000000000000000000000000000000011111100000000000000000000000000000000000000]
iic_addr_14           (getelementptr    ) [ 000000000000000000000000000000001111110000000000000000000000000000000000000]
iic_load_2_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_13           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_13_read      (read             ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000]
iic_load_3_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_15           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_15_read      (read             ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000]
iic_addr_16           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req        (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_160          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_161          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_17           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_163          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_19           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req4       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_18           (getelementptr    ) [ 000000000000000000000000000000000000000001111000000000000000000000000000000]
iic_addr_20           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_169          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_22           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req6       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_21           (getelementptr    ) [ 000000000000000000000000000000000000000000111100000000000000000000000000000]
iic_addr_23           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_25           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req8       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_24           (getelementptr    ) [ 000000000000000000000000000000000000000000011110000000000000000000000000000]
iic_addr_26           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_28           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req10      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_27           (getelementptr    ) [ 000000000000000000000000000000000000000000001111000000000000000000000000000]
iic_addr_29           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_193          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_31           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req12      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp       (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_30           (getelementptr    ) [ 000000000000000000000000000000000000000000000111100000000000000000000000000]
iic_addr_32           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_203          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_34           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req14      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp5      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_33           (getelementptr    ) [ 000000000000000000000000000000000000000000000011110000000000000000000000000]
iic_addr_35           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_213          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_37           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req16      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp7      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_36           (getelementptr    ) [ 000000000000000000000000000000000000000000000001111000000000000000000000000]
iic_addr_38           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_223          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_40           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req18      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp9      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_39           (getelementptr    ) [ 000000000000000000000000000000000000000000000000111100000000000000000000000]
iic_addr_41           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_233          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_43           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req20      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp11     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_42           (getelementptr    ) [ 000000000000000000000000000000000000000000000000011110000000000000000000000]
iic_addr_44           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_243          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_46           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req22      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp13     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_45           (getelementptr    ) [ 000000000000000000000000000000000000000000000000001111000000000000000000000]
iic_addr_47           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_253          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_49           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req24      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp15     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_48           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000111100000000000000000000]
iic_addr_50           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_263          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp17     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_51           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011110000000000000000000]
iic_addr_3_resp19     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp21     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp23     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_279          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_281          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_282          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_283          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_284          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_285          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_286          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_287          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_288          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_289          (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_290          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_291          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_292          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_293          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_294          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_295          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_296          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_297          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_298          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_299          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_300          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp25     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
rbegin1               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000]
StgValue_303          (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304          (br               ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000]
p_014_0_i4            (phi              ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp                   (icmp             ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ctr_V                 (add              ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000]
StgValue_309          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
dummy_1               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_311          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_312          (br               ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000]
rend2                 (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_52           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req26      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_53           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_317          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_55           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req28      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_54           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111000000000000]
iic_addr_56           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_323          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_58           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req30      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_57           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000111100000000000]
iic_addr_59           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_330          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_61           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_req32      (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_60           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000011110000000000]
iic_addr_62           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_338          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_63           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000001111000000000]
iic_addr_3_resp27     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp29     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp31     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_3_resp33     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
rbegin                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000]
StgValue_355          (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_356          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000]
p_014_0_i             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_2                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000]
empty_2               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ctr_V_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000]
StgValue_361          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
dummy_3               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_364          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000]
rend                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_64           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000011111100]
iic_load_4_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_65           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
iic_addr_65_read      (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_376          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_377          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_pirq_outValue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_pirq_outValue">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stat_reg_outValue3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stat_reg_outValue4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_fifo_outValue">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_fifo_outValue">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ctrl_reg_outValue">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_until_ms_MD_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="dummy_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="55"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummy/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dummy_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="65"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummy_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_req/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="stat_reg_outValue1_l_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue1_l/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stat_reg_outValue2_l_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue2_l/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stat_reg_outValue3_l_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue3_l/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="stat_reg_outValue4_l_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stat_reg_outValue4_l/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_pirq_outValue_s_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_pirq_outValue_s/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="full_pirq_outValue_l_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_pirq_outValue_l/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="rx_fifo_outValue_loa_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_fifo_outValue_loa/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tx_fifo_outValue_loa_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_fifo_outValue_loa/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="ctrl_reg_outValue_lo_read_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_reg_outValue_lo/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="iic_addr_1_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_1_read/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="iic_addr_req_writereq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_req/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_98_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="1"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_98/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_100_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_100/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_writeresp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_resp/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_1_req/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="iic_addr34_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr34_read/22 "/>
</bind>
</comp>

<comp id="226" class="1004" name="iic_addr_1_req_writereq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_1_req/22 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_119_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/23 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_121_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="1" slack="0"/>
<pin id="245" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_121/23 "/>
</bind>
</comp>

<comp id="249" class="1004" name="iic_addr_1_req2_writereq_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_1_req2/23 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_writeresp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_1_resp/24 "/>
</bind>
</comp>

<comp id="261" class="1004" name="StgValue_127_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_127/24 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_writeresp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_1_resp3/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_readreq_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_2_req/30 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_readreq_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_3_req/31 "/>
</bind>
</comp>

<comp id="289" class="1004" name="iic_addr_13_read_read_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_13_read/37 "/>
</bind>
</comp>

<comp id="294" class="1004" name="iic_addr_15_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_15_read/38 "/>
</bind>
</comp>

<comp id="299" class="1004" name="iic_addr_3_req_writereq_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req/38 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_160_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="2"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_160/39 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_161_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="1"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/39 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_163_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="0" index="3" bw="1" slack="0"/>
<pin id="325" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_163/39 "/>
</bind>
</comp>

<comp id="329" class="1004" name="iic_addr_3_req4_writereq_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req4/39 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_writeresp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp/40 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_169_write_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="9" slack="0"/>
<pin id="345" dir="0" index="3" bw="1" slack="0"/>
<pin id="346" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_169/40 "/>
</bind>
</comp>

<comp id="350" class="1004" name="iic_addr_3_req6_writereq_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req6/40 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_writeresp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp5/41 "/>
</bind>
</comp>

<comp id="362" class="1004" name="StgValue_176_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="9" slack="0"/>
<pin id="366" dir="0" index="3" bw="1" slack="0"/>
<pin id="367" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_176/41 "/>
</bind>
</comp>

<comp id="371" class="1004" name="iic_addr_3_req8_writereq_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req8/41 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_writeresp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp7/42 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_184_write_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_184/42 "/>
</bind>
</comp>

<comp id="392" class="1004" name="iic_addr_3_req10_writereq_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req10/42 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_writeresp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp9/43 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_193_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="0" index="3" bw="1" slack="0"/>
<pin id="409" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_193/43 "/>
</bind>
</comp>

<comp id="413" class="1004" name="iic_addr_3_req12_writereq_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req12/43 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_writeresp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp11/44 "/>
</bind>
</comp>

<comp id="425" class="1004" name="StgValue_203_write_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="0" index="3" bw="1" slack="0"/>
<pin id="430" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_203/44 "/>
</bind>
</comp>

<comp id="434" class="1004" name="iic_addr_3_req14_writereq_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req14/44 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_writeresp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp13/45 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_213_write_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="10" slack="0"/>
<pin id="450" dir="0" index="3" bw="1" slack="0"/>
<pin id="451" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_213/45 "/>
</bind>
</comp>

<comp id="455" class="1004" name="iic_addr_3_req16_writereq_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req16/45 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_writeresp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp15/46 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_223_write_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="9" slack="0"/>
<pin id="471" dir="0" index="3" bw="1" slack="0"/>
<pin id="472" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_223/46 "/>
</bind>
</comp>

<comp id="476" class="1004" name="iic_addr_3_req18_writereq_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req18/46 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_writeresp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp17/47 "/>
</bind>
</comp>

<comp id="488" class="1004" name="StgValue_233_write_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="1" slack="0"/>
<pin id="493" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_233/47 "/>
</bind>
</comp>

<comp id="497" class="1004" name="iic_addr_3_req20_writereq_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req20/47 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_writeresp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp19/48 "/>
</bind>
</comp>

<comp id="509" class="1004" name="StgValue_243_write_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="0" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="10" slack="0"/>
<pin id="513" dir="0" index="3" bw="1" slack="0"/>
<pin id="514" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_243/48 "/>
</bind>
</comp>

<comp id="518" class="1004" name="iic_addr_3_req22_writereq_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req22/48 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_writeresp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp21/49 "/>
</bind>
</comp>

<comp id="530" class="1004" name="StgValue_253_write_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="0" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="9" slack="0"/>
<pin id="534" dir="0" index="3" bw="1" slack="0"/>
<pin id="535" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_253/49 "/>
</bind>
</comp>

<comp id="539" class="1004" name="iic_addr_3_req24_writereq_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req24/49 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_writeresp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp23/50 "/>
</bind>
</comp>

<comp id="551" class="1004" name="StgValue_263_write_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="0" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="7" slack="0"/>
<pin id="555" dir="0" index="3" bw="1" slack="0"/>
<pin id="556" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_263/50 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_writeresp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp25/51 "/>
</bind>
</comp>

<comp id="565" class="1004" name="iic_addr_3_req26_writereq_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req26/56 "/>
</bind>
</comp>

<comp id="572" class="1004" name="StgValue_317_write_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="10" slack="0"/>
<pin id="576" dir="0" index="3" bw="1" slack="0"/>
<pin id="577" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_317/57 "/>
</bind>
</comp>

<comp id="581" class="1004" name="iic_addr_3_req28_writereq_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req28/57 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_writeresp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp27/58 "/>
</bind>
</comp>

<comp id="593" class="1004" name="StgValue_323_write_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="0" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="9" slack="0"/>
<pin id="597" dir="0" index="3" bw="1" slack="0"/>
<pin id="598" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_323/58 "/>
</bind>
</comp>

<comp id="602" class="1004" name="iic_addr_3_req30_writereq_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req30/58 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_writeresp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp29/59 "/>
</bind>
</comp>

<comp id="614" class="1004" name="StgValue_330_write_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="0" index="3" bw="1" slack="0"/>
<pin id="619" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_330/59 "/>
</bind>
</comp>

<comp id="623" class="1004" name="iic_addr_3_req32_writereq_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req32/59 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_writeresp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp31/60 "/>
</bind>
</comp>

<comp id="635" class="1004" name="StgValue_338_write_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="0" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="11" slack="0"/>
<pin id="639" dir="0" index="3" bw="1" slack="0"/>
<pin id="640" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_338/60 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_writeresp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp33/61 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_readreq_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_4_req/66 "/>
</bind>
</comp>

<comp id="656" class="1004" name="iic_addr_65_read_read_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_65_read/73 "/>
</bind>
</comp>

<comp id="661" class="1004" name="StgValue_376_write_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="0" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="1"/>
<pin id="665" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_376/74 "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_014_0_i4_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="29" slack="1"/>
<pin id="670" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_014_0_i4_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="29" slack="0"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i4/56 "/>
</bind>
</comp>

<comp id="679" class="1005" name="p_014_0_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="29" slack="1"/>
<pin id="681" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_014_0_i_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="29" slack="0"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i/66 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/1 iic_addr_1/8 iic_addr_3/9 iic_addr_4/10 iic_addr_5/15 iic_addr34/22 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_6/22 iic_addr_7/23 iic_addr_8/24 iic_addr_11/25 iic_addr_12/30 iic_addr_13/37 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_9/23 iic_addr_10/24 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_14/31 iic_addr_15/38 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_16/38 iic_addr_17/39 iic_addr_18/40 iic_addr_21/41 iic_addr_24/42 iic_addr_27/43 iic_addr_30/44 iic_addr_33/45 iic_addr_36/46 iic_addr_39/47 iic_addr_42/48 iic_addr_45/49 iic_addr_48/50 iic_addr_51/51 iic_addr_52/56 iic_addr_53/57 iic_addr_54/58 iic_addr_57/59 iic_addr_60/60 iic_addr_63/61 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_19/39 iic_addr_20/40 iic_addr_23/41 iic_addr_26/42 iic_addr_29/43 iic_addr_32/44 iic_addr_35/45 iic_addr_38/46 iic_addr_41/47 iic_addr_44/48 iic_addr_47/49 iic_addr_50/50 iic_addr_55/57 iic_addr_56/58 iic_addr_59/59 iic_addr_62/60 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_22/40 iic_addr_25/41 iic_addr_28/42 iic_addr_31/43 iic_addr_34/44 iic_addr_37/45 iic_addr_40/46 iic_addr_43/47 iic_addr_46/48 iic_addr_49/49 iic_addr_58/58 iic_addr_61/59 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_64/66 iic_addr_65/73 "/>
</bind>
</comp>

<comp id="804" class="1005" name="reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr iic_addr_4 iic_addr_5 "/>
</bind>
</comp>

<comp id="811" class="1005" name="reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8 iic_addr_12 "/>
</bind>
</comp>

<comp id="817" class="1005" name="reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_18 iic_addr_30 iic_addr_42 iic_addr_54 "/>
</bind>
</comp>

<comp id="825" class="1005" name="reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_21 iic_addr_33 iic_addr_45 iic_addr_57 "/>
</bind>
</comp>

<comp id="833" class="1005" name="reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_24 iic_addr_36 iic_addr_48 iic_addr_60 "/>
</bind>
</comp>

<comp id="841" class="1005" name="reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_27 iic_addr_39 iic_addr_51 iic_addr_63 "/>
</bind>
</comp>

<comp id="849" class="1004" name="iic_addr_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="29" slack="0"/>
<pin id="858" dir="0" index="1" bw="29" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/56 "/>
</bind>
</comp>

<comp id="862" class="1004" name="ctr_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="29" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_V/56 "/>
</bind>
</comp>

<comp id="868" class="1004" name="dummy_1_load_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="55"/>
<pin id="870" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_1/56 "/>
</bind>
</comp>

<comp id="871" class="1004" name="StgValue_311_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="55"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_311/56 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="29" slack="0"/>
<pin id="878" dir="0" index="1" bw="29" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/66 "/>
</bind>
</comp>

<comp id="882" class="1004" name="ctr_V_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="29" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_V_1/66 "/>
</bind>
</comp>

<comp id="888" class="1004" name="dummy_3_load_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="65"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_3/66 "/>
</bind>
</comp>

<comp id="891" class="1004" name="StgValue_363_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="65"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_363/66 "/>
</bind>
</comp>

<comp id="896" class="1005" name="dummy_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="55"/>
<pin id="898" dir="1" index="1" bw="8" slack="55"/>
</pin_list>
<bind>
<opset="dummy "/>
</bind>
</comp>

<comp id="902" class="1005" name="dummy_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="65"/>
<pin id="904" dir="1" index="1" bw="8" slack="65"/>
</pin_list>
<bind>
<opset="dummy_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="iic_addr_1_read_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="iic_addr34_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr34_read "/>
</bind>
</comp>

<comp id="918" class="1005" name="iic_addr_11_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_11 "/>
</bind>
</comp>

<comp id="923" class="1005" name="iic_addr_14_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_14 "/>
</bind>
</comp>

<comp id="928" class="1005" name="iic_addr_13_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="2"/>
<pin id="930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_13_read "/>
</bind>
</comp>

<comp id="933" class="1005" name="iic_addr_15_read_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_15_read "/>
</bind>
</comp>

<comp id="941" class="1005" name="ctr_V_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="29" slack="0"/>
<pin id="943" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="ctr_V "/>
</bind>
</comp>

<comp id="949" class="1005" name="ctr_V_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="29" slack="0"/>
<pin id="951" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="ctr_V_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="iic_addr_64_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_64 "/>
</bind>
</comp>

<comp id="959" class="1005" name="iic_addr_65_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_65_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="62" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="26" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="42" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="36" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="523"><net_src comp="32" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="36" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="32" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="26" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="42" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="42" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="26" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="36" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="52" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="40" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="32" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="26" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="42" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="104" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="26" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="36" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="106" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="622"><net_src comp="40" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="32" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="26" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="42" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="108" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="30" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="34" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="16" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="92" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="22" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="696"><net_src comp="690" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="697"><net_src comp="690" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="706"><net_src comp="0" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="44" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="702" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="709"><net_src comp="702" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="718"><net_src comp="0" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="44" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="714" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="721"><net_src comp="714" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="726"><net_src comp="0" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="48" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="729"><net_src comp="722" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="734"><net_src comp="0" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="50" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="730" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="737"><net_src comp="730" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="743"><net_src comp="730" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="744"><net_src comp="730" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="745"><net_src comp="730" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="746"><net_src comp="730" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="747"><net_src comp="730" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="748"><net_src comp="730" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="749"><net_src comp="730" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="750"><net_src comp="730" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="751"><net_src comp="730" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="752"><net_src comp="730" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="753"><net_src comp="730" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="754"><net_src comp="730" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="755"><net_src comp="730" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="760"><net_src comp="0" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="50" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="756" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="763"><net_src comp="756" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="765"><net_src comp="756" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="769"><net_src comp="756" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="770"><net_src comp="756" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="771"><net_src comp="756" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="772"><net_src comp="756" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="774"><net_src comp="756" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="775"><net_src comp="756" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="776"><net_src comp="756" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="777"><net_src comp="756" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="782"><net_src comp="0" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="50" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="778" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="785"><net_src comp="778" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="790"><net_src comp="778" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="791"><net_src comp="778" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="792"><net_src comp="778" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="793"><net_src comp="778" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="794"><net_src comp="778" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="795"><net_src comp="778" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="800"><net_src comp="0" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="110" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="796" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="803"><net_src comp="796" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="807"><net_src comp="690" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="814"><net_src comp="702" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="820"><net_src comp="730" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="828"><net_src comp="730" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="836"><net_src comp="730" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="844"><net_src comp="730" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="853"><net_src comp="0" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="22" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="849" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="860"><net_src comp="672" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="94" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="672" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="100" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="683" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="94" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="683" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="100" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="112" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="905"><net_src comp="116" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="911"><net_src comp="181" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="916"><net_src comp="221" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="921"><net_src comp="702" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="926"><net_src comp="722" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="931"><net_src comp="289" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="936"><net_src comp="294" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="944"><net_src comp="862" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="952"><net_src comp="882" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="957"><net_src comp="796" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="962"><net_src comp="656" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="661" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic | {8 9 10 11 12 13 14 22 23 24 25 26 27 28 29 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
	Port: stat_reg_outValue1 | {39 }
	Port: empty_pirq_outValue | {9 }
	Port: full_pirq_outValue | {23 }
	Port: rx_fifo_outValue | {74 }
	Port: ctrl_reg_outValue | {39 }
 - Input state : 
	Port: iiccomm : iic | {1 2 3 4 5 6 7 8 15 16 17 18 19 20 21 22 30 31 32 33 34 35 36 37 38 66 67 68 69 70 71 72 73 }
	Port: iiccomm : stat_reg_outValue1 | {8 }
	Port: iiccomm : empty_pirq_outValue | {8 }
	Port: iiccomm : full_pirq_outValue | {8 }
	Port: iiccomm : stat_reg_outValue2 | {8 }
	Port: iiccomm : stat_reg_outValue3 | {8 }
	Port: iiccomm : stat_reg_outValue4 | {8 }
	Port: iiccomm : tx_fifo_outValue | {8 }
	Port: iiccomm : rx_fifo_outValue | {8 }
	Port: iiccomm : ctrl_reg_outValue | {8 }
  - Chain level:
	State 1
		iic_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		iic_addr_1_read : 1
		iic_addr_req : 1
	State 9
		StgValue_100 : 1
	State 10
		iic_addr_resp : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		iic_load_1_req : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		iic_addr34_read : 1
		iic_addr_1_req : 1
	State 23
		StgValue_121 : 1
		iic_addr_1_req2 : 1
	State 24
		iic_addr_1_resp : 1
		StgValue_127 : 1
	State 25
		iic_addr_1_resp3 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
		iic_load_2_req : 1
	State 31
		iic_load_3_req : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		iic_addr_13_read : 1
	State 38
		iic_addr_15_read : 1
		iic_addr_3_req : 1
	State 39
		StgValue_163 : 1
		iic_addr_3_req4 : 1
	State 40
		iic_addr_3_resp : 1
		StgValue_169 : 1
		iic_addr_3_req6 : 1
	State 41
		iic_addr_3_resp5 : 1
		StgValue_176 : 1
		iic_addr_3_req8 : 1
	State 42
		iic_addr_3_resp7 : 1
		StgValue_184 : 1
		iic_addr_3_req10 : 1
	State 43
		iic_addr_3_resp9 : 1
		StgValue_193 : 1
		iic_addr_3_req12 : 1
	State 44
		iic_addr_3_resp11 : 1
		StgValue_203 : 1
		iic_addr_3_req14 : 1
	State 45
		iic_addr_3_resp13 : 1
		StgValue_213 : 1
		iic_addr_3_req16 : 1
	State 46
		iic_addr_3_resp15 : 1
		StgValue_223 : 1
		iic_addr_3_req18 : 1
	State 47
		iic_addr_3_resp17 : 1
		StgValue_233 : 1
		iic_addr_3_req20 : 1
	State 48
		iic_addr_3_resp19 : 1
		StgValue_243 : 1
		iic_addr_3_req22 : 1
	State 49
		iic_addr_3_resp21 : 1
		StgValue_253 : 1
		iic_addr_3_req24 : 1
	State 50
		iic_addr_3_resp23 : 1
		StgValue_263 : 1
	State 51
		iic_addr_3_resp25 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
		tmp : 1
		ctr_V : 1
		StgValue_309 : 2
		StgValue_311 : 1
		iic_addr_3_req26 : 1
	State 57
		StgValue_317 : 1
		iic_addr_3_req28 : 1
	State 58
		iic_addr_3_resp27 : 1
		StgValue_323 : 1
		iic_addr_3_req30 : 1
	State 59
		iic_addr_3_resp29 : 1
		StgValue_330 : 1
		iic_addr_3_req32 : 1
	State 60
		iic_addr_3_resp31 : 1
		StgValue_338 : 1
	State 61
		iic_addr_3_resp33 : 1
	State 62
	State 63
	State 64
	State 65
	State 66
		tmp_2 : 1
		ctr_V_1 : 1
		StgValue_361 : 2
		StgValue_363 : 1
		iic_load_4_req : 1
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		iic_addr_65_read : 1
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |            ctr_V_fu_862           |    0    |    36   |
|          |           ctr_V_1_fu_882          |    0    |    36   |
|----------|-----------------------------------|---------|---------|
|   icmp   |             tmp_fu_856            |    0    |    18   |
|          |            tmp_2_fu_876           |    0    |    18   |
|----------|-----------------------------------|---------|---------|
|          |         grp_readreq_fu_120        |    0    |    0    |
|          |         grp_readreq_fu_214        |    0    |    0    |
|  readreq |         grp_readreq_fu_275        |    0    |    0    |
|          |         grp_readreq_fu_282        |    0    |    0    |
|          |         grp_readreq_fu_649        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |  stat_reg_outValue1_l_read_fu_127 |    0    |    0    |
|          |  stat_reg_outValue2_l_read_fu_133 |    0    |    0    |
|          |  stat_reg_outValue3_l_read_fu_139 |    0    |    0    |
|          |  stat_reg_outValue4_l_read_fu_145 |    0    |    0    |
|          | empty_pirq_outValue_s_read_fu_151 |    0    |    0    |
|          |  full_pirq_outValue_l_read_fu_157 |    0    |    0    |
|   read   |  rx_fifo_outValue_loa_read_fu_163 |    0    |    0    |
|          |  tx_fifo_outValue_loa_read_fu_169 |    0    |    0    |
|          |  ctrl_reg_outValue_lo_read_fu_175 |    0    |    0    |
|          |    iic_addr_1_read_read_fu_181    |    0    |    0    |
|          |    iic_addr34_read_read_fu_221    |    0    |    0    |
|          |    iic_addr_13_read_read_fu_289   |    0    |    0    |
|          |    iic_addr_15_read_read_fu_294   |    0    |    0    |
|          |    iic_addr_65_read_read_fu_656   |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |    iic_addr_req_writereq_fu_186   |    0    |    0    |
|          |   iic_addr_1_req_writereq_fu_226  |    0    |    0    |
|          |  iic_addr_1_req2_writereq_fu_249  |    0    |    0    |
|          |   iic_addr_3_req_writereq_fu_299  |    0    |    0    |
|          |  iic_addr_3_req4_writereq_fu_329  |    0    |    0    |
|          |  iic_addr_3_req6_writereq_fu_350  |    0    |    0    |
|          |  iic_addr_3_req8_writereq_fu_371  |    0    |    0    |
|          |  iic_addr_3_req10_writereq_fu_392 |    0    |    0    |
|          |  iic_addr_3_req12_writereq_fu_413 |    0    |    0    |
| writereq |  iic_addr_3_req14_writereq_fu_434 |    0    |    0    |
|          |  iic_addr_3_req16_writereq_fu_455 |    0    |    0    |
|          |  iic_addr_3_req18_writereq_fu_476 |    0    |    0    |
|          |  iic_addr_3_req20_writereq_fu_497 |    0    |    0    |
|          |  iic_addr_3_req22_writereq_fu_518 |    0    |    0    |
|          |  iic_addr_3_req24_writereq_fu_539 |    0    |    0    |
|          |  iic_addr_3_req26_writereq_fu_565 |    0    |    0    |
|          |  iic_addr_3_req28_writereq_fu_581 |    0    |    0    |
|          |  iic_addr_3_req30_writereq_fu_602 |    0    |    0    |
|          |  iic_addr_3_req32_writereq_fu_623 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      StgValue_98_write_fu_193     |    0    |    0    |
|          |     StgValue_100_write_fu_200     |    0    |    0    |
|          |     StgValue_119_write_fu_233     |    0    |    0    |
|          |     StgValue_121_write_fu_240     |    0    |    0    |
|          |     StgValue_127_write_fu_261     |    0    |    0    |
|          |     StgValue_160_write_fu_306     |    0    |    0    |
|          |     StgValue_161_write_fu_313     |    0    |    0    |
|          |     StgValue_163_write_fu_320     |    0    |    0    |
|          |     StgValue_169_write_fu_341     |    0    |    0    |
|          |     StgValue_176_write_fu_362     |    0    |    0    |
|          |     StgValue_184_write_fu_383     |    0    |    0    |
|   write  |     StgValue_193_write_fu_404     |    0    |    0    |
|          |     StgValue_203_write_fu_425     |    0    |    0    |
|          |     StgValue_213_write_fu_446     |    0    |    0    |
|          |     StgValue_223_write_fu_467     |    0    |    0    |
|          |     StgValue_233_write_fu_488     |    0    |    0    |
|          |     StgValue_243_write_fu_509     |    0    |    0    |
|          |     StgValue_253_write_fu_530     |    0    |    0    |
|          |     StgValue_263_write_fu_551     |    0    |    0    |
|          |     StgValue_317_write_fu_572     |    0    |    0    |
|          |     StgValue_323_write_fu_593     |    0    |    0    |
|          |     StgValue_330_write_fu_614     |    0    |    0    |
|          |     StgValue_338_write_fu_635     |    0    |    0    |
|          |     StgValue_376_write_fu_661     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        grp_writeresp_fu_209       |    0    |    0    |
|          |        grp_writeresp_fu_256       |    0    |    0    |
|          |        grp_writeresp_fu_270       |    0    |    0    |
|          |        grp_writeresp_fu_336       |    0    |    0    |
|          |        grp_writeresp_fu_357       |    0    |    0    |
|          |        grp_writeresp_fu_378       |    0    |    0    |
|          |        grp_writeresp_fu_399       |    0    |    0    |
|          |        grp_writeresp_fu_420       |    0    |    0    |
|          |        grp_writeresp_fu_441       |    0    |    0    |
| writeresp|        grp_writeresp_fu_462       |    0    |    0    |
|          |        grp_writeresp_fu_483       |    0    |    0    |
|          |        grp_writeresp_fu_504       |    0    |    0    |
|          |        grp_writeresp_fu_525       |    0    |    0    |
|          |        grp_writeresp_fu_546       |    0    |    0    |
|          |        grp_writeresp_fu_560       |    0    |    0    |
|          |        grp_writeresp_fu_588       |    0    |    0    |
|          |        grp_writeresp_fu_609       |    0    |    0    |
|          |        grp_writeresp_fu_630       |    0    |    0    |
|          |        grp_writeresp_fu_644       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   108   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     ctr_V_1_reg_949    |   29   |
|      ctr_V_reg_941     |   29   |
|     dummy_2_reg_902    |    8   |
|      dummy_reg_896     |    8   |
| iic_addr34_read_reg_913|   32   |
|   iic_addr_11_reg_918  |   32   |
|iic_addr_13_read_reg_928|   32   |
|   iic_addr_14_reg_923  |   32   |
|iic_addr_15_read_reg_933|   32   |
| iic_addr_1_read_reg_908|   32   |
|   iic_addr_64_reg_954  |   32   |
|iic_addr_65_read_reg_959|   32   |
|   p_014_0_i4_reg_668   |   29   |
|    p_014_0_i_reg_679   |   29   |
|         reg_804        |   32   |
|         reg_811        |   32   |
|         reg_817        |   32   |
|         reg_825        |   32   |
|         reg_833        |   32   |
|         reg_841        |   32   |
+------------------------+--------+
|          Total         |   580  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_120  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_209 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_214  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_256 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_270 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_275  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_282  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_336 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_357 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_378 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_399 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_420 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_441 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_462 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_483 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_504 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_525 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_546 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_560 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_588 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_609 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_630 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_644 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_649  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1536  ||  42.456 ||   216   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   42   |    -   |   216  |
|  Register |    -   |   580  |    -   |
+-----------+--------+--------+--------+
|   Total   |   42   |   580  |   324  |
+-----------+--------+--------+--------+
