{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyOJNFrlUq/8cFmWY0nWJ7V/",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/sheikh495/ComputerSystemsOrganization/blob/main/COSC_530_ProgrammingAssignment)2.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 14,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "sUop-k87ztSH",
        "outputId": "c4e526fc-0f2c-4665-ee68-e96fd5c29325"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ],
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final"
      ],
      "metadata": {
        "id": "GDNZBCa3988L"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "g56pL_Vf-A5i",
        "outputId": "baef2f4d-5c79-4297-8004-3ffeea6a6724"
      },
      "execution_count": 29,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n",
            "flw    f6,32(x2)     1       -         -       1       1      \n",
            "flw    f2,48(x3)     1       -         -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2       3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4       5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6       7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8       9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    }
  ]
}