Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Nov 09 11:21:27 2016
| Host         : מעה4230 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.725        0.000                      0                18659        0.024        0.000                      0                18659        3.000        0.000                       0                  6603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          9.725        0.000                      0                13040        0.024        0.000                      0                13040        9.020        0.000                       0                  6598  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_system_top_clk_wiz_0_0  clk_out1_system_top_clk_wiz_0_0       10.594        0.000                      0                 5619        0.485        0.000                      0                 5619  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 1.700ns (17.901%)  route 7.796ns (82.099%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.150     9.118 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_30[7]_i_1/O
                         net (fo=8, routed)           2.228    11.346    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_3[0]
    SLICE_X77Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.559    21.562    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X77Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[3]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.084    21.479    
    SLICE_X77Y49         FDCE (Setup_fdce_C_CE)      -0.407    21.072    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[3]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  9.725    

Slack (MET) :             9.768ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 1.700ns (17.981%)  route 7.754ns (82.019%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.150     9.118 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_30[7]_i_1/O
                         net (fo=8, routed)           2.186    11.304    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_3[0]
    SLICE_X78Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.559    21.562    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X78Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[4]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.084    21.479    
    SLICE_X78Y48         FDCE (Setup_fdce_C_CE)      -0.407    21.072    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[4]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  9.768    

Slack (MET) :             9.900ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 1.674ns (17.581%)  route 7.848ns (82.419%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.124     9.092 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_28[7]_i_1/O
                         net (fo=8, routed)           2.279    11.372    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_2[0]
    SLICE_X75Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.557    21.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X75Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[1]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X75Y49         FDCE (Setup_fdce_C_CE)      -0.205    21.272    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[1]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  9.900    

Slack (MET) :             9.915ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 1.700ns (18.265%)  route 7.607ns (81.735%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.150     9.118 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_30[7]_i_1/O
                         net (fo=8, routed)           2.039    11.157    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_3[0]
    SLICE_X76Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.559    21.562    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X76Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[1]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.084    21.479    
    SLICE_X76Y49         FDCE (Setup_fdce_C_CE)      -0.407    21.072    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[1]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  9.915    

Slack (MET) :             10.018ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 1.700ns (18.475%)  route 7.501ns (81.525%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.150     9.118 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_30[7]_i_1/O
                         net (fo=8, routed)           1.933    11.051    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_3[0]
    SLICE_X74Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.557    21.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X74Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[0]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X74Y48         FDCE (Setup_fdce_C_CE)      -0.407    21.070    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_30_reg[0]
  -------------------------------------------------------------------
                         required time                         21.070    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 1.674ns (17.937%)  route 7.658ns (82.063%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.124     9.092 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_28[7]_i_1/O
                         net (fo=8, routed)           2.090    11.182    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_2[0]
    SLICE_X74Y47         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.557    21.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X74Y47         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[0]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X74Y47         FDCE (Setup_fdce_C_CE)      -0.205    21.272    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[0]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 1.674ns (17.937%)  route 7.658ns (82.063%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          1.079     8.968    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.124     9.092 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_28[7]_i_1/O
                         net (fo=8, routed)           2.090    11.182    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[8]_2[0]
    SLICE_X74Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.557    21.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X74Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[3]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X74Y49         FDCE (Setup_fdce_C_CE)      -0.205    21.272    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[3]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 1.890ns (19.910%)  route 7.603ns (80.090%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.665     1.668    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X47Y46         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/Q
                         net (fo=160, routed)         5.284     7.408    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay12_out1_reg[0]_rep
    SLICE_X60Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.532 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_123/O
                         net (fo=1, routed)           0.000     7.532    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_123_n_0
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     7.777 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_54/O
                         net (fo=1, routed)           0.000     7.777    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_54_n_0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     7.881 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_20/O
                         net (fo=1, routed)           0.574     8.455    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_20_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I3_O)        0.316     8.771 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_9/O
                         net (fo=2, routed)           1.414    10.185    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_3
    SLICE_X47Y51         LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_2/O
                         net (fo=1, routed)           0.330    10.640    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Switch16_out1[6]
    SLICE_X46Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.044 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.044    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[7]_i_1_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.161 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Data_Type_Conversion5_out1[11]
    SLICE_X46Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.482    21.485    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X46Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.084    21.401    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)       -0.150    21.251    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.096ns (21.611%)  route 7.603ns (78.389%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.665     1.668    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X47Y46         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/Q
                         net (fo=160, routed)         5.284     7.408    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay12_out1_reg[0]_rep
    SLICE_X60Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.532 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_123/O
                         net (fo=1, routed)           0.000     7.532    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_123_n_0
    SLICE_X60Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     7.777 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_54/O
                         net (fo=1, routed)           0.000     7.777    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_54_n_0
    SLICE_X60Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     7.881 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_20/O
                         net (fo=1, routed)           0.574     8.455    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_i_20_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I3_O)        0.316     8.771 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_9/O
                         net (fo=2, routed)           1.414    10.185    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1_reg[7]_3
    SLICE_X47Y51         LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay7_out1[7]_i_2/O
                         net (fo=1, routed)           0.330    10.640    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Switch16_out1[6]
    SLICE_X46Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.044 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.044    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[7]_i_1_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.367 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.367    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Data_Type_Conversion5_out1[9]
    SLICE_X46Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.482    21.485    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X46Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[9]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.084    21.401    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.109    21.510    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.510    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.225ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 1.674ns (18.207%)  route 7.520ns (81.793%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.847     1.850    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y102        FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.419     2.269 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           1.253     3.522    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.327     3.849 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]_INST_0/O
                         net (fo=81, routed)          2.434     6.284    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.354     6.638 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3/O
                         net (fo=8, routed)           0.334     6.971    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.326     7.297 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3/O
                         net (fo=3, routed)           0.468     7.765    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_Time_reciv[31]_i_3_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.889 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2/O
                         net (fo=41, routed)          0.666     8.555    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_7[7]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     8.679 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_42[7]_i_1/O
                         net (fo=8, routed)           2.365    11.044    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[7][0]
    SLICE_X68Y44         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.555    21.558    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X68Y44         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[3]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.084    21.475    
    SLICE_X68Y44         FDCE (Setup_fdce_C_CE)      -0.205    21.270    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_42_reg[3]
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                 10.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.700%)  route 0.214ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.552     0.554    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y66         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/Q
                         net (fo=1, routed)           0.214     0.909    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_64_reg[7][5]
    SLICE_X51Y64         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.817     0.819    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X51Y64         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X51Y64         FDCE (Hold_fdce_C_D)         0.071     0.885    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay53_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.966%)  route 0.221ns (61.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.558     0.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y41         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[1]/Q
                         net (fo=1, routed)           0.221     0.921    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_48_reg[7][1]
    SLICE_X53Y43         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay53_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.823     0.825    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X53Y43         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay53_out1_reg[1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y43         FDCE (Hold_fdce_C_D)         0.070     0.890    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay53_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_15_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay20_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.584     0.586    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X61Y49         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_15_reg[4]/Q
                         net (fo=1, routed)           0.228     0.955    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_15_reg[7][4]
    SLICE_X60Y56         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay20_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.850     0.852    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X60Y56         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay20_out1_reg[4]/C
                         clock pessimism              0.000     0.852    
    SLICE_X60Y56         FDCE (Hold_fdce_C_D)         0.071     0.923    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay20_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay9_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.316%)  route 0.227ns (61.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.558     0.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X45Y56         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_8_reg[4]/Q
                         net (fo=1, routed)           0.227     0.928    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_8_reg[7][4]
    SLICE_X51Y56         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay9_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.822     0.824    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X51Y56         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay9_out1_reg[4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y56         FDCE (Hold_fdce_C_D)         0.076     0.895    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay9_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay6_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.557     0.559    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y47         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[1]/Q
                         net (fo=1, routed)           0.196     0.919    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_5_reg[7][1]
    SLICE_X50Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay6_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.823     0.825    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y52         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay6_out1_reg[1]/C
                         clock pessimism              0.000     0.825    
    SLICE_X50Y52         FDCE (Hold_fdce_C_D)         0.060     0.885    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay6_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_27_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay32_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.524%)  route 0.235ns (62.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.586     0.588    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X71Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_27_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y48         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_27_reg[3]/Q
                         net (fo=1, routed)           0.235     0.963    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_27_reg[7][3]
    SLICE_X65Y51         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay32_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.851     0.853    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X65Y51         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay32_out1_reg[3]/C
                         clock pessimism              0.000     0.853    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.072     0.925    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay32_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay42_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.983%)  route 0.151ns (38.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.557     0.559    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay42_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.148     0.707 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay42_out1_reg[7]/Q
                         net (fo=1, routed)           0.151     0.857    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay42_out1[7]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.098     0.955 r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     0.955    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay[7]_i_1_n_0
    SLICE_X49Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.828     0.830    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X49Y48         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay_reg[7]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.092     0.917    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable29_switch_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.800%)  route 0.210ns (56.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.553     0.555    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y91         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[26]/Q
                         net (fo=1, routed)           0.210     0.929    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][26]
    SLICE_X48Y92         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.825     0.827    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X48Y92         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.066     0.888    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.661     0.663    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     0.827 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.004    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y98         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.847     0.849    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.005     0.844    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.959    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_33_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay38_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.492%)  route 0.213ns (56.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.546     0.548    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDCE (Prop_fdce_C_Q)         0.164     0.712 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_33_reg[2]/Q
                         net (fo=1, routed)           0.213     0.925    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_33_reg[7][2]
    SLICE_X49Y78         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay38_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.814     0.816    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y78         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay38_out1_reg[2]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X49Y78         FDCE (Hold_fdce_C_D)         0.066     0.877    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay38_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y107    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y107    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y107    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y87     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y103    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y87     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.594ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 0.606ns (7.083%)  route 7.949ns (92.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 21.472 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.598    10.201    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X52Y94         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.469    21.472    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X52Y94         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[6]/C
                         clock pessimism              0.014    21.486    
                         clock uncertainty           -0.084    21.402    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.607    20.795    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_44_reg[6]
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 10.594    

Slack (MET) :             11.068ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.606ns (7.499%)  route 7.475ns (92.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 21.472 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.124     9.727    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X51Y95         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.469    21.472    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X51Y95         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[6]/C
                         clock pessimism              0.014    21.486    
                         clock uncertainty           -0.084    21.402    
    SLICE_X51Y95         FDCE (Recov_fdce_C_CLR)     -0.607    20.795    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_5_reg[6]
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                 11.068    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 0.606ns (7.446%)  route 7.533ns (92.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.181     9.785    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X56Y95         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.540    21.543    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X56Y95         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[6]/C
                         clock pessimism              0.014    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X56Y95         FDCE (Recov_fdce_C_CLR)     -0.607    20.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[6]
  -------------------------------------------------------------------
                         required time                         20.866    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.086ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 0.606ns (7.450%)  route 7.528ns (92.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.177     9.780    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X57Y95         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.540    21.543    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X57Y95         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/C
                         clock pessimism              0.014    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X57Y95         FDCE (Recov_fdce_C_CLR)     -0.607    20.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]
  -------------------------------------------------------------------
                         required time                         20.866    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                 11.086    

Slack (MET) :             11.155ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 0.606ns (7.351%)  route 7.637ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 21.721 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.286     9.889    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X63Y100        FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.718    21.721    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X63Y100        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[6]/C
                         clock pessimism              0.014    21.735    
                         clock uncertainty           -0.084    21.651    
    SLICE_X63Y100        FDCE (Recov_fdce_C_CLR)     -0.607    21.044    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[6]
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                 11.155    

Slack (MET) :             11.236ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_19_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 0.606ns (7.590%)  route 7.378ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.027     9.630    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X57Y94         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_19_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.540    21.543    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X57Y94         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_19_reg[6]/C
                         clock pessimism              0.014    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X57Y94         FDCE (Recov_fdce_C_CLR)     -0.607    20.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_19_reg[6]
  -------------------------------------------------------------------
                         required time                         20.866    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 11.236    

Slack (MET) :             11.241ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 0.606ns (7.351%)  route 7.637ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 21.721 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.286     9.889    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X62Y100        FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.718    21.721    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X62Y100        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[6]/C
                         clock pessimism              0.014    21.735    
                         clock uncertainty           -0.084    21.651    
    SLICE_X62Y100        FDCE (Recov_fdce_C_CLR)     -0.521    21.130    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_46_reg[6]
  -------------------------------------------------------------------
                         required time                         21.130    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                 11.241    

Slack (MET) :             11.247ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_52_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 0.606ns (7.515%)  route 7.458ns (92.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.106     9.710    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X66Y98         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_52_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.545    21.548    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X66Y98         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_52_reg[6]/C
                         clock pessimism              0.014    21.562    
                         clock uncertainty           -0.084    21.478    
    SLICE_X66Y98         FDCE (Recov_fdce_C_CLR)     -0.521    20.957    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_52_reg[6]
  -------------------------------------------------------------------
                         required time                         20.957    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 11.247    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_23_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.606ns (7.608%)  route 7.359ns (92.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.352     4.454    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.150     4.604 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         5.008     9.611    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X57Y96         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_23_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.540    21.543    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X57Y96         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_23_reg[6]/C
                         clock pessimism              0.014    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X57Y96         FDCE (Recov_fdce_C_CLR)     -0.607    20.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_23_reg[6]
  -------------------------------------------------------------------
                         required time                         20.866    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.265ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_7_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 0.608ns (7.619%)  route 7.373ns (92.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.643     1.646    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y69         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=51, routed)          2.585     4.687    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.152     4.839 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[2]_i_1/O
                         net (fo=125, routed)         4.788     9.627    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[2]
    SLICE_X40Y69         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_7_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        1.471    21.474    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y69         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_7_reg[2]/C
                         clock pessimism              0.114    21.588    
                         clock uncertainty           -0.084    21.504    
    SLICE_X40Y69         FDCE (Recov_fdce_C_CLR)     -0.613    20.891    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_7_reg[2]
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 11.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.187ns (31.611%)  route 0.405ns (68.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.231     0.923    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y82         LUT2 (Prop_lut2_I1_O)        0.046     0.969 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[7]_i_2/O
                         net (fo=125, routed)         0.174     1.142    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[7]
    SLICE_X51Y82         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.814     0.816    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X51Y82         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[7]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X51Y82         FDCE (Remov_fdce_C_CLR)     -0.154     0.657    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.483%)  route 0.491ns (72.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.333     1.025    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.070 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Delay2_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     1.227    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y82         FDPE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.814     0.816    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y82         FDPE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     0.740    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_axi_enable_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.185ns (27.649%)  route 0.484ns (72.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.044     0.991 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         0.228     1.220    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_2[1]
    SLICE_X53Y85         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.817     0.819    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X53Y85         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[0][7]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.660    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.185ns (27.649%)  route 0.484ns (72.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.044     0.991 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         0.228     1.220    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_2[1]
    SLICE_X53Y85         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.817     0.819    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X53Y85         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[1][7]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.660    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[2][7]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.185ns (27.649%)  route 0.484ns (72.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.044     0.991 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         0.228     1.220    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_2[1]
    SLICE_X53Y85         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.817     0.819    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X53Y85         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[2][7]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X53Y85         FDCE (Remov_fdce_C_CLR)     -0.154     0.660    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay4_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.190ns (27.361%)  route 0.504ns (72.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.213     0.905    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y81         LUT2 (Prop_lut2_I1_O)        0.049     0.954 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[2]_i_1/O
                         net (fo=125, routed)         0.291     1.245    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[2]
    SLICE_X50Y81         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.813     0.815    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y81         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[3]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X50Y81         FDCE (Remov_fdce_C_CLR)     -0.134     0.676    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_48_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.088%)  route 0.555ns (74.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.992 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable1_switch_delay[0]_i_2/O
                         net (fo=125, routed)         0.300     1.292    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y77         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.809     0.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y77         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable40_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable43_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.088%)  route 0.555ns (74.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.992 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable1_switch_delay[0]_i_2/O
                         net (fo=125, routed)         0.300     1.292    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y77         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable43_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.809     0.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y77         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable43_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable43_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable45_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.088%)  route 0.555ns (74.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.992 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable1_switch_delay[0]_i_2/O
                         net (fo=125, routed)         0.300     1.292    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y77         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable45_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.809     0.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y77         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable45_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable45_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable47_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.088%)  route 0.555ns (74.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.549     0.551    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X49Y80         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.256     0.947    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.992 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/Unit_Delay_Enabled_Resettable1_switch_delay[0]_i_2/O
                         net (fo=125, routed)         0.300     1.292    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y77         FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable47_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6597, routed)        0.809     0.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y77         FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable47_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.714    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable47_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.578    





