{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27004@cadpassserver.ele.etsmtl.ca " "Can't contact license server \"27004@cadpassserver.ele.etsmtl.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1690396491580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690396506692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690396506707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 14:34:49 2023 " "Processing started: Wed Jul 26 14:34:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690396506707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396506707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_FPGA -c TOP_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_FPGA -c TOP_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396506707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690396507843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690396507843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-rtl " "Found design unit 1: ual-rtl" {  } { { "../Fichiers_VHDL/ual.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/ual.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "../Fichiers_VHDL/ual.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/ual.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396517335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/top_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/top_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_fpga-rtl " "Found design unit 1: top_fpga-rtl" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517421 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396517421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-structure_interne " "Found design unit 1: TOP-structure_interne" {  } { { "../Fichiers_VHDL/TOP.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517504 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../Fichiers_VHDL/TOP.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396517504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Fichiers_VHDL/regfile.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517605 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Fichiers_VHDL/regfile.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396517605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure_interne " "Found design unit 1: MIPS-structure_interne" {  } { { "../Fichiers_VHDL/MIPS.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517686 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../Fichiers_VHDL/MIPS.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396517686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396517686 ""}
