Running: xsim.dir/tb_PWM_Generator_Verilog_behav/xsimk.exe -simmode gui -wdb tb_PWM_Generator_Verilog_behav.wdb -simrunnum 0 -socket 55530
Design successfully loaded
Design Loading Memory Usage: 6944 KB (Peak: 6944 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7488 KB (Peak: 7488 KB)
Simulation CPU Usage: 0 ms
