

================================================================
== Vivado HLS Report for 'max_pool_2D_1'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    14.063|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4706|  4706|  4706|  4706|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4704|  4704|         5|          4|          2|  1176|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    405|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     150|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     216|    859|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |top_net_fcmp_32nsdEe_U10  |top_net_fcmp_32nsdEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_254_p2                   |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next1_fu_234_p2  |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_op_fu_526_p2     |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_324_p2                   |     +    |      0|  0|  13|           4|           1|
    |n_1_fu_601_p2                   |     +    |      0|  0|  12|           3|           1|
    |tmp5_fu_640_p2                  |     +    |      0|  0|  10|           8|           8|
    |tmp_10_fu_482_p2                |     +    |      0|  0|  15|           9|           9|
    |tmp_12_fu_514_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_14_fu_520_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_18_fu_672_p2                |     +    |      0|  0|  10|          12|          12|
    |tmp_4_fu_467_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_6_fu_452_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_s_fu_420_p2                 |     +    |      0|  0|  15|           9|           9|
    |tmp6_fu_666_p2                  |     -    |      0|  0|  10|          12|          12|
    |tmp_11_fu_508_p2                |     -    |      0|  0|  19|          14|          14|
    |tmp_17_fu_634_p2                |     -    |      0|  0|  10|           8|           8|
    |tmp_3_fu_446_p2                 |     -    |      0|  0|  19|          14|          14|
    |tmp_9_fu_414_p2                 |     -    |      0|  0|  15|           9|           9|
    |exitcond_mid_fu_318_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_228_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_240_p2      |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_312_p2              |   icmp   |      0|  0|   9|           3|           3|
    |tmp_5_cast_mid2_v_fu_280_p2     |    or    |      0|  0|   5|           5|           1|
    |tmp_8_fu_222_p2                 |    or    |      0|  0|   5|           5|           1|
    |tmp_8_mid1_fu_372_p2            |    or    |      0|  0|   5|           5|           1|
    |tmp_fu_330_p2                   |    or    |      0|  0|   2|           1|           1|
    |i_cast1_mid2_v_fu_260_p3        |  select  |      0|  0|   4|           1|           4|
    |indvar_flatten_next_fu_532_p3   |  select  |      0|  0|   7|           1|           1|
    |j_cast9_mid2_fu_344_p3          |  select  |      0|  0|   4|           1|           4|
    |j_mid_fu_246_p3                 |  select  |      0|  0|   4|           1|           1|
    |max_val_1_fu_548_p3             |  select  |      0|  0|  14|           1|          14|
    |max_val_2_fu_571_p3             |  select  |      0|  0|  14|           1|          14|
    |max_val_3_fu_586_p3             |  select  |      0|  0|  14|           1|          14|
    |n_mid2_fu_336_p3                |  select  |      0|  0|   3|           1|           1|
    |tmp_7_cast_mid2_fu_360_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_7_cast_mid_fu_290_p3        |  select  |      0|  0|   5|           1|           1|
    |tmp_8_cast_mid2_fu_378_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_8_cast_mid_fu_298_p3        |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_306_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 405|         232|         251|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_166_p4                |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten1_phi_fu_155_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_177_p4   |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_188_p4                |   9|          2|    4|          8|
    |ap_phi_mux_n_phi_fu_199_p4                |   9|          2|    3|          6|
    |grp_fu_206_p0                             |  15|          3|   32|         96|
    |grp_fu_206_p1                             |  15|          3|   32|         96|
    |i_reg_162                                 |   9|          2|    4|          8|
    |in_r_address0                             |  27|          5|   13|         65|
    |in_r_address1                             |  21|          4|   13|         52|
    |indvar_flatten1_reg_151                   |   9|          2|   11|         22|
    |indvar_flatten_reg_173                    |   9|          2|    7|         14|
    |j_reg_184                                 |   9|          2|    4|          8|
    |n_reg_195                                 |   9|          2|    3|          6|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 215|         44|  150|        434|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond_flatten1_reg_687     |   1|   0|    1|          0|
    |i_cast1_mid2_v_reg_696        |   4|   0|    4|          0|
    |i_reg_162                     |   4|   0|    4|          0|
    |indvar_flatten1_reg_151       |  11|   0|   11|          0|
    |indvar_flatten_next1_reg_691  |  11|   0|   11|          0|
    |indvar_flatten_next_reg_747   |   7|   0|    7|          0|
    |indvar_flatten_reg_173        |   7|   0|    7|          0|
    |j_cast9_mid2_reg_709          |   4|   0|    4|          0|
    |j_reg_184                     |   4|   0|    4|          0|
    |max_val_1_reg_757             |  14|   0|   14|          0|
    |max_val_2_reg_772             |  14|   0|   14|          0|
    |n_1_reg_787                   |   3|   0|    3|          0|
    |n_mid2_reg_702                |   3|   0|    3|          0|
    |n_reg_195                     |   3|   0|    3|          0|
    |tmp_12_reg_735                |  13|   0|   14|          1|
    |tmp_14_reg_741                |  13|   0|   14|          1|
    |tmp_4_reg_725                 |  13|   0|   14|          1|
    |tmp_6_reg_715                 |  13|   0|   14|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 150|   0|  154|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|in_r_address0      | out |   13|  ap_memory |      in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |      in_r     |     array    |
|in_r_address1      | out |   13|  ap_memory |      in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q1            |  in |   32|  ap_memory |      in_r     |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/pool_core.cpp:15]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.0>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ 0, %0 ], [ %indvar_flatten_next1, %.reset6 ]"   --->   Operation 9 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_cast1_mid2_v, %.reset6 ]" [c_cnn/pool_core.cpp:15]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %0 ], [ %j_cast9_mid2, %.reset6 ]" [c_cnn/pool_core.cpp:21]   --->   Operation 12 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n = phi i3 [ 0, %0 ], [ %n_1, %.reset6 ]"   --->   Operation 13 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 14 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_8 = or i5 %tmp_7, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 15 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -872"   --->   Operation 16 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 17 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %2, label %.reset6"   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -44"   --->   Operation 19 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.02ns)   --->   "%j_mid = select i1 %exitcond_flatten, i4 0, i4 %j" [c_cnn/pool_core.cpp:21]   --->   Operation 20 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i_s = add i4 %i, 1" [c_cnn/pool_core.cpp:15]   --->   Operation 21 'add' 'i_s' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%i_cast1_mid2_v = select i1 %exitcond_flatten, i4 %i_s, i4 %i" [c_cnn/pool_core.cpp:15]   --->   Operation 22 'select' 'i_cast1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2_v = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_cast1_mid2_v, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 23 'bitconcatenate' 'tmp_4_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2 = zext i5 %tmp_4_cast_mid2_v to i9" [c_cnn/pool_core.cpp:26]   --->   Operation 24 'zext' 'tmp_4_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_5_cast_mid2_v = or i5 %tmp_4_cast_mid2_v, 1" [c_cnn/pool_core.cpp:28]   --->   Operation 25 'or' 'tmp_5_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_5_cast_mid2 = zext i5 %tmp_5_cast_mid2_v to i9" [c_cnn/pool_core.cpp:28]   --->   Operation 26 'zext' 'tmp_5_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_cast_mid2)   --->   "%tmp_7_cast_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp_7" [c_cnn/pool_core.cpp:26]   --->   Operation 27 'select' 'tmp_7_cast_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_cast_mid = select i1 %exitcond_flatten, i5 1, i5 %tmp_8" [c_cnn/pool_core.cpp:27]   --->   Operation 28 'select' 'tmp_8_cast_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [c_cnn/pool_core.cpp:21]   --->   Operation 29 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %n, -2" [c_cnn/pool_core.cpp:21]   --->   Operation 30 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 31 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j_mid, 1" [c_cnn/pool_core.cpp:18]   --->   Operation 32 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp = or i1 %exitcond_mid, %exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 33 'or' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.98ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %tmp, i3 0, i3 %n" [c_cnn/pool_core.cpp:21]   --->   Operation 34 'select' 'n_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%j_cast9_mid2 = select i1 %exitcond_mid, i4 %j_1, i4 %j_mid" [c_cnn/pool_core.cpp:21]   --->   Operation 35 'select' 'j_cast9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_1, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp_7_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_7_cast_mid2 = select i1 %exitcond_mid, i5 %tmp_7_mid1, i5 %tmp_7_cast_mid" [c_cnn/pool_core.cpp:26]   --->   Operation 37 'select' 'tmp_7_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_cast_mid2_cast = zext i5 %tmp_7_cast_mid2 to i14" [c_cnn/pool_core.cpp:26]   --->   Operation 38 'zext' 'tmp_7_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_mid1 = or i5 %tmp_7_mid1, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 39 'or' 'tmp_8_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_8_cast_mid2 = select i1 %exitcond_mid, i5 %tmp_8_mid1, i5 %tmp_8_cast_mid" [c_cnn/pool_core.cpp:27]   --->   Operation 40 'select' 'tmp_8_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_cast_mid2_cast = zext i5 %tmp_8_cast_mid2 to i14" [c_cnn/pool_core.cpp:27]   --->   Operation 41 'zext' 'tmp_8_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %n_mid2, i5 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 42 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4 to i9" [c_cnn/pool_core.cpp:26]   --->   Operation 43 'zext' 'p_shl4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %n_mid2, i2 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 44 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i5 %p_shl5 to i9" [c_cnn/pool_core.cpp:26]   --->   Operation 45 'zext' 'p_shl5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%tmp_9 = sub i9 %p_shl4_cast, %p_shl5_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 46 'sub' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_s = add i9 %tmp_9, %tmp_4_cast_mid2" [c_cnn/pool_core.cpp:26]   --->   Operation 47 'add' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_s, i5 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 48 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_s, i2 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 49 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i11 %p_shl3 to i14" [c_cnn/pool_core.cpp:26]   --->   Operation 50 'sext' 'p_shl3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.81ns)   --->   "%tmp_3 = sub i14 %p_shl2, %p_shl3_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 51 'sub' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.81ns)   --->   "%tmp_6 = add i14 %tmp_3, %tmp_7_cast_mid2_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 52 'add' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i14 %tmp_6 to i32" [c_cnn/pool_core.cpp:26]   --->   Operation 53 'sext' 'tmp_6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %tmp_6_cast to i64" [c_cnn/pool_core.cpp:26]   --->   Operation 54 'zext' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [4704 x float]* %in_r, i64 0, i64 %tmp_1" [c_cnn/pool_core.cpp:26]   --->   Operation 55 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 56 'load' 'max_val' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (1.81ns)   --->   "%tmp_4 = add i14 %tmp_3, %tmp_8_cast_mid2_cast" [c_cnn/pool_core.cpp:27]   --->   Operation 57 'add' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i14 %tmp_4 to i32" [c_cnn/pool_core.cpp:27]   --->   Operation 58 'sext' 'tmp_11_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %tmp_11_cast to i64" [c_cnn/pool_core.cpp:27]   --->   Operation 59 'zext' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [4704 x float]* %in_r, i64 0, i64 %tmp_5" [c_cnn/pool_core.cpp:27]   --->   Operation 60 'getelementptr' 'in_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 61 'load' 'in_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_10 = add i9 %tmp_9, %tmp_5_cast_mid2" [c_cnn/pool_core.cpp:28]   --->   Operation 62 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_10, i5 0)" [c_cnn/pool_core.cpp:28]   --->   Operation 63 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_10, i2 0)" [c_cnn/pool_core.cpp:28]   --->   Operation 64 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i11 %p_shl1 to i14" [c_cnn/pool_core.cpp:28]   --->   Operation 65 'sext' 'p_shl1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.81ns)   --->   "%tmp_11 = sub i14 %p_shl, %p_shl1_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 66 'sub' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.81ns)   --->   "%tmp_12 = add i14 %tmp_11, %tmp_7_cast_mid2_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 67 'add' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.81ns)   --->   "%tmp_14 = add i14 %tmp_11, %tmp_8_cast_mid2_cast" [c_cnn/pool_core.cpp:29]   --->   Operation 68 'add' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%indvar_flatten_op = add i7 %indvar_flatten, 1"   --->   Operation 69 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.99ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i7 1, i7 %indvar_flatten_op"   --->   Operation 70 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 13.9>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 71 'load' 'max_val' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 72 'load' 'in_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i14 %tmp_12 to i32" [c_cnn/pool_core.cpp:28]   --->   Operation 73 'sext' 'tmp_15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = zext i32 %tmp_15_cast to i64" [c_cnn/pool_core.cpp:28]   --->   Operation 74 'zext' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [4704 x float]* %in_r, i64 0, i64 %tmp_13" [c_cnn/pool_core.cpp:28]   --->   Operation 75 'getelementptr' 'in_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_2, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 76 'load' 'in_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 77 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %in_load_1, %max_val" [c_cnn/pool_core.cpp:34]   --->   Operation 77 'fcmp' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.70ns)   --->   "%max_val_1 = select i1 %tmp_16, i14 %tmp_4, i14 %tmp_6" [c_cnn/pool_core.cpp:34]   --->   Operation 78 'select' 'max_val_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%max_val_1_cast1 = sext i14 %max_val_1 to i32" [c_cnn/pool_core.cpp:34]   --->   Operation 79 'sext' 'max_val_1_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%max_val_1_cast = zext i32 %max_val_1_cast1 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 80 'zext' 'max_val_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [4704 x float]* %in_r, i64 0, i64 %max_val_1_cast" [c_cnn/pool_core.cpp:27]   --->   Operation 81 'getelementptr' 'in_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%max_val_4 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 82 'load' 'max_val_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 13.9>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_2, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 83 'load' 'in_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i14 %tmp_14 to i32" [c_cnn/pool_core.cpp:29]   --->   Operation 84 'sext' 'tmp_17_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %tmp_17_cast to i64" [c_cnn/pool_core.cpp:29]   --->   Operation 85 'zext' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [4704 x float]* %in_r, i64 0, i64 %tmp_15" [c_cnn/pool_core.cpp:29]   --->   Operation 86 'getelementptr' 'in_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_3, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 87 'load' 'in_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%max_val_4 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 88 'load' 'max_val_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 89 [1/1] (6.78ns)   --->   "%tmp_26_1 = fcmp ogt float %in_load_2, %max_val_4" [c_cnn/pool_core.cpp:34]   --->   Operation 89 'fcmp' 'tmp_26_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.70ns)   --->   "%max_val_2 = select i1 %tmp_26_1, i14 %tmp_12, i14 %max_val_1" [c_cnn/pool_core.cpp:34]   --->   Operation 90 'select' 'max_val_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%max_val_2_cast1 = sext i14 %max_val_2 to i32" [c_cnn/pool_core.cpp:34]   --->   Operation 91 'sext' 'max_val_2_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%max_val_2_cast = zext i32 %max_val_2_cast1 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 92 'zext' 'max_val_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [4704 x float]* %in_r, i64 0, i64 %max_val_2_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 93 'getelementptr' 'in_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%max_val_5 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 94 'load' 'max_val_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_3, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 95 'load' 'in_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%max_val_5 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 96 'load' 'max_val_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 97 [1/1] (6.78ns)   --->   "%tmp_26_2 = fcmp ogt float %in_load_3, %max_val_5" [c_cnn/pool_core.cpp:34]   --->   Operation 97 'fcmp' 'tmp_26_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.70ns)   --->   "%max_val_3 = select i1 %tmp_26_2, i14 %tmp_14, i14 %max_val_2" [c_cnn/pool_core.cpp:34]   --->   Operation 98 'select' 'max_val_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%max_val_3_cast1 = sext i14 %max_val_3 to i32" [c_cnn/pool_core.cpp:34]   --->   Operation 99 'sext' 'max_val_3_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%max_val_3_cast = zext i32 %max_val_3_cast1 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 100 'zext' 'max_val_3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [4704 x float]* %in_r, i64 0, i64 %max_val_3_cast" [c_cnn/pool_core.cpp:29]   --->   Operation 101 'getelementptr' 'in_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%max_val_6 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 102 'load' 'max_val_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 103 [1/1] (1.65ns)   --->   "%n_1 = add i3 %n_mid2, 1" [c_cnn/pool_core.cpp:21]   --->   Operation 103 'add' 'n_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.7>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%i_cast1_mid2 = zext i4 %i_cast1_mid2_v to i8" [c_cnn/pool_core.cpp:15]   --->   Operation 104 'zext' 'i_cast1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%j_cast9_mid2_cast = zext i4 %j_cast9_mid2 to i12" [c_cnn/pool_core.cpp:21]   --->   Operation 105 'zext' 'j_cast9_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str310)" [c_cnn/pool_core.cpp:21]   --->   Operation 106 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [c_cnn/pool_core.cpp:23]   --->   Operation 107 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (3.25ns)   --->   "%max_val_6 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 108 'load' 'max_val_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %n_mid2, i4 0)" [c_cnn/pool_core.cpp:39]   --->   Operation 109 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i7 %p_shl8 to i8" [c_cnn/pool_core.cpp:39]   --->   Operation 110 'zext' 'p_shl8_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %n_mid2, i1 false)" [c_cnn/pool_core.cpp:39]   --->   Operation 111 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i4 %p_shl9 to i8" [c_cnn/pool_core.cpp:39]   --->   Operation 112 'zext' 'p_shl9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = sub i8 %p_shl8_cast, %p_shl9_cast" [c_cnn/pool_core.cpp:39]   --->   Operation 113 'sub' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp5 = add i8 %tmp_17, %i_cast1_mid2" [c_cnn/pool_core.cpp:39]   --->   Operation 114 'add' 'tmp5' <Predicate = (!exitcond_flatten1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl6 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp5, i4 0)" [c_cnn/pool_core.cpp:39]   --->   Operation 115 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp5, i1 false)" [c_cnn/pool_core.cpp:39]   --->   Operation 116 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i9 %p_shl7 to i12" [c_cnn/pool_core.cpp:39]   --->   Operation 117 'sext' 'p_shl7_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = sub i12 %p_shl6, %p_shl7_cast" [c_cnn/pool_core.cpp:39]   --->   Operation 118 'sub' 'tmp6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_18 = add i12 %tmp6, %j_cast9_mid2_cast" [c_cnn/pool_core.cpp:39]   --->   Operation 119 'add' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i12 %tmp_18 to i32" [c_cnn/pool_core.cpp:39]   --->   Operation 120 'sext' 'tmp_21_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %tmp_21_cast to i64" [c_cnn/pool_core.cpp:39]   --->   Operation 121 'zext' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1176 x float]* %output_r, i64 0, i64 %tmp_19" [c_cnn/pool_core.cpp:39]   --->   Operation 122 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (3.25ns)   --->   "store float %max_val_6, float* %output_addr, align 4" [c_cnn/pool_core.cpp:39]   --->   Operation 123 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str310, i32 %tmp_2)" [c_cnn/pool_core.cpp:41]   --->   Operation 124 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 125 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [c_cnn/pool_core.cpp:44]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (br             ) [ 01111110]
indvar_flatten1      (phi            ) [ 00100000]
i                    (phi            ) [ 00100000]
indvar_flatten       (phi            ) [ 00100000]
j                    (phi            ) [ 00100000]
n                    (phi            ) [ 00100000]
tmp_7                (bitconcatenate ) [ 00000000]
tmp_8                (or             ) [ 00000000]
exitcond_flatten1    (icmp           ) [ 00111110]
indvar_flatten_next1 (add            ) [ 01111110]
StgValue_18          (br             ) [ 00000000]
exitcond_flatten     (icmp           ) [ 00000000]
j_mid                (select         ) [ 00000000]
i_s                  (add            ) [ 00000000]
i_cast1_mid2_v       (select         ) [ 01111110]
tmp_4_cast_mid2_v    (bitconcatenate ) [ 00000000]
tmp_4_cast_mid2      (zext           ) [ 00000000]
tmp_5_cast_mid2_v    (or             ) [ 00000000]
tmp_5_cast_mid2      (zext           ) [ 00000000]
tmp_7_cast_mid       (select         ) [ 00000000]
tmp_8_cast_mid       (select         ) [ 00000000]
not_exitcond_flatten (xor            ) [ 00000000]
exitcond             (icmp           ) [ 00000000]
exitcond_mid         (and            ) [ 00000000]
j_1                  (add            ) [ 00000000]
tmp                  (or             ) [ 00000000]
n_mid2               (select         ) [ 00111110]
j_cast9_mid2         (select         ) [ 01111110]
tmp_7_mid1           (bitconcatenate ) [ 00000000]
tmp_7_cast_mid2      (select         ) [ 00000000]
tmp_7_cast_mid2_cast (zext           ) [ 00000000]
tmp_8_mid1           (or             ) [ 00000000]
tmp_8_cast_mid2      (select         ) [ 00000000]
tmp_8_cast_mid2_cast (zext           ) [ 00000000]
p_shl4               (bitconcatenate ) [ 00000000]
p_shl4_cast          (zext           ) [ 00000000]
p_shl5               (bitconcatenate ) [ 00000000]
p_shl5_cast          (zext           ) [ 00000000]
tmp_9                (sub            ) [ 00000000]
tmp_s                (add            ) [ 00000000]
p_shl2               (bitconcatenate ) [ 00000000]
p_shl3               (bitconcatenate ) [ 00000000]
p_shl3_cast          (sext           ) [ 00000000]
tmp_3                (sub            ) [ 00000000]
tmp_6                (add            ) [ 00010000]
tmp_6_cast           (sext           ) [ 00000000]
tmp_1                (zext           ) [ 00000000]
in_addr              (getelementptr  ) [ 00010000]
tmp_4                (add            ) [ 00010000]
tmp_11_cast          (sext           ) [ 00000000]
tmp_5                (zext           ) [ 00000000]
in_addr_1            (getelementptr  ) [ 00010000]
tmp_10               (add            ) [ 00000000]
p_shl                (bitconcatenate ) [ 00000000]
p_shl1               (bitconcatenate ) [ 00000000]
p_shl1_cast          (sext           ) [ 00000000]
tmp_11               (sub            ) [ 00000000]
tmp_12               (add            ) [ 00011000]
tmp_14               (add            ) [ 00011100]
indvar_flatten_op    (add            ) [ 00000000]
indvar_flatten_next  (select         ) [ 01111110]
max_val              (load           ) [ 00000000]
in_load_1            (load           ) [ 00000000]
tmp_15_cast          (sext           ) [ 00000000]
tmp_13               (zext           ) [ 00000000]
in_addr_2            (getelementptr  ) [ 00001000]
tmp_16               (fcmp           ) [ 00000000]
max_val_1            (select         ) [ 00001000]
max_val_1_cast1      (sext           ) [ 00000000]
max_val_1_cast       (zext           ) [ 00000000]
in_addr_4            (getelementptr  ) [ 00001000]
in_load_2            (load           ) [ 00000000]
tmp_17_cast          (sext           ) [ 00000000]
tmp_15               (zext           ) [ 00000000]
in_addr_3            (getelementptr  ) [ 00000100]
max_val_4            (load           ) [ 00000000]
tmp_26_1             (fcmp           ) [ 00000000]
max_val_2            (select         ) [ 00000100]
max_val_2_cast1      (sext           ) [ 00000000]
max_val_2_cast       (zext           ) [ 00000000]
in_addr_5            (getelementptr  ) [ 00000100]
in_load_3            (load           ) [ 00000000]
max_val_5            (load           ) [ 00000000]
tmp_26_2             (fcmp           ) [ 00000000]
max_val_3            (select         ) [ 00000000]
max_val_3_cast1      (sext           ) [ 00000000]
max_val_3_cast       (zext           ) [ 00000000]
in_addr_6            (getelementptr  ) [ 00100010]
n_1                  (add            ) [ 01100010]
i_cast1_mid2         (zext           ) [ 00000000]
j_cast9_mid2_cast    (zext           ) [ 00000000]
tmp_2                (specregionbegin) [ 00000000]
StgValue_107         (specpipeline   ) [ 00000000]
max_val_6            (load           ) [ 00000000]
p_shl8               (bitconcatenate ) [ 00000000]
p_shl8_cast          (zext           ) [ 00000000]
p_shl9               (bitconcatenate ) [ 00000000]
p_shl9_cast          (zext           ) [ 00000000]
tmp_17               (sub            ) [ 00000000]
tmp5                 (add            ) [ 00000000]
p_shl6               (bitconcatenate ) [ 00000000]
p_shl7               (bitconcatenate ) [ 00000000]
p_shl7_cast          (sext           ) [ 00000000]
tmp6                 (sub            ) [ 00000000]
tmp_18               (add            ) [ 00000000]
tmp_21_cast          (sext           ) [ 00000000]
tmp_19               (zext           ) [ 00000000]
output_addr          (getelementptr  ) [ 00000000]
StgValue_123         (store          ) [ 00000000]
empty                (specregionend  ) [ 00000000]
StgValue_125         (br             ) [ 01111110]
StgValue_126         (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="in_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
<pin id="95" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/2 in_load_1/2 in_load_2/3 max_val_4/3 in_load_3/4 max_val_5/4 max_val_6/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="in_addr_2_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_addr_4_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_3/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="in_addr_5_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="in_addr_6_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_6/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="output_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_123_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="1"/>
<pin id="153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="indvar_flatten_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="n_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="n_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="3" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/3 tmp_26_1/4 tmp_26_2/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_8_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond_flatten1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten_next1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond_flatten_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_mid_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_cast1_mid2_v_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast1_mid2_v/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_4_cast_mid2_v_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast_mid2_v/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_cast_mid2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_mid2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_5_cast_mid2_v_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5_cast_mid2_v/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_cast_mid2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast_mid2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_7_cast_mid_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_cast_mid/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_8_cast_mid_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_mid/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="not_exitcond_flatten_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond_mid_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="j_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="n_mid2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_cast9_mid2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast9_mid2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_7_mid1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_mid1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_7_cast_mid2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_cast_mid2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_7_cast_mid2_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_mid1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_mid1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_8_cast_mid2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_cast_mid2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_8_cast_mid2_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_shl4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_shl4_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_shl5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_shl5_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_9_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_shl3_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="14" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_6_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_11_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_10_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_shl_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_shl1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_shl1_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_11_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_12_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_14_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvar_flatten_op_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="indvar_flatten_next_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_15_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_13_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="max_val_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="14" slack="1"/>
<pin id="551" dir="0" index="2" bw="14" slack="1"/>
<pin id="552" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="max_val_1_cast1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_val_1_cast1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="max_val_1_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_1_cast/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_17_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="2"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_15_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="max_val_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="14" slack="2"/>
<pin id="574" dir="0" index="2" bw="14" slack="1"/>
<pin id="575" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="max_val_2_cast1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_val_2_cast1/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="max_val_2_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_2_cast/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="max_val_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="14" slack="3"/>
<pin id="589" dir="0" index="2" bw="14" slack="1"/>
<pin id="590" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="max_val_3_cast1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_val_3_cast1/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="max_val_3_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_3_cast/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="n_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="3"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="i_cast1_mid2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="4"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1_mid2/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="j_cast9_mid2_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="4"/>
<pin id="611" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9_mid2_cast/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_shl8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="4"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_shl8_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl9_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="0" index="1" bw="3" slack="4"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_shl9_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_17_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="0" index="1" bw="4" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_shl7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_shl7_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_18_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_21_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_19_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="687" class="1005" name="exitcond_flatten1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_flatten_next1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="0"/>
<pin id="693" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="i_cast1_mid2_v_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="0"/>
<pin id="698" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_cast1_mid2_v "/>
</bind>
</comp>

<comp id="702" class="1005" name="n_mid2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="3"/>
<pin id="704" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="j_cast9_mid2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_cast9_mid2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_6_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="1"/>
<pin id="717" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="720" class="1005" name="in_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="1"/>
<pin id="722" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_4_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="1"/>
<pin id="727" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="730" class="1005" name="in_addr_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="13" slack="1"/>
<pin id="732" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_12_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="1"/>
<pin id="737" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_14_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="14" slack="2"/>
<pin id="743" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="747" class="1005" name="indvar_flatten_next_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="752" class="1005" name="in_addr_2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="13" slack="1"/>
<pin id="754" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="max_val_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="1"/>
<pin id="759" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="in_addr_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="1"/>
<pin id="764" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="767" class="1005" name="in_addr_3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="1"/>
<pin id="769" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="max_val_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="14" slack="1"/>
<pin id="774" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="in_addr_5_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="1"/>
<pin id="779" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

<comp id="782" class="1005" name="in_addr_6_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="13" slack="1"/>
<pin id="784" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_6 "/>
</bind>
</comp>

<comp id="787" class="1005" name="n_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="1"/>
<pin id="789" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="79" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="79" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="79" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="79" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="79" pin="7"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="188" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="155" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="155" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="177" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="188" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="166" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="240" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="166" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="268" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="240" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="214" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="240" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="222" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="240" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="199" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="306" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="246" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="318" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="240" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="10" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="199" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="318" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="324" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="246" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="324" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="318" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="290" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="352" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="318" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="298" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="336" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="336" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="398" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="276" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="420" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="426" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="368" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="471"><net_src comp="446" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="386" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="486"><net_src comp="414" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="286" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="36" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="488" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="368" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="508" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="386" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="177" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="240" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="526" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="553"><net_src comp="206" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="548" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="576"><net_src comp="206" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="571" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="591"><net_src comp="206" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="586" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="6" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="64" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="14" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="633"><net_src comp="623" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="619" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="606" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="66" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="6" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="68" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="640" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="14" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="646" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="609" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="690"><net_src comp="228" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="234" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="699"><net_src comp="260" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="705"><net_src comp="336" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="712"><net_src comp="344" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="718"><net_src comp="452" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="723"><net_src comp="72" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="728"><net_src comp="467" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="733"><net_src comp="85" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="738"><net_src comp="514" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="744"><net_src comp="520" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="750"><net_src comp="532" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="755"><net_src comp="97" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="760"><net_src comp="548" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="765"><net_src comp="105" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="770"><net_src comp="113" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="775"><net_src comp="571" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="780"><net_src comp="121" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="785"><net_src comp="129" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="790"><net_src comp="601" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: max_pool_2D.1 : in_r | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		tmp_7 : 1
		tmp_8 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_18 : 2
		exitcond_flatten : 1
		j_mid : 2
		i_s : 1
		i_cast1_mid2_v : 2
		tmp_4_cast_mid2_v : 3
		tmp_4_cast_mid2 : 4
		tmp_5_cast_mid2_v : 4
		tmp_5_cast_mid2 : 4
		tmp_7_cast_mid : 2
		tmp_8_cast_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		j_1 : 3
		tmp : 2
		n_mid2 : 2
		j_cast9_mid2 : 2
		tmp_7_mid1 : 4
		tmp_7_cast_mid2 : 5
		tmp_7_cast_mid2_cast : 6
		tmp_8_mid1 : 5
		tmp_8_cast_mid2 : 5
		tmp_8_cast_mid2_cast : 6
		p_shl4 : 3
		p_shl4_cast : 4
		p_shl5 : 3
		p_shl5_cast : 4
		tmp_9 : 5
		tmp_s : 6
		p_shl2 : 7
		p_shl3 : 7
		p_shl3_cast : 8
		tmp_3 : 9
		tmp_6 : 10
		tmp_6_cast : 11
		tmp_1 : 12
		in_addr : 13
		max_val : 14
		tmp_4 : 10
		tmp_11_cast : 11
		tmp_5 : 12
		in_addr_1 : 13
		in_load_1 : 14
		tmp_10 : 6
		p_shl : 7
		p_shl1 : 7
		p_shl1_cast : 8
		tmp_11 : 9
		tmp_12 : 10
		tmp_14 : 10
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		tmp_13 : 1
		in_addr_2 : 2
		in_load_2 : 3
		tmp_16 : 1
		max_val_1 : 2
		max_val_1_cast1 : 3
		max_val_1_cast : 4
		in_addr_4 : 5
		max_val_4 : 6
	State 4
		tmp_15 : 1
		in_addr_3 : 2
		in_load_3 : 3
		tmp_26_1 : 1
		max_val_2 : 2
		max_val_2_cast1 : 3
		max_val_2_cast : 4
		in_addr_5 : 5
		max_val_5 : 6
	State 5
		tmp_26_2 : 1
		max_val_3 : 2
		max_val_3_cast1 : 3
		max_val_3_cast : 4
		in_addr_6 : 5
		max_val_6 : 6
	State 6
		p_shl8_cast : 1
		p_shl9_cast : 1
		tmp_17 : 2
		tmp5 : 3
		p_shl6 : 4
		p_shl7 : 4
		p_shl7_cast : 5
		tmp6 : 6
		tmp_18 : 7
		tmp_21_cast : 8
		tmp_19 : 9
		output_addr : 10
		StgValue_123 : 11
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_206         |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_234 |    0    |    0    |    13   |
|          |          i_s_fu_254         |    0    |    0    |    13   |
|          |          j_1_fu_324         |    0    |    0    |    13   |
|          |         tmp_s_fu_420        |    0    |    0    |    15   |
|          |         tmp_6_fu_452        |    0    |    0    |    19   |
|          |         tmp_4_fu_467        |    0    |    0    |    19   |
|    add   |        tmp_10_fu_482        |    0    |    0    |    15   |
|          |        tmp_12_fu_514        |    0    |    0    |    19   |
|          |        tmp_14_fu_520        |    0    |    0    |    19   |
|          |   indvar_flatten_op_fu_526  |    0    |    0    |    15   |
|          |          n_1_fu_601         |    0    |    0    |    12   |
|          |         tmp5_fu_640         |    0    |    0    |    10   |
|          |        tmp_18_fu_672        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_246        |    0    |    0    |    4    |
|          |    i_cast1_mid2_v_fu_260    |    0    |    0    |    4    |
|          |    tmp_7_cast_mid_fu_290    |    0    |    0    |    5    |
|          |    tmp_8_cast_mid_fu_298    |    0    |    0    |    5    |
|          |        n_mid2_fu_336        |    0    |    0    |    3    |
|  select  |     j_cast9_mid2_fu_344     |    0    |    0    |    4    |
|          |    tmp_7_cast_mid2_fu_360   |    0    |    0    |    5    |
|          |    tmp_8_cast_mid2_fu_378   |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_532 |    0    |    0    |    7    |
|          |       max_val_1_fu_548      |    0    |    0    |    14   |
|          |       max_val_2_fu_571      |    0    |    0    |    14   |
|          |       max_val_3_fu_586      |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_414        |    0    |    0    |    15   |
|          |         tmp_3_fu_446        |    0    |    0    |    19   |
|    sub   |        tmp_11_fu_508        |    0    |    0    |    19   |
|          |        tmp_17_fu_634        |    0    |    0    |    10   |
|          |         tmp6_fu_666         |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_228  |    0    |    0    |    13   |
|   icmp   |   exitcond_flatten_fu_240   |    0    |    0    |    11   |
|          |       exitcond_fu_312       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_222        |    0    |    0    |    0    |
|    or    |   tmp_5_cast_mid2_v_fu_280  |    0    |    0    |    0    |
|          |          tmp_fu_330         |    0    |    0    |    2    |
|          |      tmp_8_mid1_fu_372      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_306 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_318     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_7_fu_214        |    0    |    0    |    0    |
|          |   tmp_4_cast_mid2_v_fu_268  |    0    |    0    |    0    |
|          |      tmp_7_mid1_fu_352      |    0    |    0    |    0    |
|          |        p_shl4_fu_390        |    0    |    0    |    0    |
|          |        p_shl5_fu_402        |    0    |    0    |    0    |
|          |        p_shl2_fu_426        |    0    |    0    |    0    |
|bitconcatenate|        p_shl3_fu_434        |    0    |    0    |    0    |
|          |         p_shl_fu_488        |    0    |    0    |    0    |
|          |        p_shl1_fu_496        |    0    |    0    |    0    |
|          |        p_shl8_fu_612        |    0    |    0    |    0    |
|          |        p_shl9_fu_623        |    0    |    0    |    0    |
|          |        p_shl6_fu_646        |    0    |    0    |    0    |
|          |        p_shl7_fu_654        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_4_cast_mid2_fu_276   |    0    |    0    |    0    |
|          |    tmp_5_cast_mid2_fu_286   |    0    |    0    |    0    |
|          | tmp_7_cast_mid2_cast_fu_368 |    0    |    0    |    0    |
|          | tmp_8_cast_mid2_cast_fu_386 |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_398     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_410     |    0    |    0    |    0    |
|          |         tmp_1_fu_462        |    0    |    0    |    0    |
|          |         tmp_5_fu_477        |    0    |    0    |    0    |
|   zext   |        tmp_13_fu_543        |    0    |    0    |    0    |
|          |    max_val_1_cast_fu_558    |    0    |    0    |    0    |
|          |        tmp_15_fu_566        |    0    |    0    |    0    |
|          |    max_val_2_cast_fu_581    |    0    |    0    |    0    |
|          |    max_val_3_cast_fu_596    |    0    |    0    |    0    |
|          |     i_cast1_mid2_fu_606     |    0    |    0    |    0    |
|          |   j_cast9_mid2_cast_fu_609  |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_619     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_630     |    0    |    0    |    0    |
|          |        tmp_19_fu_682        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl3_cast_fu_442     |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_458      |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_473     |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_504     |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_540     |    0    |    0    |    0    |
|   sext   |    max_val_1_cast1_fu_554   |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_563     |    0    |    0    |    0    |
|          |    max_val_2_cast1_fu_577   |    0    |    0    |    0    |
|          |    max_val_3_cast1_fu_592   |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_662     |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_678     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    66   |   627   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten1_reg_687 |    1   |
|   i_cast1_mid2_v_reg_696   |    4   |
|          i_reg_162         |    4   |
|      in_addr_1_reg_730     |   13   |
|      in_addr_2_reg_752     |   13   |
|      in_addr_3_reg_767     |   13   |
|      in_addr_4_reg_762     |   13   |
|      in_addr_5_reg_777     |   13   |
|      in_addr_6_reg_782     |   13   |
|       in_addr_reg_720      |   13   |
|   indvar_flatten1_reg_151  |   11   |
|indvar_flatten_next1_reg_691|   11   |
| indvar_flatten_next_reg_747|    7   |
|   indvar_flatten_reg_173   |    7   |
|    j_cast9_mid2_reg_709    |    4   |
|          j_reg_184         |    4   |
|      max_val_1_reg_757     |   14   |
|      max_val_2_reg_772     |   14   |
|         n_1_reg_787        |    3   |
|       n_mid2_reg_702       |    3   |
|          n_reg_195         |    3   |
|       tmp_12_reg_735       |   14   |
|       tmp_14_reg_741       |   14   |
|        tmp_4_reg_725       |   14   |
|        tmp_6_reg_715       |   14   |
+----------------------------+--------+
|            Total           |   237  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   8  |  13  |   104  ||    41   |
| grp_access_fu_79 |  p2  |   6  |   0  |    0   ||    33   |
|    grp_fu_206    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_206    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   232  ||  7.4914 ||    92   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   627  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   92   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   303  |   719  |
+-----------+--------+--------+--------+--------+
