Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -6823  -405860            108      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   8822                    113.353 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          108       -6823    -405860            108




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          108       -6823    -405860            108

Path 0:
   Slack (not met):                         -6823ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2297ps
   - Clock uncertainty:                       150ps
   = Required time:                          4147ps
   - Propagation time:                       8762ps (50.3% logic, 49.7% route, logic stage 4)
   - Delay of the launching clock:           2208ps
   = Slack:                                 -6823ps

   Instance/Pin or Net Name                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                              
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                                                    
   clk                                                Clock net    15          (fanout=367)       2208                     -                                                                                                                                                                                    
   RBB_9/CLK                                          RBB_6L        9  [TILE 0 0, RBB 13 8]          -     r            2208                                                                                                                                                                                    
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CQ                                           RBB_6L        9  [TILE 0 0, RBB 13 8]        800     r            3008     {inst67: $auto$ff.cc:266:slice$2214 (FDCE,site=cff)}                                                                                                                           
   $techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2]   Net          88           (fanout=12)       1293                     -                                                                                                                                                                                    
   RBB_16/C5                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            4301                                                                                                                                                                                    
   RBB_16/C                                           RBB_6L       16  [TILE 0 0, RBB 10 8]       1043     r            5344     {inst20: $abc$3750$lut$aiger3749$144 (LUT,site=clut,cluto)}                                                                                                                    
   $abc$3750$aiger3749$144                            Net         116            (fanout=1)        969                     -                                                                                                                                                                                    
   RBB_16/D2                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            6313                                                                                                                                                                                    
   RBB_16/DMUX                                        RBB_6L       16  [TILE 0 0, RBB 10 8]        848     r            7161     {inst89: $auto$muxcover.cc:557:implement_best_cover$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (LUT,site=dluto)} 
   $abc$3750$aiger3749$53                             Net         102            (fanout=1)        634                     -                                                                                                                                                                                    
   RBB_18/D2                                          RBB_6L       18   [TILE 0 0, RBB 7 8]          -     r            7795                                                                                                                                                                                    
   RBB_18/DMUX                                        RBB_6L       18   [TILE 0 0, RBB 7 8]        955     r            8750     {inst90: $auto$muxcover.cc:557:implement_best_cover$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dluto)}  
   $auto$muxcover.cc:557:implement_best_cover$2074.Y  Net          70            (fanout=1)       1463                     -                                                                                                                                                                                    
   RBB_2/O[0]                                         IOB           2   [TILE 0 0, RBB 0 8]          -     r           10213     {inst76: $auto$ff.cc:266:slice$2260 (FDP)} {(output_port) inst129: g_129_seg_5_obuf (IO)}                                                                                      
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_2/CLK                                          IOB           2   [TILE 0 0, RBB 0 8]        757     r           10970                                                                                                                                                                                    
   clk                                                Clock net    15          (fanout=367)      -2297                     -                                                                                                                                                                                    
   clk                                                CLOCK-PORT    -                     -    capture     r            8673                                                                                                                                                                                    
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (not met):                         -6563ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2311ps
   - Clock uncertainty:                       150ps
   = Required time:                          4161ps
   - Propagation time:                       8516ps (46.3% logic, 53.7% route, logic stage 3)
   - Delay of the launching clock:           2208ps
   = Slack:                                 -6563ps

   Instance/Pin or Net Name                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)       2208                     -                                                                                                                                                                                      
   RBB_9/CLK                                          RBB_6L        9  [TILE 0 0, RBB 13 8]          -     r            2208                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CQ                                           RBB_6L        9  [TILE 0 0, RBB 13 8]        800     r            3008     {inst67: $auto$ff.cc:266:slice$2214 (FDCE,site=cff)}                                                                                                                             
   $techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2]   Net          88           (fanout=12)       1913                     -                                                                                                                                                                                      
   RBB_19/B4                                          RBB_6L       19  [TILE 0 0, RBB 10 6]          -     r            4921                                                                                                                                                                                      
   RBB_19/AMUX                                        RBB_6L       19  [TILE 0 0, RBB 10 6]       1114     r            6035     {inst86: $auto$muxcover.cc:557:implement_best_cover$2072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (MUXF,site=muxf7a)} 
   $abc$3750$aiger3749$42                             Net         106            (fanout=2)        594                     -                                                                                                                                                                                      
   RBB_19/B2                                          RBB_6L       19  [TILE 0 0, RBB 10 6]          -     r            6629                                                                                                                                                                                      
   RBB_19/BMUX                                        RBB_6L       19  [TILE 0 0, RBB 10 6]       1237     r            7866     {inst87: $auto$muxcover.cc:557:implement_best_cover$2072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=bluto)}    
   $auto$muxcover.cc:557:implement_best_cover$2072.Y  Net          63            (fanout=1)       2070                     -                                                                                                                                                                                      
   RBB_5/O[0]                                         IOB           5  [TILE 0 0, RBB 31 4]          -     r            9936     {inst74: $auto$ff.cc:266:slice$2258 (FDP)} {(output_port) inst125: g_125_seg_3_obuf (IO)}                                                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                          IOB           5  [TILE 0 0, RBB 31 4]        788     r           10724                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)      -2311                     -                                                                                                                                                                                      
   clk                                                CLOCK-PORT    -                     -    capture     r            8413                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -6451ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2297ps
   - Clock uncertainty:                       150ps
   = Required time:                          4147ps
   - Propagation time:                       8302ps (46.3% logic, 53.7% route, logic stage 3)
   - Delay of the launching clock:           2296ps
   = Slack:                                 -6451ps

   Instance/Pin or Net Name                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)       2296                     -                                                                                                                                                                                      
   RBB_17/CLK                                         RBB_6L       17  [TILE 0 0, RBB 13 6]          -     r            2296                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CQ                                          RBB_6L       17  [TILE 0 0, RBB 13 6]        800     r            3096     {inst68: $auto$ff.cc:266:slice$2215 (FDC,site=cff)}                                                                                                                              
   $techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0]   Net          86           (fanout=12)       1825                     -                                                                                                                                                                                      
   RBB_16/D1                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            4921                                                                                                                                                                                      
   RBB_16/CMUX                                        RBB_6L       16  [TILE 0 0, RBB 10 8]       1312     r            6233     {inst79: $auto$muxcover.cc:557:implement_best_cover$2069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (MUXF,site=muxf7b)} 
   $abc$3750$aiger3749$41                             Net         109            (fanout=1)       1139                     -                                                                                                                                                                                      
   RBB_19/D1                                          RBB_6L       19  [TILE 0 0, RBB 10 6]          -     r            7372                                                                                                                                                                                      
   RBB_19/D                                           RBB_6L       19  [TILE 0 0, RBB 10 6]       1016     r            8388     {inst91: $auto$muxcover.cc:557:implement_best_cover$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dlut)}     
   $auto$muxcover.cc:557:implement_best_cover$2075.Y  Net          68            (fanout=1)       1497                     -                                                                                                                                                                                      
   RBB_1/O[0]                                         IOB           1   [TILE 0 0, RBB 0 7]          -     r            9885     {inst77: $auto$ff.cc:266:slice$2261 (FDC)} {(output_port) inst131: g_131_seg_6_obuf (IO)}                                                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                          IOB           1   [TILE 0 0, RBB 0 7]        713     r           10598                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)      -2297                     -                                                                                                                                                                                      
   clk                                                CLOCK-PORT    -                     -    capture     r            8301                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













