
****** PlanAhead v13.3
  **** Build 147507 by hdbuild on Tue Oct  4 19:03:28 MDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1631 day(s)
INFO: [Device-25] Loading parts and site information from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source {S:/FPGA_Prak/Termin Freitag/Taktteiler/pa.fromHdl.tcl}
# create_project -name Taktteiler -dir "S:/FPGA_Prak/Termin Freitag/Taktteiler/planAhead_run_1" -part xc5vlx50tff1136-2
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top Taktteiler $srcset
# set_property target_constrs_file "Taktteiler.ucf" [current_fileset -constrset]
Adding file 'S:\FPGA_Prak\Termin Freitag\Taktteiler\Taktteiler.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Taktteiler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {Taktteiler.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-2
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\Taktteiler\Taktteiler.v" into library work
INFO: [PlanAhead-430] Reading macro library C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device-21] Reading bus macro file C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/pr_bus_macros.xmlLoading clock regions from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [S:\FPGA_Prak\Termin Freitag\Taktteiler\Taktteiler.ucf]
Finished Parsing UCF File [S:\FPGA_Prak\Termin Freitag\Taktteiler\Taktteiler.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 20.953w.  Memory (MB): 311.898p 111.809g
startgroup
startgroup
set_property loc IOB_X0Y137 [get_ports {out[9]}]
set_property loc IOB_X0Y137 [get_ports {out[9]}]
endgroup
endgroup
startgroup
set_property DRIVE {} [get_ports [list {out[6]}]]
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
