16:00:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
16:00:44 INFO  : XSCT server has started successfully.
16:00:44 INFO  : plnx-install-location is set to ''
16:00:44 INFO  : Successfully done setting XSCT server connection channel  
16:00:45 INFO  : Successfully done setting workspace for the tool. 
16:00:45 INFO  : Successfully done query RDI_DATADIR 
16:00:46 INFO  : Registering command handlers for Vitis TCF services
16:01:46 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:01:46 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:12:43 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:15:37 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:19:19 INFO  : 'jtag frequency' command is executed.
16:19:19 INFO  : Context for 'APU' is selected.
16:19:19 INFO  : System reset is completed.
16:19:22 INFO  : 'after 3000' command is executed.
16:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:19:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:19:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:38 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:19:38 INFO  : 'jtag frequency' command is executed.
16:19:38 INFO  : Context for 'APU' is selected.
16:19:38 INFO  : System reset is completed.
16:19:41 INFO  : 'after 3000' command is executed.
16:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:19:42 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:19:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:19:47 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:10 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:20:10 INFO  : 'jtag frequency' command is executed.
16:20:10 INFO  : Context for 'APU' is selected.
16:20:10 INFO  : System reset is completed.
16:20:13 INFO  : 'after 3000' command is executed.
16:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:20:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:20:15 INFO  : Context for 'APU' is selected.
16:20:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:15 INFO  : Context for 'APU' is selected.
16:20:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:20:15 INFO  : 'ps7_init' command is executed.
16:20:15 INFO  : 'ps7_post_config' command is executed.
16:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:15 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:16 INFO  : Memory regions updated for context APU
16:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:16 INFO  : 'con' command is executed.
16:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:16 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:28:19 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:30:16 INFO  : Disconnected from the channel tcfchan#4.
16:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:30:16 INFO  : 'jtag frequency' command is executed.
16:30:16 INFO  : Context for 'APU' is selected.
16:30:17 INFO  : System reset is completed.
16:30:20 INFO  : 'after 3000' command is executed.
16:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:30:21 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:30:21 INFO  : Context for 'APU' is selected.
16:30:21 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:21 INFO  : Context for 'APU' is selected.
16:30:21 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:30:22 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:30:22 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:26 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:30:26 INFO  : 'jtag frequency' command is executed.
16:30:26 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : System reset is completed.
16:30:29 INFO  : 'after 3000' command is executed.
16:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:30:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:30:31 INFO  : 'ps7_init' command is executed.
16:30:31 INFO  : 'ps7_post_config' command is executed.
16:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:31 INFO  : Memory regions updated for context APU
16:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:31 INFO  : 'con' command is executed.
16:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:36:00 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:36:55 INFO  : Disconnected from the channel tcfchan#7.
16:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:56 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:36:56 INFO  : 'jtag frequency' command is executed.
16:36:56 INFO  : Context for 'APU' is selected.
16:36:56 INFO  : System reset is completed.
16:36:59 INFO  : 'after 3000' command is executed.
16:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:37:00 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:00 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:37:01 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:37:01 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:05 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:37:05 INFO  : 'jtag frequency' command is executed.
16:37:05 INFO  : Context for 'APU' is selected.
16:37:05 INFO  : System reset is completed.
16:37:08 INFO  : 'after 3000' command is executed.
16:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:37:09 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:37:09 INFO  : Context for 'APU' is selected.
16:37:09 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:09 INFO  : Context for 'APU' is selected.
16:37:09 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:37:10 INFO  : 'ps7_init' command is executed.
16:37:10 INFO  : 'ps7_post_config' command is executed.
16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:10 INFO  : Memory regions updated for context APU
16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : 'con' command is executed.
16:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:10 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:39:22 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:40:04 INFO  : Disconnected from the channel tcfchan#9.
16:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:04 INFO  : 'jtag frequency' command is executed.
16:40:04 INFO  : Context for 'APU' is selected.
16:40:04 INFO  : System reset is completed.
16:40:07 INFO  : 'after 3000' command is executed.
16:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:08 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:09 INFO  : Context for 'APU' is selected.
16:40:09 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:09 INFO  : Context for 'APU' is selected.
16:40:09 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:09 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:09 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:16 INFO  : 'jtag frequency' command is executed.
16:40:16 INFO  : Context for 'APU' is selected.
16:40:16 INFO  : System reset is completed.
16:40:19 INFO  : 'after 3000' command is executed.
16:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:20 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:20 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:21 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:21 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:40:25 INFO  : 'jtag frequency' command is executed.
16:40:25 INFO  : Context for 'APU' is selected.
16:40:25 INFO  : System reset is completed.
16:40:28 INFO  : 'after 3000' command is executed.
16:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:40:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:40:30 INFO  : Context for 'APU' is selected.
16:40:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:30 INFO  : Context for 'APU' is selected.
16:40:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:40:30 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:40:30 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:41:11 INFO  : 'jtag frequency' command is executed.
16:41:11 INFO  : Context for 'APU' is selected.
16:41:11 INFO  : System reset is completed.
16:41:14 INFO  : 'after 3000' command is executed.
16:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:41:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:41:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:41:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:41:20 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:41:36 INFO  : 'jtag frequency' command is executed.
16:41:36 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : System reset is completed.
16:41:39 INFO  : 'after 3000' command is executed.
16:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:41:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:41:40 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:40 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:41:41 INFO  : 'ps7_init' command is executed.
16:41:41 INFO  : 'ps7_post_config' command is executed.
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:41 INFO  : Memory regions updated for context APU
16:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:41 INFO  : 'con' command is executed.
16:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:41 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:42:12 INFO  : Disconnected from the channel tcfchan#11.
16:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:42:13 INFO  : 'jtag frequency' command is executed.
16:42:13 INFO  : Context for 'APU' is selected.
16:42:13 INFO  : System reset is completed.
16:42:16 INFO  : 'after 3000' command is executed.
16:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:42:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:42:17 INFO  : 'ps7_init' command is executed.
16:42:18 INFO  : 'ps7_post_config' command is executed.
16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:18 INFO  : Memory regions updated for context APU
16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : 'con' command is executed.
16:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:18 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:43:05 INFO  : Disconnected from the channel tcfchan#13.
16:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:06 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:43:06 INFO  : 'jtag frequency' command is executed.
16:43:06 INFO  : Context for 'APU' is selected.
16:43:06 INFO  : System reset is completed.
16:43:09 INFO  : 'after 3000' command is executed.
16:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:43:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:43:10 INFO  : Context for 'APU' is selected.
16:43:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:10 INFO  : Context for 'APU' is selected.
16:43:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:43:11 INFO  : 'ps7_init' command is executed.
16:43:11 INFO  : 'ps7_post_config' command is executed.
16:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:11 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:11 INFO  : Memory regions updated for context APU
16:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:11 INFO  : 'con' command is executed.
16:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:11 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
17:22:52 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:23:27 INFO  : Disconnected from the channel tcfchan#14.
17:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:23:28 INFO  : 'jtag frequency' command is executed.
17:23:28 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : System reset is completed.
17:23:32 INFO  : 'after 3000' command is executed.
17:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:23:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:23:33 INFO  : Context for 'APU' is selected.
17:23:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:33 INFO  : Context for 'APU' is selected.
17:23:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:23:34 INFO  : 'ps7_init' command is executed.
17:23:34 INFO  : 'ps7_post_config' command is executed.
17:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:34 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:35 INFO  : Memory regions updated for context APU
17:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:35 INFO  : 'con' command is executed.
17:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:35 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
17:32:38 ERROR : Failed to read platform from project 'design_1app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/platform.spr}'. Click on details for more information.
17:32:46 ERROR : Failed to read platform from project 'design_1app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/platform.spr}'. Click on details for more information.
17:32:50 INFO  : Disconnected from the channel tcfchan#16.
17:34:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
17:34:33 INFO  : XSCT server has started successfully.
17:34:33 INFO  : Successfully done setting XSCT server connection channel  
17:34:33 INFO  : plnx-install-location is set to ''
17:34:34 INFO  : Successfully done setting workspace for the tool. 
17:34:35 INFO  : Registering command handlers for Vitis TCF services
17:34:38 INFO  : Successfully done query RDI_DATADIR 
17:37:23 INFO  : Hardware specification for platform project 'design_1' is updated.
17:37:48 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:37:59 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:37:59 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:37:59 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
17:37:59 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:38:15 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
17:38:53 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:39:19 INFO  : 'jtag frequency' command is executed.
17:39:19 INFO  : Context for 'APU' is selected.
17:39:20 INFO  : System reset is completed.
17:39:23 INFO  : 'after 3000' command is executed.
17:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:39:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:25 INFO  : Context for 'APU' is selected.
17:39:25 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:39:26 INFO  : 'ps7_init' command is executed.
17:39:26 INFO  : 'ps7_post_config' command is executed.
17:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:26 ERROR : Memory write error at 0x100000. MMU section translation fault
17:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
----------------End of Script----------------

17:39:26 ERROR : Memory write error at 0x100000. MMU section translation fault
17:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:32 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:39:32 INFO  : 'jtag frequency' command is executed.
17:39:32 INFO  : Context for 'APU' is selected.
17:39:33 INFO  : System reset is completed.
17:39:36 INFO  : 'after 3000' command is executed.
17:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:39:37 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
17:39:37 INFO  : Context for 'APU' is selected.
17:39:37 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
17:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:38 INFO  : Context for 'APU' is selected.
17:39:38 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
17:39:39 INFO  : 'ps7_init' command is executed.
17:39:39 INFO  : 'ps7_post_config' command is executed.
17:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:39 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:40 INFO  : Memory regions updated for context APU
17:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:40 INFO  : 'con' command is executed.
17:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:40 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
18:22:41 INFO  : Hardware specification for platform project 'design_1' is updated.
18:23:21 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
18:23:38 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:23:38 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:23:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
18:23:38 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:24:09 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
18:25:03 INFO  : Disconnected from the channel tcfchan#4.
18:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:25:04 INFO  : 'jtag frequency' command is executed.
18:25:04 INFO  : Context for 'APU' is selected.
18:25:05 INFO  : System reset is completed.
18:25:08 INFO  : 'after 3000' command is executed.
18:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:25:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
18:25:11 INFO  : Context for 'APU' is selected.
18:25:11 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
18:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:11 INFO  : Context for 'APU' is selected.
18:25:11 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
18:25:12 INFO  : 'ps7_init' command is executed.
18:25:12 INFO  : 'ps7_post_config' command is executed.
18:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:13 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:13 INFO  : Memory regions updated for context APU
18:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:13 INFO  : 'con' command is executed.
18:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:13 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
21:33:41 INFO  : Disconnected from the channel tcfchan#7.
09:46:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
09:46:31 INFO  : Registering command handlers for Vitis TCF services
09:46:31 INFO  : XSCT server has started successfully.
09:46:37 INFO  : plnx-install-location is set to ''
09:46:37 INFO  : Successfully done setting XSCT server connection channel  
09:46:37 INFO  : Successfully done query RDI_DATADIR 
09:46:37 INFO  : Successfully done setting workspace for the tool. 
10:10:44 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:10:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:12:25 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:12:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:03 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:13:03 INFO  : 'jtag frequency' command is executed.
10:13:03 INFO  : Context for 'APU' is selected.
10:13:03 INFO  : System reset is completed.
10:13:06 INFO  : 'after 3000' command is executed.
10:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:13:07 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:13:08 INFO  : Context for 'APU' is selected.
10:13:08 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:08 INFO  : Context for 'APU' is selected.
10:13:08 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:13:08 INFO  : 'ps7_init' command is executed.
10:13:08 INFO  : 'ps7_post_config' command is executed.
10:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:09 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:09 INFO  : Memory regions updated for context APU
10:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:09 INFO  : 'con' command is executed.
10:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:09 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:14:04 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:14:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:14:16 INFO  : Disconnected from the channel tcfchan#3.
10:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:14:16 INFO  : 'jtag frequency' command is executed.
10:14:16 INFO  : Context for 'APU' is selected.
10:14:17 INFO  : System reset is completed.
10:14:20 INFO  : 'after 3000' command is executed.
10:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:14:21 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:14:21 INFO  : Context for 'APU' is selected.
10:14:24 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:24 INFO  : Context for 'APU' is selected.
10:14:24 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:14:24 ERROR : Memory write error at 0xF8006038. AHB Memory access port is disabled
10:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:14:24 ERROR : Memory write error at 0xF8006038. AHB Memory access port is disabled
10:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:14:28 INFO  : 'jtag frequency' command is executed.
10:14:28 INFO  : Context for 'APU' is selected.
10:14:28 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:14:28 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:32 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:14:32 INFO  : 'jtag frequency' command is executed.
10:14:32 INFO  : Context for 'APU' is selected.
10:14:32 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:14:32 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:37 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:14:37 INFO  : 'jtag frequency' command is executed.
10:14:37 INFO  : Context for 'APU' is selected.
10:14:37 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:14:37 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:14:49 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:14:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:02 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:15:02 INFO  : 'jtag frequency' command is executed.
10:15:02 INFO  : Context for 'APU' is selected.
10:15:02 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:15:02 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:08 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:15:08 INFO  : 'jtag frequency' command is executed.
10:15:08 INFO  : Context for 'APU' is selected.
10:15:08 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:15:08 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:17 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:15:17 INFO  : 'jtag frequency' command is executed.
10:15:17 INFO  : Context for 'APU' is selected.
10:15:17 INFO  : System reset is completed.
10:15:20 INFO  : 'after 3000' command is executed.
10:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:15:22 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:15:22 INFO  : Context for 'APU' is selected.
10:15:22 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:22 INFO  : Context for 'APU' is selected.
10:15:22 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:15:22 ERROR : Memory read error at 0xF8006020. AHB Memory access port is disabled
10:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:15:22 ERROR : Memory read error at 0xF8006020. AHB Memory access port is disabled
10:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:27 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:15:27 INFO  : 'jtag frequency' command is executed.
10:15:27 INFO  : Context for 'APU' is selected.
10:15:27 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:15:27 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:15:32 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:15:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:46 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:15:46 INFO  : 'jtag frequency' command is executed.
10:15:46 INFO  : Context for 'APU' is selected.
10:15:47 INFO  : System reset is completed.
10:15:50 INFO  : 'after 3000' command is executed.
10:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:15:51 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:15:51 INFO  : Context for 'APU' is selected.
10:15:51 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:51 INFO  : Context for 'APU' is selected.
10:15:51 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:15:51 INFO  : 'ps7_init' command is executed.
10:15:51 INFO  : 'ps7_post_config' command is executed.
10:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:52 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:52 INFO  : Memory regions updated for context APU
10:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:52 INFO  : 'con' command is executed.
10:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:52 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:20:11 INFO  : Disconnected from the channel tcfchan#5.
10:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:20:13 INFO  : 'jtag frequency' command is executed.
10:20:13 INFO  : Context for 'APU' is selected.
10:20:13 INFO  : System reset is completed.
10:20:16 INFO  : 'after 3000' command is executed.
10:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:20:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:20:17 INFO  : Context for 'APU' is selected.
10:20:23 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:23 INFO  : Context for 'APU' is selected.
10:20:23 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:20:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:20:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:27 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:20:27 INFO  : 'jtag frequency' command is executed.
10:20:27 INFO  : Context for 'APU' is selected.
10:20:27 INFO  : System reset is completed.
10:20:30 INFO  : 'after 3000' command is executed.
10:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:20:32 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:20:32 INFO  : Context for 'APU' is selected.
10:20:32 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:20:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:32 INFO  : Context for 'APU' is selected.
10:20:32 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:20:32 INFO  : 'ps7_init' command is executed.
10:20:32 INFO  : 'ps7_post_config' command is executed.
10:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:33 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:33 INFO  : Memory regions updated for context APU
10:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:33 INFO  : 'con' command is executed.
10:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:33 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:24:10 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:24:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:25:23 INFO  : Disconnected from the channel tcfchan#8.
10:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:24 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:25:24 INFO  : 'jtag frequency' command is executed.
10:25:24 INFO  : Context for 'APU' is selected.
10:25:24 INFO  : System reset is completed.
10:25:27 INFO  : 'after 3000' command is executed.
10:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:25:28 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:25:28 INFO  : Context for 'APU' is selected.
10:25:34 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:34 INFO  : Context for 'APU' is selected.
10:25:34 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:25:35 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:25:35 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:39 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:25:39 INFO  : 'jtag frequency' command is executed.
10:25:39 INFO  : Context for 'APU' is selected.
10:25:39 INFO  : System reset is completed.
10:25:42 INFO  : 'after 3000' command is executed.
10:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:25:44 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:25:44 INFO  : Context for 'APU' is selected.
10:25:44 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:44 INFO  : Context for 'APU' is selected.
10:25:44 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:25:45 INFO  : 'ps7_init' command is executed.
10:25:45 INFO  : 'ps7_post_config' command is executed.
10:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:45 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:45 INFO  : Memory regions updated for context APU
10:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:45 INFO  : 'con' command is executed.
10:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:25:45 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:37:15 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:37:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:37:58 INFO  : Disconnected from the channel tcfchan#10.
10:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:58 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:37:58 INFO  : 'jtag frequency' command is executed.
10:37:58 INFO  : Context for 'APU' is selected.
10:37:59 INFO  : System reset is completed.
10:38:02 INFO  : 'after 3000' command is executed.
10:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:38:03 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:38:03 INFO  : Context for 'APU' is selected.
10:38:07 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:07 INFO  : Context for 'APU' is selected.
10:38:07 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:38:07 INFO  : 'ps7_init' command is executed.
10:38:07 INFO  : 'ps7_post_config' command is executed.
10:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:08 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:08 INFO  : Memory regions updated for context APU
10:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:08 INFO  : 'con' command is executed.
10:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:08 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:39:08 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:39:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:39:25 INFO  : Disconnected from the channel tcfchan#12.
10:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:39:25 INFO  : 'jtag frequency' command is executed.
10:39:25 INFO  : Context for 'APU' is selected.
10:39:25 INFO  : System reset is completed.
10:39:28 INFO  : 'after 3000' command is executed.
10:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:39:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:39:30 INFO  : Context for 'APU' is selected.
10:39:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:33 INFO  : Context for 'APU' is selected.
10:39:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:39:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:39:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:38 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:39:38 INFO  : 'jtag frequency' command is executed.
10:39:38 INFO  : Context for 'APU' is selected.
10:39:38 INFO  : System reset is completed.
10:39:41 INFO  : 'after 3000' command is executed.
10:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:39:43 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:39:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:39:43 ERROR : Memory read error at 0xF800601C. AHB Memory access port is disabled
10:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:39:43 ERROR : Memory read error at 0xF800601C. AHB Memory access port is disabled
10:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:39:50 INFO  : 'jtag frequency' command is executed.
10:39:50 INFO  : Context for 'APU' is selected.
10:39:50 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:39:50 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:53 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:39:53 INFO  : 'jtag frequency' command is executed.
10:39:53 INFO  : Context for 'APU' is selected.
10:39:53 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:39:53 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:39:57 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:40:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:18 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:40:18 INFO  : 'jtag frequency' command is executed.
10:40:18 INFO  : Context for 'APU' is selected.
10:40:18 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:40:18 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:22 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:40:22 INFO  : 'jtag frequency' command is executed.
10:40:22 INFO  : Context for 'APU' is selected.
10:40:22 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:40:22 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:26 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:40:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:44 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:40:44 INFO  : 'jtag frequency' command is executed.
10:40:44 INFO  : Context for 'APU' is selected.
10:40:44 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:40:44 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:55 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:40:55 INFO  : 'jtag frequency' command is executed.
10:40:55 INFO  : Context for 'APU' is selected.
10:40:55 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:40:55 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:40:59 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:41:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:12 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:41:12 INFO  : 'jtag frequency' command is executed.
10:41:12 INFO  : Context for 'APU' is selected.
10:41:12 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:41:12 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
10:41:34 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:41:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:42:13 INFO  : 'jtag frequency' command is executed.
10:42:13 INFO  : Context for 'APU' is selected.
10:42:13 INFO  : System reset is completed.
10:42:16 INFO  : 'after 3000' command is executed.
10:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:42:18 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:42:18 INFO  : Context for 'APU' is selected.
10:42:18 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:18 INFO  : Context for 'APU' is selected.
10:42:18 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:42:18 INFO  : 'ps7_init' command is executed.
10:42:18 INFO  : 'ps7_post_config' command is executed.
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:19 INFO  : Memory regions updated for context APU
10:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:19 INFO  : 'con' command is executed.
10:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:19 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:42:57 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:43:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:43:22 INFO  : Disconnected from the channel tcfchan#14.
10:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:23 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:43:23 INFO  : 'jtag frequency' command is executed.
10:43:23 INFO  : Context for 'APU' is selected.
10:43:23 INFO  : System reset is completed.
10:43:26 INFO  : 'after 3000' command is executed.
10:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:43:27 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:43:27 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:33 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:43:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:43:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:39 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:43:39 INFO  : 'jtag frequency' command is executed.
10:43:39 INFO  : Context for 'APU' is selected.
10:43:39 INFO  : System reset is completed.
10:43:42 INFO  : 'after 3000' command is executed.
10:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:43:44 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:43:44 INFO  : Context for 'APU' is selected.
10:43:44 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:44 INFO  : Context for 'APU' is selected.
10:43:44 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:43:45 INFO  : 'ps7_init' command is executed.
10:43:45 INFO  : 'ps7_post_config' command is executed.
10:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:45 ERROR : Memory write error at 0x100000. MMU section translation fault
10:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
----------------End of Script----------------

10:43:45 ERROR : Memory write error at 0x100000. MMU section translation fault
10:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:48 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:43:48 INFO  : 'jtag frequency' command is executed.
10:43:48 INFO  : Context for 'APU' is selected.
10:43:48 INFO  : System reset is completed.
10:43:51 INFO  : 'after 3000' command is executed.
10:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:43:53 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:43:53 INFO  : Context for 'APU' is selected.
10:43:53 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:53 INFO  : Context for 'APU' is selected.
10:43:53 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:43:54 INFO  : 'ps7_init' command is executed.
10:43:54 INFO  : 'ps7_post_config' command is executed.
10:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:54 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:54 INFO  : Memory regions updated for context APU
10:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:54 INFO  : 'con' command is executed.
10:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:54 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:45:33 INFO  : Disconnected from the channel tcfchan#20.
10:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:45:34 INFO  : 'jtag frequency' command is executed.
10:45:34 INFO  : Context for 'APU' is selected.
10:45:34 INFO  : System reset is completed.
10:45:37 INFO  : 'after 3000' command is executed.
10:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:45:38 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:45:38 INFO  : Context for 'APU' is selected.
10:45:43 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:43 INFO  : Context for 'APU' is selected.
10:45:43 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:45:44 INFO  : 'ps7_init' command is executed.
10:45:44 INFO  : 'ps7_post_config' command is executed.
10:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:44 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:44 INFO  : Memory regions updated for context APU
10:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:44 INFO  : 'con' command is executed.
10:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:44 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
11:16:13 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
11:16:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

11:16:35 INFO  : Disconnected from the channel tcfchan#21.
11:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:16:36 INFO  : 'jtag frequency' command is executed.
11:16:36 INFO  : Context for 'APU' is selected.
11:16:36 INFO  : System reset is completed.
11:16:39 INFO  : 'after 3000' command is executed.
11:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:16:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
11:16:40 INFO  : Context for 'APU' is selected.
11:16:45 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
11:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:45 INFO  : Context for 'APU' is selected.
11:16:45 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
11:16:46 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:16:46 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:49 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:16:49 INFO  : 'jtag frequency' command is executed.
11:16:49 INFO  : Context for 'APU' is selected.
11:16:49 INFO  : System reset is completed.
11:16:52 INFO  : 'after 3000' command is executed.
11:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:16:54 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
11:16:54 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
11:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:54 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
11:16:54 INFO  : 'ps7_init' command is executed.
11:16:54 INFO  : 'ps7_post_config' command is executed.
11:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:54 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:55 INFO  : Memory regions updated for context APU
11:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:55 INFO  : 'con' command is executed.
11:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:55 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:33:42 INFO  : Disconnected from the channel tcfchan#23.
15:29:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
15:29:21 INFO  : XSCT server has started successfully.
15:29:21 INFO  : Successfully done setting XSCT server connection channel  
15:29:21 INFO  : plnx-install-location is set to ''
15:29:21 INFO  : Successfully done setting workspace for the tool. 
15:29:23 INFO  : Registering command handlers for Vitis TCF services
15:29:29 INFO  : Successfully done query RDI_DATADIR 
10:58:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
10:59:05 INFO  : XSCT server has started successfully.
10:59:05 INFO  : plnx-install-location is set to ''
10:59:05 INFO  : Successfully done setting XSCT server connection channel  
10:59:05 INFO  : Successfully done setting workspace for the tool. 
10:59:08 INFO  : Registering command handlers for Vitis TCF services
10:59:16 INFO  : Successfully done query RDI_DATADIR 
11:02:13 INFO  : Hardware specification for platform project 'design_1' is updated.
11:08:35 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
11:08:40 INFO  : Updating application flags with new BSP settings...
11:08:41 INFO  : Successfully updated application flags for project design_1app.
11:08:44 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:08:44 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:08:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
11:08:44 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:08:53 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
11:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:09:04 INFO  : 'jtag frequency' command is executed.
11:09:04 INFO  : Context for 'APU' is selected.
11:09:04 INFO  : System reset is completed.
11:09:07 INFO  : 'after 3000' command is executed.
11:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:09:08 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
11:09:08 INFO  : Context for 'APU' is selected.
11:09:08 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
11:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:08 INFO  : Context for 'APU' is selected.
11:09:08 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
11:09:09 INFO  : 'ps7_init' command is executed.
11:09:09 INFO  : 'ps7_post_config' command is executed.
11:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:09 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:09 INFO  : Memory regions updated for context APU
11:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:09 INFO  : 'con' command is executed.
11:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:09 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
11:55:57 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
11:56:17 INFO  : Disconnected from the channel tcfchan#3.
11:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:18 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:56:18 INFO  : 'jtag frequency' command is executed.
11:56:18 INFO  : Context for 'APU' is selected.
11:56:18 INFO  : System reset is completed.
11:56:21 INFO  : 'after 3000' command is executed.
11:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:56:22 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
11:56:22 INFO  : Context for 'APU' is selected.
11:56:22 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
11:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:22 INFO  : Context for 'APU' is selected.
11:56:22 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
11:56:23 ERROR : Memory write error at 0xF8006008. AHB Memory access port is disabled
11:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:56:23 ERROR : Memory write error at 0xF8006008. AHB Memory access port is disabled
11:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:56:25 INFO  : 'jtag frequency' command is executed.
11:56:26 INFO  : Context for 'APU' is selected.
11:56:26 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:56:26 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:29 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:56:29 INFO  : 'jtag frequency' command is executed.
11:56:29 INFO  : Context for 'APU' is selected.
11:56:29 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:56:29 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:56:35 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
11:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:51 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:56:51 INFO  : 'jtag frequency' command is executed.
11:56:51 INFO  : Context for 'APU' is selected.
11:56:51 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:56:51 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
11:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:01 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:57:01 INFO  : 'jtag frequency' command is executed.
11:57:01 INFO  : Context for 'APU' is selected.
11:57:01 INFO  : System reset is completed.
11:57:04 INFO  : 'after 3000' command is executed.
11:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:57:06 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
11:57:06 INFO  : Context for 'APU' is selected.
11:57:06 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
11:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:06 INFO  : Context for 'APU' is selected.
11:57:06 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
11:57:06 INFO  : 'ps7_init' command is executed.
11:57:06 INFO  : 'ps7_post_config' command is executed.
11:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:07 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:07 INFO  : Memory regions updated for context APU
11:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:07 INFO  : 'con' command is executed.
11:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:07 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:00:13 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
12:00:27 INFO  : Disconnected from the channel tcfchan#5.
12:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:27 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:00:27 INFO  : 'jtag frequency' command is executed.
12:00:27 INFO  : Context for 'APU' is selected.
12:00:27 INFO  : System reset is completed.
12:00:30 INFO  : 'after 3000' command is executed.
12:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:00:32 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:00:32 INFO  : Context for 'APU' is selected.
12:00:32 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:32 INFO  : Context for 'APU' is selected.
12:00:32 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:00:33 INFO  : 'ps7_init' command is executed.
12:00:33 INFO  : 'ps7_post_config' command is executed.
12:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:33 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:33 INFO  : Memory regions updated for context APU
12:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:33 INFO  : 'con' command is executed.
12:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:33 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:17:56 INFO  : Hardware specification for platform project 'design_1' is updated.
16:18:41 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
16:19:04 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:19:04 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:19:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
16:19:04 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:19:32 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
16:20:10 INFO  : Disconnected from the channel tcfchan#8.
16:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:20:13 INFO  : 'jtag frequency' command is executed.
16:20:14 INFO  : Context for 'APU' is selected.
16:20:14 INFO  : System reset is completed.
16:20:17 INFO  : 'after 3000' command is executed.
16:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:20:19 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
16:20:19 INFO  : Context for 'APU' is selected.
16:20:19 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:20 INFO  : Context for 'APU' is selected.
16:20:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
16:20:21 INFO  : 'ps7_init' command is executed.
16:20:21 INFO  : 'ps7_post_config' command is executed.
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:22 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:22 INFO  : Memory regions updated for context APU
16:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:23 INFO  : 'con' command is executed.
16:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:23 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
16:24:10 INFO  : Disconnected from the channel tcfchan#11.
17:45:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
17:45:27 INFO  : XSCT server has started successfully.
17:45:28 INFO  : plnx-install-location is set to ''
17:45:28 INFO  : Successfully done setting XSCT server connection channel  
17:45:28 INFO  : Successfully done setting workspace for the tool. 
17:45:30 INFO  : Registering command handlers for Vitis TCF services
17:45:34 INFO  : Successfully done query RDI_DATADIR 
17:49:56 INFO  : Hardware specification for platform project 'design_1' is updated.
17:52:07 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
17:52:10 INFO  : Updating application flags with new BSP settings...
17:52:10 INFO  : Successfully updated application flags for project design_1app.
17:52:13 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:52:13 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:52:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
17:52:13 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:52:21 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
17:59:40 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
18:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:00:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:43 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:00:43 INFO  : 'jtag frequency' command is executed.
18:00:43 INFO  : Context for 'APU' is selected.
18:00:44 INFO  : System reset is completed.
18:00:47 INFO  : 'after 3000' command is executed.
18:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:00:48 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
18:00:48 INFO  : Context for 'APU' is selected.
18:00:48 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
18:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:48 INFO  : Context for 'APU' is selected.
18:00:48 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
18:00:49 INFO  : 'ps7_init' command is executed.
18:00:49 INFO  : 'ps7_post_config' command is executed.
18:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:49 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:49 INFO  : Memory regions updated for context APU
18:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:49 INFO  : 'con' command is executed.
18:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:49 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
18:02:48 INFO  : Disconnected from the channel tcfchan#4.
18:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:48 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:02:48 INFO  : 'jtag frequency' command is executed.
18:02:48 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : System reset is completed.
18:02:51 INFO  : 'after 3000' command is executed.
18:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:02:53 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
18:02:53 INFO  : Context for 'APU' is selected.
18:02:53 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
18:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:53 INFO  : Context for 'APU' is selected.
18:02:53 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
18:02:53 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
18:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:02:53 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
18:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:58 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:02:58 INFO  : 'jtag frequency' command is executed.
18:02:58 INFO  : Context for 'APU' is selected.
18:02:58 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:02:58 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:01 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:03:01 INFO  : 'jtag frequency' command is executed.
18:03:01 INFO  : Context for 'APU' is selected.
18:03:01 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:03:01 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:08 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
18:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:16 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:03:16 INFO  : 'jtag frequency' command is executed.
18:03:16 INFO  : Context for 'APU' is selected.
18:03:16 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:03:16 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:18 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:03:18 INFO  : 'jtag frequency' command is executed.
18:03:18 INFO  : Context for 'APU' is selected.
18:03:18 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:03:18 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
18:03:34 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
18:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:03 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:04:03 INFO  : 'jtag frequency' command is executed.
18:04:03 INFO  : Context for 'APU' is selected.
18:04:03 INFO  : System reset is completed.
18:04:06 INFO  : 'after 3000' command is executed.
18:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:04:07 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
18:04:07 INFO  : Context for 'APU' is selected.
18:04:07 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
18:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:07 INFO  : Context for 'APU' is selected.
18:04:07 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
18:04:08 INFO  : 'ps7_init' command is executed.
18:04:08 INFO  : 'ps7_post_config' command is executed.
18:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:08 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:08 INFO  : Memory regions updated for context APU
18:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:08 INFO  : 'con' command is executed.
18:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:08 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
18:09:25 INFO  : Disconnected from the channel tcfchan#5.
19:16:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
19:16:46 INFO  : XSCT server has started successfully.
19:16:46 INFO  : plnx-install-location is set to ''
19:16:46 INFO  : Successfully done setting XSCT server connection channel  
19:16:47 INFO  : Successfully done setting workspace for the tool. 
19:16:48 INFO  : Registering command handlers for Vitis TCF services
19:16:54 INFO  : Successfully done query RDI_DATADIR 
19:19:43 INFO  : Hardware specification for platform project 'design_1' is updated.
22:03:42 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
22:03:42 INFO  : Updating application flags with new BSP settings...
22:03:43 INFO  : Successfully updated application flags for project design_1app.
22:03:47 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:03:47 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:03:47 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
22:03:47 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:03:55 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
22:04:01 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
22:29:34 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
22:29:57 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
22:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:12 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
22:30:12 INFO  : 'jtag frequency' command is executed.
22:30:12 INFO  : Context for 'APU' is selected.
22:30:12 INFO  : System reset is completed.
22:30:15 INFO  : 'after 3000' command is executed.
22:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
22:30:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
22:30:17 INFO  : Context for 'APU' is selected.
22:30:17 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
22:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:17 INFO  : Context for 'APU' is selected.
22:30:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
22:30:17 INFO  : 'ps7_init' command is executed.
22:30:17 INFO  : 'ps7_post_config' command is executed.
22:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:18 INFO  : Memory regions updated for context APU
22:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:18 INFO  : 'con' command is executed.
22:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:18 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
22:33:44 INFO  : Disconnected from the channel tcfchan#6.
08:39:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
08:39:48 INFO  : XSCT server has started successfully.
08:39:48 INFO  : plnx-install-location is set to ''
08:39:48 INFO  : Successfully done setting XSCT server connection channel  
08:39:48 INFO  : Successfully done setting workspace for the tool. 
08:39:54 INFO  : Registering command handlers for Vitis TCF services
08:39:59 INFO  : Successfully done query RDI_DATADIR 
08:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:14 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
08:43:14 INFO  : 'jtag frequency' command is executed.
08:43:14 INFO  : Context for 'APU' is selected.
08:43:14 INFO  : System reset is completed.
08:43:17 INFO  : 'after 3000' command is executed.
08:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
08:43:19 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
08:43:19 INFO  : Context for 'APU' is selected.
08:43:19 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
08:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:19 INFO  : Context for 'APU' is selected.
08:43:19 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
08:43:19 INFO  : 'ps7_init' command is executed.
08:43:19 INFO  : 'ps7_post_config' command is executed.
08:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:19 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
08:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:43:20 INFO  : Memory regions updated for context APU
08:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:20 INFO  : 'con' command is executed.
08:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:43:20 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
09:21:30 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:21:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:22:02 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:25:23 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:25:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:25:38 INFO  : Disconnected from the channel tcfchan#1.
09:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:38 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:25:38 INFO  : 'jtag frequency' command is executed.
09:25:38 INFO  : Context for 'APU' is selected.
09:25:38 INFO  : System reset is completed.
09:25:41 INFO  : 'after 3000' command is executed.
09:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:25:43 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:25:43 INFO  : Context for 'APU' is selected.
09:25:46 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:46 INFO  : Context for 'APU' is selected.
09:25:46 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:25:46 INFO  : 'ps7_init' command is executed.
09:25:46 INFO  : 'ps7_post_config' command is executed.
09:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:46 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:46 INFO  : Memory regions updated for context APU
09:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:46 INFO  : 'con' command is executed.
09:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:46 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
09:35:58 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:36:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:36:15 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:36:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:36:35 INFO  : Disconnected from the channel tcfchan#5.
09:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:35 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:36:35 INFO  : 'jtag frequency' command is executed.
09:36:35 INFO  : Context for 'APU' is selected.
09:36:35 INFO  : System reset is completed.
09:36:38 INFO  : 'after 3000' command is executed.
09:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:36:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:36:40 INFO  : Context for 'APU' is selected.
09:36:43 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:43 INFO  : Context for 'APU' is selected.
09:36:43 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:36:43 ERROR : Memory read error at 0xF8006024. AHB Memory access port is disabled
09:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

09:36:43 ERROR : Memory read error at 0xF8006024. AHB Memory access port is disabled
09:36:56 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:36:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:15 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:37:15 INFO  : 'jtag frequency' command is executed.
09:37:15 INFO  : Context for 'APU' is selected.
09:37:16 INFO  : System reset is completed.
09:37:19 INFO  : 'after 3000' command is executed.
09:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:37:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:37:20 INFO  : Context for 'APU' is selected.
09:37:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:20 INFO  : Context for 'APU' is selected.
09:37:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:37:20 INFO  : 'ps7_init' command is executed.
09:37:20 INFO  : 'ps7_post_config' command is executed.
09:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:21 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:21 INFO  : Memory regions updated for context APU
09:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:21 INFO  : 'con' command is executed.
09:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:37:21 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
09:55:07 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:55:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:55:29 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:55:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:56:20 INFO  : Disconnected from the channel tcfchan#8.
09:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:21 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:56:21 INFO  : 'jtag frequency' command is executed.
09:56:21 INFO  : Context for 'APU' is selected.
09:56:22 INFO  : System reset is completed.
09:56:25 INFO  : 'after 3000' command is executed.
09:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:56:26 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:56:26 INFO  : Context for 'APU' is selected.
09:56:29 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:29 INFO  : Context for 'APU' is selected.
09:56:29 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:56:30 INFO  : 'ps7_init' command is executed.
09:56:30 INFO  : 'ps7_post_config' command is executed.
09:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:30 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:30 INFO  : Memory regions updated for context APU
09:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:31 INFO  : 'con' command is executed.
09:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:56:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
09:57:04 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:57:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:57:20 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:57:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:58:04 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
09:58:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

09:58:23 INFO  : Disconnected from the channel tcfchan#12.
09:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:23 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:58:23 INFO  : 'jtag frequency' command is executed.
09:58:23 INFO  : Context for 'APU' is selected.
09:58:23 INFO  : System reset is completed.
09:58:26 INFO  : 'after 3000' command is executed.
09:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:58:28 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:58:28 INFO  : Context for 'APU' is selected.
09:58:32 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:32 INFO  : Context for 'APU' is selected.
09:58:32 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:58:33 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
09:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

09:58:33 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
09:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
09:58:50 INFO  : 'jtag frequency' command is executed.
09:58:50 INFO  : Context for 'APU' is selected.
09:58:50 INFO  : System reset is completed.
09:58:53 INFO  : 'after 3000' command is executed.
09:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
09:58:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
09:58:55 INFO  : Context for 'APU' is selected.
09:58:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
09:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:55 INFO  : Context for 'APU' is selected.
09:58:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
09:58:56 INFO  : 'ps7_init' command is executed.
09:58:56 INFO  : 'ps7_post_config' command is executed.
09:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:56 INFO  : Memory regions updated for context APU
09:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:56 INFO  : 'con' command is executed.
09:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:40:02 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:40:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:40:51 INFO  : Disconnected from the channel tcfchan#16.
10:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:52 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:40:52 INFO  : 'jtag frequency' command is executed.
10:40:52 INFO  : Context for 'APU' is selected.
10:40:52 INFO  : System reset is completed.
10:40:55 INFO  : 'after 3000' command is executed.
10:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:40:56 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:40:56 INFO  : Context for 'APU' is selected.
10:41:01 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:41:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:01 INFO  : Context for 'APU' is selected.
10:41:01 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:41:01 INFO  : 'ps7_init' command is executed.
10:41:01 INFO  : 'ps7_post_config' command is executed.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:01 INFO  : Memory regions updated for context APU
10:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:02 INFO  : 'con' command is executed.
10:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:02 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
10:45:06 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:45:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:45:24 INFO  : Disconnected from the channel tcfchan#18.
10:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:45:25 INFO  : 'jtag frequency' command is executed.
10:45:25 INFO  : Context for 'APU' is selected.
10:45:25 INFO  : System reset is completed.
10:45:28 INFO  : 'after 3000' command is executed.
10:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:45:29 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:45:29 INFO  : Context for 'APU' is selected.
10:45:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:33 INFO  : Context for 'APU' is selected.
10:45:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:45:34 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
10:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:45:34 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
10:45:41 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:45:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:51 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:45:51 INFO  : 'jtag frequency' command is executed.
10:45:51 INFO  : Context for 'APU' is selected.
10:45:51 INFO  : System reset is completed.
10:45:54 INFO  : 'after 3000' command is executed.
10:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:45:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:45:56 INFO  : Context for 'APU' is selected.
10:45:56 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:56 INFO  : Context for 'APU' is selected.
10:45:56 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:45:56 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:45:56 ERROR : Memory read error at 0xE0001034. AP transaction timeout
10:46:15 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
10:46:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

10:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:46:28 INFO  : 'jtag frequency' command is executed.
10:46:28 INFO  : Context for 'APU' is selected.
10:46:29 INFO  : System reset is completed.
10:46:32 INFO  : 'after 3000' command is executed.
10:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:46:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:46:33 INFO  : Context for 'APU' is selected.
10:46:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:33 INFO  : Context for 'APU' is selected.
10:46:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:46:34 INFO  : 'ps7_init' command is executed.
10:46:34 INFO  : 'ps7_post_config' command is executed.
10:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:34 ERROR : Memory write error at 0x100000. MMU section translation fault
10:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
----------------End of Script----------------

10:46:34 ERROR : Memory write error at 0x100000. MMU section translation fault
10:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:39 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:46:39 INFO  : 'jtag frequency' command is executed.
10:46:39 INFO  : Context for 'APU' is selected.
10:46:39 INFO  : System reset is completed.
10:46:42 INFO  : 'after 3000' command is executed.
10:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:46:44 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
10:46:44 INFO  : Context for 'APU' is selected.
10:46:44 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
10:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:44 INFO  : Context for 'APU' is selected.
10:46:44 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
10:46:44 INFO  : 'ps7_init' command is executed.
10:46:44 INFO  : 'ps7_post_config' command is executed.
10:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:45 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:45 INFO  : Memory regions updated for context APU
10:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:45 INFO  : 'con' command is executed.
10:46:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:45 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:08:31 INFO  : Disconnected from the channel tcfchan#20.
12:11:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
12:11:58 INFO  : Registering command handlers for Vitis TCF services
12:11:58 INFO  : XSCT server has started successfully.
12:12:03 INFO  : plnx-install-location is set to ''
12:12:03 INFO  : Successfully done setting XSCT server connection channel  
12:12:03 INFO  : Successfully done query RDI_DATADIR 
12:12:03 INFO  : Successfully done setting workspace for the tool. 
12:12:58 INFO  : Hardware specification for platform project 'design_1' is updated.
12:13:34 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
12:13:39 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:13:39 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:13:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
12:13:40 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:13:47 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
12:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:55 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:13:55 INFO  : 'jtag frequency' command is executed.
12:13:55 INFO  : Context for 'APU' is selected.
12:13:55 INFO  : System reset is completed.
12:13:58 INFO  : 'after 3000' command is executed.
12:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:14:00 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:14:00 INFO  : Context for 'APU' is selected.
12:14:00 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:00 INFO  : Context for 'APU' is selected.
12:14:00 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:14:00 INFO  : 'ps7_init' command is executed.
12:14:00 INFO  : 'ps7_post_config' command is executed.
12:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:00 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:01 INFO  : Memory regions updated for context APU
12:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:01 INFO  : 'con' command is executed.
12:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:01 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:14:05 INFO  : Disconnected from the channel tcfchan#3.
12:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:05 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:14:05 INFO  : 'jtag frequency' command is executed.
12:14:05 INFO  : Context for 'APU' is selected.
12:14:05 INFO  : System reset is completed.
12:14:09 INFO  : 'after 3000' command is executed.
12:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:14:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:14:10 INFO  : Context for 'APU' is selected.
12:14:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:10 INFO  : Context for 'APU' is selected.
12:14:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:14:10 INFO  : 'ps7_init' command is executed.
12:14:10 INFO  : 'ps7_post_config' command is executed.
12:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:11 INFO  : Memory regions updated for context APU
12:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : 'con' command is executed.
12:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:11 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:22:37 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
12:22:58 INFO  : Disconnected from the channel tcfchan#4.
12:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:59 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:22:59 INFO  : 'jtag frequency' command is executed.
12:22:59 INFO  : Context for 'APU' is selected.
12:22:59 INFO  : System reset is completed.
12:23:02 INFO  : 'after 3000' command is executed.
12:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:23:03 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:23:03 INFO  : Context for 'APU' is selected.
12:23:03 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:03 INFO  : Context for 'APU' is selected.
12:23:03 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:23:04 INFO  : 'ps7_init' command is executed.
12:23:04 INFO  : 'ps7_post_config' command is executed.
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:04 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:04 INFO  : Memory regions updated for context APU
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:04 INFO  : 'con' command is executed.
12:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:04 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:23:42 INFO  : Disconnected from the channel tcfchan#6.
12:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:42 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:23:42 INFO  : 'jtag frequency' command is executed.
12:23:42 INFO  : Context for 'APU' is selected.
12:23:42 INFO  : System reset is completed.
12:23:45 INFO  : 'after 3000' command is executed.
12:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:23:47 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:23:47 INFO  : Context for 'APU' is selected.
12:23:47 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:47 INFO  : Context for 'APU' is selected.
12:23:47 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:23:47 INFO  : 'ps7_init' command is executed.
12:23:47 INFO  : 'ps7_post_config' command is executed.
12:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:48 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:48 INFO  : Memory regions updated for context APU
12:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:48 INFO  : 'con' command is executed.
12:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:48 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:45:46 INFO  : Hardware specification for platform project 'design_1' is updated.
12:46:11 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
12:46:15 INFO  : The hardware specfication used by project 'design_1app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:46:15 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:46:15 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\bitstream' in project 'design_1app'.
12:46:15 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:46:23 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\design_1app\_ide\psinit' in project 'design_1app'.
12:46:52 INFO  : Disconnected from the channel tcfchan#7.
12:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:53 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:46:53 INFO  : 'jtag frequency' command is executed.
12:46:53 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : System reset is completed.
12:46:56 INFO  : 'after 3000' command is executed.
12:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:46:57 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:46:57 INFO  : Context for 'APU' is selected.
12:46:57 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:57 INFO  : Context for 'APU' is selected.
12:46:57 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:46:58 ERROR : Memory write error at 0xF800602C. AHB Memory access port is disabled
12:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:46:58 ERROR : Memory write error at 0xF800602C. AHB Memory access port is disabled
12:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:02 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:47:02 INFO  : 'jtag frequency' command is executed.
12:47:02 INFO  : Context for 'APU' is selected.
12:47:02 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
12:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:47:02 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
12:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:47:11 INFO  : 'jtag frequency' command is executed.
12:47:11 INFO  : Context for 'APU' is selected.
12:47:12 INFO  : System reset is completed.
12:47:15 INFO  : 'after 3000' command is executed.
12:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:47:16 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:47:16 INFO  : Context for 'APU' is selected.
12:47:16 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:47:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:16 INFO  : Context for 'APU' is selected.
12:47:16 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:47:17 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:47:17 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:50:22 INFO  : Checking for BSP changes to sync application flags for project 'design_1app'...
12:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:41 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:50:41 INFO  : 'jtag frequency' command is executed.
12:50:41 INFO  : Context for 'APU' is selected.
12:50:41 INFO  : System reset is completed.
12:50:44 INFO  : 'after 3000' command is executed.
12:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:50:45 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:50:45 INFO  : Context for 'APU' is selected.
12:50:45 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:45 INFO  : Context for 'APU' is selected.
12:50:45 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:50:46 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:50:46 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:50:50 INFO  : 'jtag frequency' command is executed.
12:50:50 INFO  : Context for 'APU' is selected.
12:50:51 INFO  : System reset is completed.
12:50:54 INFO  : 'after 3000' command is executed.
12:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:50:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit"
12:50:55 INFO  : Context for 'APU' is selected.
12:50:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa'.
12:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:55 INFO  : Context for 'APU' is selected.
12:50:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl' is done.
12:50:56 INFO  : 'ps7_init' command is executed.
12:50:56 INFO  : 'ps7_post_config' command is executed.
12:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:56 INFO  : Memory regions updated for context APU
12:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:56 INFO  : 'con' command is executed.
12:50:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:50:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\10_9\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1app_system_standalone.tcl'
12:57:09 INFO  : Disconnected from the channel tcfchan#10.
15:14:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\10_9\temp_xsdb_launch_script.tcl
15:14:36 INFO  : XSCT server has started successfully.
15:14:36 INFO  : plnx-install-location is set to ''
15:14:36 INFO  : Successfully done setting XSCT server connection channel  
15:14:36 INFO  : Successfully done setting workspace for the tool. 
15:14:37 INFO  : Registering command handlers for Vitis TCF services
15:14:43 INFO  : Successfully done query RDI_DATADIR 
