For lab #3

This repository includes the code for the four-bit adder (one-bit full adder code in lab #2), the seven-segment display, the final/top module, the testbench, and the constraints. These work for the Basys FPGA.
