QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:01:01 on Feb 07,2024
vlog -sv "+acc" "+cover" "+fcover" -l axi4_compile.log -f ../axi_compile.f 
-- Compiling module axi_ram
-- Compiling package axi4_globals_pkg
-- Compiling package axi_master_pkg
** Note: (vlog-2286) ../../src/tb/master/axi_master_pkg.sv(4): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package axi4_globals_pkg
-- Compiling package axi_sequence_pkg
-- Importing package axi_master_pkg
-- Compiling package axi_env_pkg
-- Compiling package axi_test_pkg
-- Importing package axi_env_pkg
-- Importing package axi_sequence_pkg
-- Compiling interface axi_master_interface
-- Compiling package axi_master_top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package axi_test_pkg
-- Importing package axi4_globals_pkg
-- Importing package axi_env_pkg
-- Importing package axi_master_pkg
-- Importing package axi_sequence_pkg
-- Compiling module axi_master_top

Top level modules:
	axi_master_top
End time: 11:01:02 on Feb 07,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
