
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore ms_rst_4regs ...

Add OPB generic parameters for top level module ...
Add OPB slave interface ports for top level module ...
Add OPB master interface ports for top level module ...
INFO:MDT - Delete M_DBus from top level module interface since the master
   interface will reuse the Sl_DBus port from its slave interface ...Add IPIC dependent generic parameters to user-logic module ...
Add IPIC interface ports to user-logic module ...
INFO:MDT - IP2Bus_AddrAck is not available in opb_ipif_v2_00_h, delete from IPIC
   list...
INFO:MDT - IP2Bus_Busy is not available in opb_ipif_v2_00_h, delete from IPIC
   list...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
INFO:MDT - Exporting IPIC generic C_DWIDTH to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_DWIDTH to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_NUM_CE to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_NUM_CE to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_DWIDTH to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_AWIDTH to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_DWIDTH to user-logic module interface...
INFO:MDT - Exporting IPIC generic C_AWIDTH to user-logic module interface...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut
4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_bit.
vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder_bit.vh
d" in Library opb_ipif_v2_00_h.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter.vhd"
in Library opb_ipif_v2_00_h.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter.
vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_
pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter_
top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_top.
vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder.vhd"
in Library opb_ipif_v2_00_h.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dly1_mux.vhd
" in Library opb_ipif_v2_00_h.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd
" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd
" in Library ipif_common_v1_00_d.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_wr
.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_dp_cntl
.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dpram_select
.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/srl16_fifo.vhd"
in Library opb_ipif_v2_00_h.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_rd
.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_dp_cntl
.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_reset.vhd"
in Library opb_ipif_v2_00_h.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_
cntr.vhd" in Library proc_common_v1_00_b.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd
" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter
.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd"
in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd"
in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd"
in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg
2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg
.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu
.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd
" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vh
d" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_i
ncr.vhd" in Library opb_ipif_v2_00_h.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.v
hd" in Library ipif_common_v1_00_d.
Package <dma_sg_cmp> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.v
hd" in Library ipif_common_v1_00_d.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachme
nt.vhd" in Library opb_ipif_v2_00_h.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder
.vhd" in Library opb_ipif_v2_00_h.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_bl
k.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd
" in Library opb_ipif_v2_00_h.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk
.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachmen
t.vhd" in Library opb_ipif_v2_00_h.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.v
hd" in Library ipif_common_v1_00_d.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/reset_control.v
hd" in Library opb_ipif_v2_00_h.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_co
ntrol.vhd" in Library ipif_common_v1_00_d.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_top.vhd
" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_top.vhd
" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd"
in Library ipif_common_v1_00_d.
Entity <dma_sg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd
" in Library ipif_common_v1_00_d.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_c
alc.vhd" in Library ipif_common_v1_00_d.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd"
in Library opb_ipif_v2_00_h.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/test/baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/data/../hdl/vhdl/u
ser_logic.vhd" in Library ms_rst_4regs_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/test/baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/data/../hdl/vhdl/m
s_rst_4regs.vhd" in Library ms_rst_4regs_v1_00_a.
Entity <ms_rst_4regs> compiled.
Entity <ms_rst_4regs> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.v
hd" in Library ipif_common_v1_00_d.
Entity <dma_sg> (Architecture <sim>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output user master register(s) offset to software driver header ...
output IPIF software reset/module identification register(s) offset to software
driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard!

Peripheral summary

  top name       : ms_rst_4regs
  version        : 1.00.a
  type           : OPB master slave
  features       : slave attachement
                   master attachement
                   mir/rst register
                   user s/w registers
                   user master model

Address Block Summary

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  user logic mst : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF
  mir/reset reg  : C_BASEADDR + 0x00000200
                 : C_BASEADDR + 0x000002FF

File Summary

  - HDL source -
  C:\test\baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/hdl
  top entity     : vhdl/ms_rst_4regs.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
  C:\test\baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/data
  mpd            : ms_rst_4regs_v2_1_0.mpd
  pao            : ms_rst_4regs_v2_1_0.pao

  - ISE project -
  C:\test\baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/devl/projnav
  ise project    : ms_rst_4regs.npl
  cli command    : ms_rst_4regs.cli


  - XST synthesis -
  C:\test\baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/devl/synthesis
  xst script     : ms_rst_4regs_xst.scr
  xst project    : ms_rst_4regs_xst.prj

  - Misc file -
  C:\test\baseline_CMC_WL_uartlite/pcores/ms_rst_4regs_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
  C:\test\baseline_CMC_WL_uartlite/drivers/ms_rst_4regs_v1_00_a/src
  makefile       : Makefile
  header         : ms_rst_4regs.h
  source         : ms_rst_4regs.c
  selftest       : ms_rst_4regs_selftest.c

  - Driver interface -
  C:\test\baseline_CMC_WL_uartlite/drivers/ms_rst_4regs_v1_00_a/data
  mdd            : ms_rst_4regs_v2_1_0.mdd
  tcl            : ms_rst_4regs_v2_1_0.tcl


