/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [11:0] celloutsig_0_3z;
  wire [39:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  reg [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = in_data[78:50] & { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_9z[24:20] & { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } & { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z } === { in_data[169:151], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_4z[32:6] === { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[84:80] === in_data[14:10];
  assign celloutsig_0_12z = celloutsig_0_6z[6:4] === celloutsig_0_4z[33:31];
  assign celloutsig_1_14z = { celloutsig_1_5z[10:3], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z } >= { celloutsig_1_5z[15:9], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[182:176] >= { celloutsig_1_4z[11:6], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[14:13], celloutsig_1_1z } >= celloutsig_1_5z[5:3];
  assign celloutsig_0_0z = in_data[82:80] > in_data[41:39];
  assign celloutsig_0_14z = celloutsig_0_10z[6:3] > in_data[24:21];
  assign celloutsig_0_15z = celloutsig_0_13z[4:2] > { celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_4z[20], celloutsig_0_14z, celloutsig_0_6z } > { celloutsig_0_13z[3:1], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[132:112], celloutsig_1_0z, celloutsig_1_0z } > { in_data[150:145], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[148:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } > in_data[139:134];
  assign celloutsig_1_19z = { celloutsig_1_0z[4:0], celloutsig_1_0z } && { celloutsig_1_5z[9:6], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[17:12] && { in_data[93:89], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[101:99] && in_data[132:130];
  assign celloutsig_1_7z = { celloutsig_1_4z[13:3], celloutsig_1_2z } && celloutsig_1_5z[16:5];
  assign celloutsig_1_15z = celloutsig_1_5z[14] ? celloutsig_1_0z[11:7] : { celloutsig_1_0z[5:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_4z = celloutsig_0_1z ? { in_data[88:73], celloutsig_0_3z, celloutsig_0_3z } : { in_data[81:76], celloutsig_0_2z, 1'h0, celloutsig_0_0z, 1'h0, celloutsig_0_3z, celloutsig_0_2z, 1'h0, celloutsig_0_3z, celloutsig_0_2z, 1'h0, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_8z ? { celloutsig_0_4z[30:24], celloutsig_0_2z } : celloutsig_0_6z[7:0];
  assign celloutsig_0_11z = celloutsig_0_7z ? { celloutsig_0_4z[29:28], celloutsig_0_1z } : { celloutsig_0_6z[1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_5z ? { celloutsig_0_9z[24], celloutsig_0_11z, celloutsig_0_12z } : celloutsig_0_3z[4:0];
  assign celloutsig_1_0z = in_data[187] ? in_data[153:141] : in_data[180:168];
  assign celloutsig_1_12z = { celloutsig_1_0z[6:4], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z } !== in_data[126:121];
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_15z } !== { celloutsig_1_8z[8:4], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_5z = in_data[27:21] !== in_data[50:44];
  assign celloutsig_0_8z = { celloutsig_0_6z[5:4], celloutsig_0_0z, celloutsig_0_3z } !== { celloutsig_0_3z[9:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_0z[10], celloutsig_1_9z, celloutsig_1_1z } !== celloutsig_1_8z[2:0];
  assign celloutsig_0_6z = celloutsig_0_3z[10:2] | { in_data[72:68], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z } | { celloutsig_0_4z[34:26], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[14:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 21'h000000;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z[3:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_1_8z = in_data[138:124];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
