

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 13 06:39:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution5
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   383221|   384965| 3.832 ms | 3.850 ms |  383221|  384965|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sin_or_cos_double_s_fu_179  |sin_or_cos_double_s  |       22|       25|  0.220 us |  0.250 us |    22|    25|   none  |
        |grp_sin_or_cos_double_s_fu_198  |sin_or_cos_double_s  |       22|       25|  0.220 us |  0.250 us |    22|    25|   none  |
        |grp_bit_reverse_fu_217          |bit_reverse          |     2049|     3073| 20.490 us | 30.730 us |  2049|  3073|   none  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- stage_loop       |   381170|   381890| 38117 ~ 38189 |          -|          -|    10|    no    |
        | + butterfly_loop  |    38088|    38160|  1587 ~ 1590  |          -|          -|    24|    no    |
        |  ++ dft_loop      |     1558|     1558|             26|          3|          1|   512|    yes   |
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     201|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|    198|    7777|   16510|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     576|    -|
|Register         |        0|      -|    1619|     224|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|    198|    9396|   17511|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|     15|       4|      14|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_bit_reverse_fu_217          |bit_reverse           |        0|      0|    47|   122|    0|
    |fft_ddiv_64ns_64nmb6_U31        |fft_ddiv_64ns_64nmb6  |        0|      0|  2248|  3242|    0|
    |fft_faddfsub_32nsibs_U24        |fft_faddfsub_32nsibs  |        0|      2|   227|   214|    0|
    |fft_faddfsub_32nsibs_U25        |fft_faddfsub_32nsibs  |        0|      2|   227|   214|    0|
    |fft_fmul_32ns_32njbC_U26        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fmul_32ns_32njbC_U27        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fpext_32ns_64lbW_U30        |fft_fpext_32ns_64lbW  |        0|      0|   100|   139|    0|
    |fft_fptrunc_64ns_kbM_U28        |fft_fptrunc_64ns_kbM  |        0|      0|   128|    97|    0|
    |fft_fptrunc_64ns_kbM_U29        |fft_fptrunc_64ns_kbM  |        0|      0|   128|    97|    0|
    |fft_sitodp_32ns_6ncg_U32        |fft_sitodp_32ns_6ncg  |        0|      0|   260|   415|    0|
    |grp_sin_or_cos_double_s_fu_179  |sin_or_cos_double_s   |        8|     94|  2078|  5847|    0|
    |grp_sin_or_cos_double_s_fu_198  |sin_or_cos_double_s   |        8|     94|  2078|  5847|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       16|    198|  7777| 16510|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_355_p2                       |     +    |      0|  0|  39|          32|          32|
    |i_lower_fu_338_p2                   |     +    |      0|  0|  39|          32|          32|
    |j_fu_306_p2                         |     +    |      0|  0|  17|          10|           1|
    |stage_fu_312_p2                     |     +    |      0|  0|  12|           4|           1|
    |ap_enable_state36_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state37_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state42_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state43_pp0_iter2_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state49_pp0_iter4_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state50_pp0_iter4_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state51_pp0_iter5_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state52_pp0_iter5_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state53_pp0_iter5_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state56_pp0_iter6_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state61_pp0_iter8_stage1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln50_fu_267_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln57_fu_301_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln63_fu_332_p2                 |   icmp   |      0|  0|  20|          22|           1|
    |ap_block_pp0                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_on_subcall_done    |    or    |      0|  0|   2|           1|           1|
    |DFTpts_fu_277_p2                    |    shl   |      0|  0|  24|           1|          11|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 201|         129|         107|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |X_I_address0                  |   27|          5|   10|         50|
    |X_I_address1                  |   15|          3|   10|         30|
    |X_I_ce0                       |   15|          3|    1|          3|
    |X_I_d0                        |   15|          3|   32|         96|
    |X_I_we0                       |   15|          3|    1|          3|
    |X_R_address0                  |   27|          5|   10|         50|
    |X_R_address1                  |   15|          3|   10|         30|
    |X_R_ce0                       |   15|          3|    1|          3|
    |X_R_d0                        |   15|          3|   32|         96|
    |X_R_we0                       |   15|          3|    1|          3|
    |a_0_reg_158                   |    9|          2|   32|         64|
    |ap_NS_fsm                     |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter8       |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_173_p4  |    9|          2|   32|         64|
    |grp_fu_225_opcode             |   15|          3|    2|          6|
    |grp_fu_225_p0                 |   27|          5|   32|        160|
    |grp_fu_225_p1                 |   27|          5|   32|        160|
    |grp_fu_230_opcode             |   15|          3|    2|          6|
    |grp_fu_230_p0                 |   21|          4|   32|        128|
    |grp_fu_230_p1                 |   21|          4|   32|        128|
    |grp_fu_234_p0                 |   15|          3|   32|         96|
    |grp_fu_238_p0                 |   15|          3|   32|         96|
    |grp_fu_242_p0                 |   15|          3|   64|        192|
    |i_0_reg_170                   |    9|          2|   32|         64|
    |i_reg_146                     |    9|          2|   10|         20|
    |stage_0_reg_134               |    9|          2|    4|          8|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  576|        119|  480|       1598|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_464                           |  10|   0|   10|          0|
    |X_I_addr_reg_453                             |  10|   0|   10|          0|
    |X_I_load_1_reg_512                           |  32|   0|   32|          0|
    |X_I_load_2_reg_538                           |  32|   0|   32|          0|
    |X_I_load_reg_481                             |  32|   0|   32|          0|
    |X_R_addr_1_reg_458                           |  10|   0|   10|          0|
    |X_R_addr_reg_448                             |  10|   0|   10|          0|
    |X_R_load_1_reg_507                           |  32|   0|   32|          0|
    |X_R_load_2_reg_533                           |  32|   0|   32|          0|
    |X_R_load_reg_475                             |  32|   0|   32|          0|
    |a_0_reg_158                                  |  32|   0|   32|          0|
    |a_reg_424                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |c_reg_434                                    |  32|   0|   32|          0|
    |e_reg_390                                    |  32|   0|   32|          0|
    |grp_bit_reverse_fu_217_ap_start_reg          |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_170                                  |  32|   0|   32|          0|
    |i_3_reg_470                                  |  32|   0|   32|          0|
    |i_reg_146                                    |  10|   0|   10|          0|
    |icmp_ln63_reg_444                            |   1|   0|    1|          0|
    |j_reg_398                                    |  10|   0|   10|          0|
    |numBF_reg_385                                |  10|   0|   32|         22|
    |reg_262                                      |  32|   0|   32|          0|
    |s_reg_439                                    |  32|   0|   32|          0|
    |stage_0_reg_134                              |   4|   0|    4|          0|
    |temp_I_reg_522                               |  32|   0|   32|          0|
    |temp_R_reg_517                               |  32|   0|   32|          0|
    |tmp_11_reg_543                               |  32|   0|   32|          0|
    |tmp_2_reg_380                                |  64|   0|   64|          0|
    |tmp_6_reg_528                                |  32|   0|   32|          0|
    |tmp_7_reg_487                                |  32|   0|   32|          0|
    |tmp_8_reg_492                                |  32|   0|   32|          0|
    |tmp_9_reg_497                                |  32|   0|   32|          0|
    |tmp_i_i9_reg_419                             |  64|   0|   64|          0|
    |tmp_i_i_reg_414                              |  64|   0|   64|          0|
    |tmp_reg_375                                  |  64|   0|   64|          0|
    |tmp_s_reg_502                                |  32|   0|   32|          0|
    |trunc_ln_reg_369                             |  10|   0|   10|          0|
    |x_assign_reg_408                             |  64|   0|   64|          0|
    |zext_ln51_reg_363                            |  11|   0|   32|         21|
    |X_I_addr_1_reg_464                           |  64|  32|   10|          0|
    |X_I_addr_reg_453                             |  64|  32|   10|          0|
    |X_R_addr_1_reg_458                           |  64|  32|   10|          0|
    |X_R_addr_reg_448                             |  64|  32|   10|          0|
    |icmp_ln63_reg_444                            |  64|  32|    1|          0|
    |temp_I_reg_522                               |  64|  32|   32|          0|
    |temp_R_reg_517                               |  64|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1619| 224| 1319|         43|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_q1        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 3, D = 26, States = { 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 3 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 62 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 36 
62 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I) nounwind" [fft_sw.cpp:45]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_R) nounwind, !map !20"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_I) nounwind, !map !26"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind"   --->   Operation 66 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I) nounwind" [fft_sw.cpp:45]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 7.80>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %0 ], [ %stage, %stage_loop_end ]"   --->   Operation 69 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.88ns)   --->   "%icmp_ln50 = icmp eq i4 %stage_0, -5" [fft_sw.cpp:50]   --->   Operation 70 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %4, label %stage_loop_begin" [fft_sw.cpp:50]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %stage_0 to i11" [fft_sw.cpp:50]   --->   Operation 73 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.71ns)   --->   "%DFTpts = shl i11 1, %zext_ln50" [fft_sw.cpp:51]   --->   Operation 74 'shl' 'DFTpts' <Predicate = (!icmp_ln50)> <Delay = 0.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %DFTpts to i32" [fft_sw.cpp:51]   --->   Operation 75 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [fft_sw.cpp:52]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 77 [4/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 77 'sitodp' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:74]   --->   Operation 78 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 79 [3/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 79 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 80 [2/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 80 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 81 [1/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 81 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 82 [22/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 82 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 83 [21/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 83 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 84 [20/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 84 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 85 [19/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 85 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 86 [18/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 86 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 87 [17/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 87 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 88 [16/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 88 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 89 [15/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 89 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 90 [14/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 90 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 91 [13/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 91 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 92 [12/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 92 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 93 [11/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 93 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 94 [10/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 94 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 95 [9/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 95 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 96 [8/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 96 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 97 [7/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 97 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 98 [6/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 98 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 99 [5/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 99 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 100 [4/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 100 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 101 [3/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 101 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 102 [2/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 102 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 103 [1/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 103 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.32>
ST_29 : Operation 104 [2/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 104 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.32>
ST_30 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [fft_sw.cpp:50]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [fft_sw.cpp:50]   --->   Operation 106 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [fft_sw.cpp:52]   --->   Operation 107 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 108 [1/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 108 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 109 [1/1] (0.75ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.75>

State 31 <SV = 30> <Delay = 7.71>
ST_31 : Operation 110 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 110 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 111 [1/1] (0.00ns)   --->   "%a_0 = phi float [ 0.000000e+00, %stage_loop_begin ], [ %a, %butterfly_loop_end ]"   --->   Operation 111 'phi' 'a_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp eq i10 %i, %trunc_ln" [fft_sw.cpp:57]   --->   Operation 112 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 113 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_sw.cpp:57]   --->   Operation 113 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %stage_loop_end, label %butterfly_loop_begin" [fft_sw.cpp:57]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 115 [2/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 115 'fpext' 'x_assign' <Predicate = (!icmp_ln57)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 116 [4/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 116 'fadd' 'a' <Predicate = (!icmp_ln57)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 117 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [fft_sw.cpp:73]   --->   Operation 117 'specregionend' 'empty_41' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 118 [1/1] (0.86ns)   --->   "%stage = add i4 %stage_0, 1" [fft_sw.cpp:50]   --->   Operation 118 'add' 'stage' <Predicate = (icmp_ln57)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 119 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.71>
ST_32 : Operation 120 [1/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 120 'fpext' 'x_assign' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 121 [2/2] (3.50ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 121 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 122 [2/2] (3.50ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 122 'call' 'tmp_i_i9' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 123 [3/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 123 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.74>
ST_33 : Operation 124 [1/2] (7.74ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 124 'call' 'tmp_i_i' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 125 [1/2] (7.74ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 125 'call' 'tmp_i_i9' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 126 [2/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 126 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.71>
ST_34 : Operation 127 [2/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 127 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 128 [2/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 128 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 129 [1/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 129 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.32>
ST_35 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %i to i32" [fft_sw.cpp:57]   --->   Operation 130 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [fft_sw.cpp:57]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [fft_sw.cpp:57]   --->   Operation 132 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 24, i32 24, i32 24, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:58]   --->   Operation 133 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 134 [1/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 134 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 135 [1/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 135 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 136 [1/1] (0.75ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.75>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 137 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln57, %butterfly_loop_begin ], [ %i_3, %dft_loop ]"   --->   Operation 137 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_sw.cpp:63]   --->   Operation 138 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 139 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp slt i22 %tmp_12, 1" [fft_sw.cpp:63]   --->   Operation 139 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %dft_loop, label %butterfly_loop_end" [fft_sw.cpp:63]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 141 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [fft_sw.cpp:64]   --->   Operation 141 'add' 'i_lower' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i32 %i_lower to i64" [fft_sw.cpp:65]   --->   Operation 142 'sext' 'sext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 143 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 143 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 144 [2/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 144 'load' 'X_R_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 145 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 145 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 146 [2/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 146 'load' 'X_I_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %i_0 to i64" [fft_sw.cpp:67]   --->   Operation 147 'sext' 'sext_ln67' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln67" [fft_sw.cpp:67]   --->   Operation 148 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln67" [fft_sw.cpp:68]   --->   Operation 149 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 150 [1/1] (1.20ns)   --->   "%i_3 = add nsw i32 %zext_ln51, %i_0" [fft_sw.cpp:63]   --->   Operation 150 'add' 'i_3' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.35>
ST_37 : Operation 151 [1/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 151 'load' 'X_R_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 152 [1/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 152 'load' 'X_I_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 38 <SV = 37> <Delay = 8.28>
ST_38 : Operation 153 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 153 'fmul' 'tmp_7' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 154 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 154 'fmul' 'tmp_8' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.28>
ST_39 : Operation 155 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 155 'fmul' 'tmp_7' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 156 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 156 'fmul' 'tmp_8' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 157 [3/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 157 'fmul' 'tmp_9' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 158 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 158 'fmul' 'tmp_s' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.28>
ST_40 : Operation 159 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 159 'fmul' 'tmp_7' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 160 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 160 'fmul' 'tmp_8' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 161 [2/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 161 'fmul' 'tmp_9' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 162 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 162 'fmul' 'tmp_s' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.28>
ST_41 : Operation 163 [4/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 163 'fsub' 'temp_R' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 164 [1/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 164 'fmul' 'tmp_9' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 165 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 165 'fmul' 'tmp_s' <Predicate = (icmp_ln63)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.71>
ST_42 : Operation 166 [3/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 166 'fsub' 'temp_R' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 167 [4/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 167 'fadd' 'temp_I' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 168 [2/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 168 'load' 'X_R_load_1' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 169 [2/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 169 'load' 'X_I_load_1' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 43 <SV = 42> <Delay = 7.71>
ST_43 : Operation 170 [2/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 170 'fsub' 'temp_R' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 171 [3/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 171 'fadd' 'temp_I' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 172 [1/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 172 'load' 'X_R_load_1' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 173 [1/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 173 'load' 'X_I_load_1' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 43> <Delay = 7.71>
ST_44 : Operation 174 [1/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 174 'fsub' 'temp_R' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 175 [2/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 175 'fadd' 'temp_I' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.71>
ST_45 : Operation 176 [1/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 176 'fadd' 'temp_I' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 177 [4/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 177 'fsub' 'tmp_1' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.71>
ST_46 : Operation 178 [3/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 178 'fsub' 'tmp_1' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 179 [4/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 179 'fsub' 'tmp_6' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.71>
ST_47 : Operation 180 [2/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 180 'fsub' 'tmp_1' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 181 [3/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 181 'fsub' 'tmp_6' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.71>
ST_48 : Operation 182 [1/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 182 'fsub' 'tmp_1' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 183 [2/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 183 'fsub' 'tmp_6' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.71>
ST_49 : Operation 184 [1/1] (1.35ns)   --->   "store float %tmp_1, float* %X_R_addr, align 4" [fft_sw.cpp:67]   --->   Operation 184 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 185 [1/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 185 'fsub' 'tmp_6' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.35>
ST_50 : Operation 186 [1/1] (1.35ns)   --->   "store float %tmp_6, float* %X_I_addr, align 4" [fft_sw.cpp:68]   --->   Operation 186 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 187 [2/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 187 'load' 'X_R_load_2' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 1.35>
ST_51 : Operation 188 [1/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 188 'load' 'X_R_load_2' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 7.71>
ST_52 : Operation 189 [4/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 189 'fadd' 'tmp_10' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 190 [2/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 190 'load' 'X_I_load_2' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 7.71>
ST_53 : Operation 191 [3/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 191 'fadd' 'tmp_10' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 192 [1/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 192 'load' 'X_I_load_2' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 53> <Delay = 7.71>
ST_54 : Operation 193 [2/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 193 'fadd' 'tmp_10' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.71>
ST_55 : Operation 194 [1/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 194 'fadd' 'tmp_10' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.71>
ST_56 : Operation 195 [1/1] (1.35ns)   --->   "store float %tmp_10, float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 195 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 196 [4/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 196 'fadd' 'tmp_11' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.71>
ST_57 : Operation 197 [3/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 197 'fadd' 'tmp_11' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.71>
ST_58 : Operation 198 [2/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 198 'fadd' 'tmp_11' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.71>
ST_59 : Operation 199 [1/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 199 'fadd' 'tmp_11' <Predicate = (icmp_ln63)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 1.35>
ST_61 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 200 'specloopname' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_61 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 201 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_61 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:64]   --->   Operation 202 'speclooptripcount' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_61 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_sw.cpp:64]   --->   Operation 203 'specpipeline' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_61 : Operation 204 [1/1] (1.35ns)   --->   "store float %tmp_11, float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 204 'store' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 205 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_3) nounwind" [fft_sw.cpp:71]   --->   Operation 205 'specregionend' 'empty' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_61 : Operation 206 [1/1] (0.00ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 206 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 62 <SV = 36> <Delay = 0.00>
ST_62 : Operation 207 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_5) nounwind" [fft_sw.cpp:72]   --->   Operation 207 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 208 [1/1] (0.00ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000]
call_ln45              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111]
stage_0                (phi              ) [ 000111111111111111111111111111111111111111111111111111111111111]
icmp_ln50              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln50              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
DFTpts                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln51              (zext             ) [ 000011111111111111111111111111111111111111111111111111111111111]
trunc_ln               (partselect       ) [ 000011111111111111111111111111111111111111111111111111111111111]
ret_ln74               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp                    (sitodp           ) [ 000000011111111111111111111110000000000000000000000000000000000]
tmp_2                  (ddiv             ) [ 000000000000000000000000000001100000000000000000000000000000000]
specloopname_ln50      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000000000011111111111111111111111111111111]
numBF                  (zext             ) [ 000000000000000000000000000000011111111111111111111111111111111]
e                      (fptrunc          ) [ 000000000000000000000000000000011111111111111111111111111111111]
br_ln57                (br               ) [ 000111111111111111111111111111111111111111111111111111111111111]
i                      (phi              ) [ 000000000000000000000000000000011111000000000000000000000000000]
a_0                    (phi              ) [ 000000000000000000000000000000011110000000000000000000000000000]
icmp_ln57              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111]
j                      (add              ) [ 000111111111111111111111111111111111111111111111111111111111111]
br_ln57                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_41               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
stage                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111]
br_ln50                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111]
x_assign               (fpext            ) [ 000000000000000000000000000000000100000000000000000000000000000]
tmp_i_i                (call             ) [ 000000000000000000000000000000000011000000000000000000000000000]
tmp_i_i9               (call             ) [ 000000000000000000000000000000000011000000000000000000000000000]
a                      (fadd             ) [ 000111111111111111111111111111110001111111111111111111111111111]
zext_ln57              (zext             ) [ 000111111111111111111111111111111111111111111111111111111111111]
specloopname_ln57      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 000000000000000000000000000000000000111111111111111111111111111]
speclooptripcount_ln58 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
c                      (fptrunc          ) [ 000000000000000000000000000000000000111111111111111111111111110]
s                      (fptrunc          ) [ 000000000000000000000000000000000000111111111111111111111111110]
br_ln63                (br               ) [ 000111111111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000]
tmp_12                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111]
br_ln63                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
i_lower                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
sext_ln65              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
X_R_addr               (getelementptr    ) [ 000000000000000000000000000000000000111111111111110000000000000]
X_I_addr               (getelementptr    ) [ 000000000000000000000000000000000000111111111111111000000000000]
sext_ln67              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
X_R_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000111111111111111111111000000]
X_I_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000111111111111111111111111110]
i_3                    (add              ) [ 000111111111111111111111111111111111111111111111111111111111111]
X_R_load               (load             ) [ 000000000000000000000000000000000000111111000000000000000000000]
X_I_load               (load             ) [ 000000000000000000000000000000000000111111000000000000000000000]
tmp_7                  (fmul             ) [ 000000000000000000000000000000000000111001111000000000000000000]
tmp_8                  (fmul             ) [ 000000000000000000000000000000000000111001111000000000000000000]
tmp_9                  (fmul             ) [ 000000000000000000000000000000000000111000111100000000000000000]
tmp_s                  (fmul             ) [ 000000000000000000000000000000000000111000111100000000000000000]
X_R_load_1             (load             ) [ 000000000000000000000000000000000000111000001111100000000000000]
X_I_load_1             (load             ) [ 000000000000000000000000000000000000111000001111110000000000000]
temp_R                 (fsub             ) [ 000000000000000000000000000000000000111000000111111111110000000]
temp_I                 (fadd             ) [ 000000000000000000000000000000000000111000000011111111111111000]
tmp_1                  (fsub             ) [ 000000000000000000000000000000000000010000000000010000000000000]
store_ln67             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (fsub             ) [ 000000000000000000000000000000000000001000000000001000000000000]
store_ln68             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
X_R_load_2             (load             ) [ 000000000000000000000000000000000000111000000000000011110000000]
X_I_load_2             (load             ) [ 000000000000000000000000000000000000111000000000000000111111000]
tmp_10                 (fadd             ) [ 000000000000000000000000000000000000001000000000000000001000000]
store_ln69             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_11                 (fadd             ) [ 000000000000000000000000000000000000110000000000000000000000110]
specloopname_ln63      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln64 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln64      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln70             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln63                (br               ) [ 000111111111111111111111111111111111111111111111111111111111111]
empty_40               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 000111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="X_R_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/36 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="6"/>
<pin id="126" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/36 X_R_load_1/42 store_ln67/49 X_R_load_2/50 store_ln69/56 "/>
</bind>
</comp>

<comp id="99" class="1004" name="X_I_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/36 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="6"/>
<pin id="130" dir="0" index="4" bw="10" slack="2"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
<pin id="133" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/36 X_I_load_1/42 store_ln68/50 X_I_load_2/52 store_ln70/61 "/>
</bind>
</comp>

<comp id="112" class="1004" name="X_R_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/36 "/>
</bind>
</comp>

<comp id="119" class="1004" name="X_I_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/36 "/>
</bind>
</comp>

<comp id="134" class="1005" name="stage_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="stage_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="1"/>
<pin id="148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/31 "/>
</bind>
</comp>

<comp id="158" class="1005" name="a_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="a_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_0/31 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/36 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_sin_or_cos_double_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="256" slack="0"/>
<pin id="184" dir="0" index="4" bw="59" slack="0"/>
<pin id="185" dir="0" index="5" bw="52" slack="0"/>
<pin id="186" dir="0" index="6" bw="44" slack="0"/>
<pin id="187" dir="0" index="7" bw="33" slack="0"/>
<pin id="188" dir="0" index="8" bw="25" slack="0"/>
<pin id="189" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/32 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_sin_or_cos_double_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="256" slack="0"/>
<pin id="203" dir="0" index="4" bw="59" slack="0"/>
<pin id="204" dir="0" index="5" bw="52" slack="0"/>
<pin id="205" dir="0" index="6" bw="44" slack="0"/>
<pin id="206" dir="0" index="7" bw="33" slack="0"/>
<pin id="207" dir="0" index="8" bw="25" slack="0"/>
<pin id="208" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i9/32 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_bit_reverse_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="a/31 temp_R/41 temp_I/42 tmp_6/46 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_1/45 tmp_10/52 tmp_11/56 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="3"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/38 tmp_9/39 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="3"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/38 tmp_s/39 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="e/29 c/34 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="s/34 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/31 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="1"/>
<pin id="257" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln50_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln50_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="DFTpts_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln51_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="5" slack="0"/>
<pin id="293" dir="1" index="4" bw="10" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="numBF_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="27"/>
<pin id="300" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/30 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln57_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="28"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/31 "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/31 "/>
</bind>
</comp>

<comp id="312" class="1004" name="stage_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="28"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/31 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln57_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="4"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/35 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="22" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/36 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln63_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="0"/>
<pin id="334" dir="0" index="1" bw="22" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/36 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_lower_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="6"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/36 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln65_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/36 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln67_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/36 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="33"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/36 "/>
</bind>
</comp>

<comp id="363" class="1005" name="zext_ln51_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="369" class="1005" name="trunc_ln_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="27"/>
<pin id="371" dir="1" index="1" bw="10" slack="27"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_2_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="numBF_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="6"/>
<pin id="387" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="390" class="1005" name="e_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="398" class="1005" name="j_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="403" class="1005" name="stage_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="408" class="1005" name="x_assign_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_i_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_i_i9_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 "/>
</bind>
</comp>

<comp id="424" class="1005" name="a_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln57_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="434" class="1005" name="c_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="3"/>
<pin id="436" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="439" class="1005" name="s_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="3"/>
<pin id="441" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln63_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="448" class="1005" name="X_R_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="1"/>
<pin id="450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="X_I_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="1"/>
<pin id="455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="X_R_addr_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="6"/>
<pin id="460" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="X_I_addr_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="6"/>
<pin id="466" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="i_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="X_R_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="X_I_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_7_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_8_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_9_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_s_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="507" class="1005" name="X_R_load_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="2"/>
<pin id="509" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="X_R_load_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="X_I_load_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="3"/>
<pin id="514" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_I_load_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="temp_R_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="522" class="1005" name="temp_I_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_6_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="533" class="1005" name="X_R_load_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="X_I_load_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="X_I_load_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_11_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="74" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="179" pin=6"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="179" pin=7"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="179" pin=8"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="198" pin=8"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="162" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="253"><net_src comp="162" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="230" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="271"><net_src comp="138" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="138" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="277" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="305"><net_src comp="150" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="150" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="134" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="146" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="173" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="173" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="352"><net_src comp="173" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="359"><net_src comp="173" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="283" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="372"><net_src comp="288" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="378"><net_src comp="259" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="383"><net_src comp="254" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="388"><net_src comp="298" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="393"><net_src comp="242" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="401"><net_src comp="306" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="406"><net_src comp="312" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="411"><net_src comp="248" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="417"><net_src comp="179" pin="9"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="422"><net_src comp="198" pin="9"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="427"><net_src comp="225" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="432"><net_src comp="318" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="437"><net_src comp="242" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="442"><net_src comp="245" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="447"><net_src comp="332" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="86" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="456"><net_src comp="99" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="461"><net_src comp="112" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="467"><net_src comp="119" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="473"><net_src comp="355" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="478"><net_src comp="93" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="484"><net_src comp="106" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="490"><net_src comp="234" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="495"><net_src comp="238" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="500"><net_src comp="234" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="505"><net_src comp="238" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="510"><net_src comp="93" pin="7"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="515"><net_src comp="106" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="520"><net_src comp="225" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="525"><net_src comp="225" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="531"><net_src comp="225" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="536"><net_src comp="93" pin="7"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="541"><net_src comp="106" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="546"><net_src comp="230" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="106" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {1 2 49 56 }
	Port: X_I | {1 2 50 61 }
 - Input state : 
	Port: fft : X_R | {1 2 36 37 42 43 50 51 }
	Port: fft : X_I | {1 2 36 37 42 43 52 53 }
	Port: fft : ref_4oPi_table_256_V | {32 33 }
	Port: fft : fourth_order_double_4 | {32 33 }
	Port: fft : fourth_order_double_5 | {32 33 }
	Port: fft : fourth_order_double_6 | {32 33 }
	Port: fft : fourth_order_double_7 | {32 33 }
	Port: fft : fourth_order_double_s | {32 33 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln50 : 1
		br_ln50 : 2
		zext_ln50 : 1
		DFTpts : 2
		zext_ln51 : 3
		trunc_ln : 3
		tmp : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		icmp_ln57 : 1
		j : 1
		br_ln57 : 2
		x_assign : 1
		a : 1
	State 32
		tmp_i_i : 1
		tmp_i_i9 : 1
	State 33
	State 34
	State 35
	State 36
		tmp_12 : 1
		icmp_ln63 : 2
		br_ln63 : 3
		i_lower : 1
		sext_ln65 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		sext_ln67 : 1
		X_R_addr_1 : 2
		X_I_addr_1 : 2
		i_3 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		empty : 1
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_sin_or_cos_double_s_fu_179 |    94   |  8.305  |   2534  |   4796  |
|   call   | grp_sin_or_cos_double_s_fu_198 |    94   |  8.305  |   2534  |   4796  |
|          |     grp_bit_reverse_fu_217     |    0    |  3.984  |    63   |    95   |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_254           |    0    |    0    |   2248  |   3242  |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_225           |    2    |    0    |   227   |   214   |
|          |           grp_fu_230           |    2    |    0    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_259           |    0    |    0    |   260   |   415   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_234           |    3    |    0    |   128   |   138   |
|          |           grp_fu_238           |    3    |    0    |   128   |   138   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_242           |    0    |    0    |   128   |    97   |
|          |           grp_fu_245           |    0    |    0    |   128   |    97   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_248           |    0    |    0    |   100   |   139   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |            j_fu_306            |    0    |    0    |    0    |    17   |
|    add   |          stage_fu_312          |    0    |    0    |    0    |    12   |
|          |         i_lower_fu_338         |    0    |    0    |    0    |    39   |
|          |           i_3_fu_355           |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln50_fu_267        |    0    |    0    |    0    |    9    |
|   icmp   |        icmp_ln57_fu_301        |    0    |    0    |    0    |    13   |
|          |        icmp_ln63_fu_332        |    0    |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|---------|
|    shl   |          DFTpts_fu_277         |    0    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln50_fu_273        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln51_fu_283        |    0    |    0    |    0    |    0    |
|          |          numBF_fu_298          |    0    |    0    |    0    |    0    |
|          |        zext_ln57_fu_318        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_288        |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_322         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln65_fu_343        |    0    |    0    |    0    |    0    |
|          |        sext_ln67_fu_349        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   198   |  20.594 |   8705  |  14539  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |
|fourth_order_double_5|    -   |   52   |   208  |
|fourth_order_double_6|    -   |   44   |   176  |
|fourth_order_double_7|    -   |   33   |   132  |
|fourth_order_double_s|    -   |   25   |   100  |
| ref_4oPi_table_256_V|    8   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    8   |   213  |   852  |
+---------------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_464|   10   |
| X_I_addr_reg_453 |   10   |
|X_I_load_1_reg_512|   32   |
|X_I_load_2_reg_538|   32   |
| X_I_load_reg_481 |   32   |
|X_R_addr_1_reg_458|   10   |
| X_R_addr_reg_448 |   10   |
|X_R_load_1_reg_507|   32   |
|X_R_load_2_reg_533|   32   |
| X_R_load_reg_475 |   32   |
|    a_0_reg_158   |   32   |
|     a_reg_424    |   32   |
|     c_reg_434    |   32   |
|     e_reg_390    |   32   |
|    i_0_reg_170   |   32   |
|    i_3_reg_470   |   32   |
|     i_reg_146    |   10   |
| icmp_ln63_reg_444|    1   |
|     j_reg_398    |   10   |
|   numBF_reg_385  |   32   |
|      reg_262     |   32   |
|     s_reg_439    |   32   |
|  stage_0_reg_134 |    4   |
|   stage_reg_403  |    4   |
|  temp_I_reg_522  |   32   |
|  temp_R_reg_517  |   32   |
|  tmp_11_reg_543  |   32   |
|   tmp_2_reg_380  |   64   |
|   tmp_6_reg_528  |   32   |
|   tmp_7_reg_487  |   32   |
|   tmp_8_reg_492  |   32   |
|   tmp_9_reg_497  |   32   |
| tmp_i_i9_reg_419 |   64   |
|  tmp_i_i_reg_414 |   64   |
|    tmp_reg_375   |   64   |
|   tmp_s_reg_502  |   32   |
| trunc_ln_reg_369 |   10   |
| x_assign_reg_408 |   64   |
| zext_ln51_reg_363|   32   |
| zext_ln57_reg_429|   32   |
+------------------+--------+
|       Total      |  1199  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_93        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_106       |  p0  |   3  |  10  |   30   ||    15   |
|         stage_0_reg_134        |  p0  |   2  |   4  |    8   ||    9    |
|            i_reg_146           |  p0  |   2  |  10  |   20   ||    9    |
|           a_0_reg_158          |  p0  |   2  |  32  |   64   ||    9    |
| grp_sin_or_cos_double_s_fu_179 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_198 |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_225           |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_225           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_230           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_230           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_234           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_238           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_242           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_259           |  p0  |   2  |  11  |   22   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1102  || 14.3333 ||   177   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   198  |   20   |  8705  |  14539 |
|   Memory  |    8   |    -   |    -   |   213  |   852  |
|Multiplexer|    -   |    -   |   14   |    -   |   177  |
|  Register |    -   |    -   |    -   |  1199  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   198  |   34   |  10117 |  15568 |
+-----------+--------+--------+--------+--------+--------+
