Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 29 02:34:25 2023
| Host         : DESKTOP-9VRBO84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: ori_clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[16]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/inst/upg_inst/upg_done_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 916 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.452        0.000                      0                 3219        0.040        0.000                      0                 3219        3.000        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
cpuclk/inst/clk_in1            {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk              {0.000 5.000}        10.000          100.000         
  single_cycle_cpu_clk_cpuclk  {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                                7.845        0.000                       0                     3  
  single_cycle_cpu_clk_cpuclk       22.452        0.000                      0                 2765        0.040        0.000                      0                 2765       49.500        0.000                       0                  1208  
  uart_clk_cpuclk                   93.793        0.000                      0                  326        0.078        0.000                      0                  326       49.020        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk              single_cycle_cpu_clk_cpuclk       42.075        0.000                      0                  656        0.698        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  single_cycle_cpu_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.514ns  (logic 4.497ns (18.344%)  route 20.017ns (81.656%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 51.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.771    28.738    led_light/E[0]
    SLICE_X32Y100        FDCE                                         r  led_light/led_light_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.508    51.508    led_light/single_cycle_cpu_clk
    SLICE_X32Y100        FDCE                                         r  led_light/led_light_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.503    
                         clock uncertainty           -0.111    51.392    
    SLICE_X32Y100        FDCE (Setup_fdce_C_CE)      -0.202    51.190    led_light/led_light_reg[15]
  -------------------------------------------------------------------
                         required time                         51.190    
                         arrival time                         -28.738    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.592ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.375ns  (logic 4.497ns (18.450%)  route 19.878ns (81.550%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 51.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.631    28.598    led_light/E[0]
    SLICE_X32Y101        FDCE                                         r  led_light/led_light_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.508    51.508    led_light/single_cycle_cpu_clk
    SLICE_X32Y101        FDCE                                         r  led_light/led_light_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.503    
                         clock uncertainty           -0.111    51.392    
    SLICE_X32Y101        FDCE (Setup_fdce_C_CE)      -0.202    51.190    led_light/led_light_reg[13]
  -------------------------------------------------------------------
                         required time                         51.190    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 22.592    

Slack (MET) :             22.592ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.375ns  (logic 4.497ns (18.450%)  route 19.878ns (81.550%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 51.508 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.631    28.598    led_light/E[0]
    SLICE_X32Y101        FDCE                                         r  led_light/led_light_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.508    51.508    led_light/single_cycle_cpu_clk
    SLICE_X32Y101        FDCE                                         r  led_light/led_light_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.503    
                         clock uncertainty           -0.111    51.392    
    SLICE_X32Y101        FDCE (Setup_fdce_C_CE)      -0.202    51.190    led_light/led_light_reg[14]
  -------------------------------------------------------------------
                         required time                         51.190    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 22.592    

Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.273ns  (logic 4.497ns (18.527%)  route 19.776ns (81.473%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.530    28.497    led_light/E[0]
    SLICE_X32Y103        FDCE                                         r  led_light/led_light_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.507    51.507    led_light/single_cycle_cpu_clk
    SLICE_X32Y103        FDCE                                         r  led_light/led_light_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.502    
                         clock uncertainty           -0.111    51.391    
    SLICE_X32Y103        FDCE (Setup_fdce_C_CE)      -0.202    51.189    led_light/led_light_reg[11]
  -------------------------------------------------------------------
                         required time                         51.189    
                         arrival time                         -28.497    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             22.801ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.201ns  (logic 4.381ns (18.102%)  route 19.820ns (81.898%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 51.506 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          2.794    14.852    decoder/jr
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.976 f  decoder/PC[30]_i_2/O
                         net (fo=39, routed)          1.063    16.040    decoder/read_data_1[30]
    SLICE_X44Y76         LUT3 (Prop_lut3_I1_O)        0.124    16.164 f  decoder/register[0][1]_i_36/O
                         net (fo=39, routed)          1.403    17.567    decoder/register_reg[0][1]_4
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.691 f  decoder/register[0][1]_i_15/O
                         net (fo=46, routed)          2.932    20.623    decoder/register_reg[0][1]_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.152    20.775 f  decoder/register[0][6]_i_8/O
                         net (fo=1, routed)           0.470    21.245    prgrom/register_reg[31][0]_46
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.332    21.577 r  prgrom/register[0][6]_i_4/O
                         net (fo=1, routed)           1.227    22.804    prgrom/register[0][6]_i_4_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.928 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.611    24.540    prgrom/alu_result[6]
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    24.664 f  prgrom/uc_i_3/O
                         net (fo=3, routed)           0.781    25.445    prgrom/uc_i_3_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.569 f  prgrom/led_light[2]_i_4/O
                         net (fo=1, routed)           0.680    26.249    prgrom/led_light[2]_i_4_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  prgrom/led_light[2]_i_1/O
                         net (fo=3, routed)           2.052    28.425    led_t/E[0]
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.506    51.506    led_t/single_cycle_cpu_clk
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.501    
                         clock uncertainty           -0.111    51.390    
    SLICE_X34Y105        FDCE (Setup_fdce_C_CE)      -0.164    51.226    led_t/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         51.226    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                 22.801    

Slack (MET) :             22.801ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.201ns  (logic 4.381ns (18.102%)  route 19.820ns (81.898%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 51.506 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          2.794    14.852    decoder/jr
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.976 f  decoder/PC[30]_i_2/O
                         net (fo=39, routed)          1.063    16.040    decoder/read_data_1[30]
    SLICE_X44Y76         LUT3 (Prop_lut3_I1_O)        0.124    16.164 f  decoder/register[0][1]_i_36/O
                         net (fo=39, routed)          1.403    17.567    decoder/register_reg[0][1]_4
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.691 f  decoder/register[0][1]_i_15/O
                         net (fo=46, routed)          2.932    20.623    decoder/register_reg[0][1]_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.152    20.775 f  decoder/register[0][6]_i_8/O
                         net (fo=1, routed)           0.470    21.245    prgrom/register_reg[31][0]_46
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.332    21.577 r  prgrom/register[0][6]_i_4/O
                         net (fo=1, routed)           1.227    22.804    prgrom/register[0][6]_i_4_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.928 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.611    24.540    prgrom/alu_result[6]
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    24.664 f  prgrom/uc_i_3/O
                         net (fo=3, routed)           0.781    25.445    prgrom/uc_i_3_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.569 f  prgrom/led_light[2]_i_4/O
                         net (fo=1, routed)           0.680    26.249    prgrom/led_light[2]_i_4_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  prgrom/led_light[2]_i_1/O
                         net (fo=3, routed)           2.052    28.425    led_t/E[0]
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.506    51.506    led_t/single_cycle_cpu_clk
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.501    
                         clock uncertainty           -0.111    51.390    
    SLICE_X34Y105        FDCE (Setup_fdce_C_CE)      -0.164    51.226    led_t/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         51.226    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                 22.801    

Slack (MET) :             22.801ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.201ns  (logic 4.381ns (18.102%)  route 19.820ns (81.898%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 51.506 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          2.794    14.852    decoder/jr
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.976 f  decoder/PC[30]_i_2/O
                         net (fo=39, routed)          1.063    16.040    decoder/read_data_1[30]
    SLICE_X44Y76         LUT3 (Prop_lut3_I1_O)        0.124    16.164 f  decoder/register[0][1]_i_36/O
                         net (fo=39, routed)          1.403    17.567    decoder/register_reg[0][1]_4
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.691 f  decoder/register[0][1]_i_15/O
                         net (fo=46, routed)          2.932    20.623    decoder/register_reg[0][1]_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.152    20.775 f  decoder/register[0][6]_i_8/O
                         net (fo=1, routed)           0.470    21.245    prgrom/register_reg[31][0]_46
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.332    21.577 r  prgrom/register[0][6]_i_4/O
                         net (fo=1, routed)           1.227    22.804    prgrom/register[0][6]_i_4_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.928 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.611    24.540    prgrom/alu_result[6]
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    24.664 f  prgrom/uc_i_3/O
                         net (fo=3, routed)           0.781    25.445    prgrom/uc_i_3_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I1_O)        0.124    25.569 f  prgrom/led_light[2]_i_4/O
                         net (fo=1, routed)           0.680    26.249    prgrom/led_light[2]_i_4_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  prgrom/led_light[2]_i_1/O
                         net (fo=3, routed)           2.052    28.425    led_t/E[0]
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.506    51.506    led_t/single_cycle_cpu_clk
    SLICE_X34Y105        FDCE                                         r  led_t/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.501    
                         clock uncertainty           -0.111    51.390    
    SLICE_X34Y105        FDCE (Setup_fdce_C_CE)      -0.164    51.226    led_t/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         51.226    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                 22.801    

Slack (MET) :             22.851ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.115ns  (logic 4.497ns (18.649%)  route 19.618ns (81.351%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.371    28.338    led_light/E[0]
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.507    51.507    led_light/single_cycle_cpu_clk
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.502    
                         clock uncertainty           -0.111    51.391    
    SLICE_X33Y104        FDCE (Setup_fdce_C_CE)      -0.202    51.189    led_light/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         51.189    
                         arrival time                         -28.338    
  -------------------------------------------------------------------
                         slack                                 22.851    

Slack (MET) :             22.851ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.115ns  (logic 4.497ns (18.649%)  route 19.618ns (81.351%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.371    28.338    led_light/E[0]
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.507    51.507    led_light/single_cycle_cpu_clk
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.502    
                         clock uncertainty           -0.111    51.391    
    SLICE_X33Y104        FDCE (Setup_fdce_C_CE)      -0.202    51.189    led_light/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         51.189    
                         arrival time                         -28.338    
  -------------------------------------------------------------------
                         slack                                 22.851    

Slack (MET) :             22.851ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.115ns  (logic 4.497ns (18.649%)  route 19.618ns (81.351%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.290     2.290    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.154     2.444 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.780     4.224    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     6.881 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.539     8.420    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.544 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=18, routed)          2.631    11.174    prgrom/ins_i[30]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.298 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.636    11.934    prgrom/regdst
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.058 r  prgrom/PC[31]_i_6/O
                         net (fo=78, routed)          3.121    15.180    decoder/jr
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  decoder/PC[24]_i_3/O
                         net (fo=11, routed)          1.442    16.746    decoder/read_data_1[24]
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.124    16.870 r  decoder/register[0][28]_i_35/O
                         net (fo=26, routed)          0.852    17.722    decoder/register[0][28]_i_35_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.846 r  decoder/register[0][28]_i_27/O
                         net (fo=45, routed)          1.236    19.081    prgrom/register_reg[31][20]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.205 r  prgrom/register[0][0]_i_69/O
                         net (fo=3, routed)           1.152    20.358    prgrom/register_reg[0][0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.482 r  prgrom/register[0][0]_i_41/O
                         net (fo=2, routed)           0.841    21.322    decoder/register_reg[31][2]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    21.472 f  decoder/register[0][0]_i_13/O
                         net (fo=2, routed)           0.824    22.297    prgrom/register_reg[31][0]_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.326    22.623 f  prgrom/uc_i_4/O
                         net (fo=1, routed)           0.291    22.914    prgrom/uc_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.038 f  prgrom/uc_i_2/O
                         net (fo=6, routed)           1.718    24.756    prgrom/uc_i_2_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.880 f  prgrom/nn[15]_i_5/O
                         net (fo=2, routed)           0.963    25.843    prgrom/nn[15]_i_5_n_0
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124    25.967 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.371    28.338    led_light/E[0]
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.507    51.507    led_light/single_cycle_cpu_clk
    SLICE_X33Y104        FDCE                                         r  led_light/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.502    
                         clock uncertainty           -0.111    51.391    
    SLICE_X33Y104        FDCE (Setup_fdce_C_CE)      -0.202    51.189    led_light/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         51.189    
                         arrival time                         -28.338    
  -------------------------------------------------------------------
                         slack                                 22.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.412ns  (logic 0.261ns (63.418%)  route 0.151ns (36.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 50.821 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y78         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.151    50.849    ifetch/PC_reg_n_0_[21]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.964 r  ifetch/branch_base_addr_carry__4/O[0]
                         net (fo=4, routed)           0.000    50.964    ifetch/links_reg[31]_0[20]
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.821    50.821    ifetch/single_cycle_cpu_clk
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.816    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.109    50.925    ifetch/links_reg[21]
  -------------------------------------------------------------------
                         required time                        -50.925    
                         arrival time                          50.964    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.412ns  (logic 0.261ns (63.418%)  route 0.151ns (36.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 50.822 - 50.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 50.554 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.554    50.554    ifetch/single_cycle_cpu_clk
    SLICE_X51Y79         FDRE                                         r  ifetch/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.146    50.700 r  ifetch/PC_reg[25]/Q
                         net (fo=1, routed)           0.151    50.850    ifetch/PC_reg_n_0_[25]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.965 r  ifetch/branch_base_addr_carry__5/O[0]
                         net (fo=4, routed)           0.000    50.965    ifetch/links_reg[31]_0[24]
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.822    50.822    ifetch/single_cycle_cpu_clk
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.817    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.109    50.926    ifetch/links_reg[25]
  -------------------------------------------------------------------
                         required time                        -50.926    
                         arrival time                          50.965    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.413ns  (logic 0.261ns (63.164%)  route 0.152ns (36.837%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 50.820 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y78         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.152    50.851    ifetch/PC_reg_n_0_[17]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.966 r  ifetch/branch_base_addr_carry__3/O[0]
                         net (fo=4, routed)           0.000    50.966    ifetch/links_reg[31]_0[16]
    SLICE_X53Y78         FDRE                                         r  ifetch/links_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.820    50.820    ifetch/single_cycle_cpu_clk
    SLICE_X53Y78         FDRE                                         r  ifetch/links_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.815    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.109    50.924    ifetch/links_reg[17]
  -------------------------------------------------------------------
                         required time                        -50.924    
                         arrival time                          50.966    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.428ns  (logic 0.277ns (64.688%)  route 0.151ns (35.313%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 50.822 - 50.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 50.555 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.555    50.555    ifetch/single_cycle_cpu_clk
    SLICE_X50Y80         FDRE                                         r  ifetch/PC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.167    50.722 r  ifetch/PC_reg[26]/Q
                         net (fo=1, routed)           0.151    50.873    ifetch/PC_reg_n_0_[26]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    50.983 r  ifetch/branch_base_addr_carry__5/O[1]
                         net (fo=4, routed)           0.000    50.983    ifetch/links_reg[31]_0[25]
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.822    50.822    ifetch/single_cycle_cpu_clk
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.817    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.109    50.926    ifetch/links_reg[26]
  -------------------------------------------------------------------
                         required time                        -50.926    
                         arrival time                          50.983    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.448ns  (logic 0.297ns (66.360%)  route 0.151ns (33.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 50.821 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y78         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.151    50.849    ifetch/PC_reg_n_0_[21]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    51.000 r  ifetch/branch_base_addr_carry__4/O[1]
                         net (fo=4, routed)           0.000    51.000    ifetch/links_reg[31]_0[21]
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.821    50.821    ifetch/single_cycle_cpu_clk
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.816    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.109    50.925    ifetch/links_reg[22]
  -------------------------------------------------------------------
                         required time                        -50.925    
                         arrival time                          51.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.449ns  (logic 0.297ns (66.116%)  route 0.152ns (33.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 50.820 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y78         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.152    50.851    ifetch/PC_reg_n_0_[17]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    51.002 r  ifetch/branch_base_addr_carry__3/O[1]
                         net (fo=4, routed)           0.000    51.002    ifetch/links_reg[31]_0[17]
    SLICE_X53Y78         FDRE                                         r  ifetch/links_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.820    50.820    ifetch/single_cycle_cpu_clk
    SLICE_X53Y78         FDRE                                         r  ifetch/links_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.815    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.109    50.924    ifetch/links_reg[18]
  -------------------------------------------------------------------
                         required time                        -50.924    
                         arrival time                          51.002    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.458ns  (logic 0.254ns (55.486%)  route 0.204ns (44.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 50.821 - 50.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 50.554 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.554    50.554    ifetch/single_cycle_cpu_clk
    SLICE_X51Y79         FDRE                                         r  ifetch/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.146    50.700 r  ifetch/PC_reg[24]/Q
                         net (fo=1, routed)           0.204    50.903    ifetch/PC_reg_n_0_[24]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    51.011 r  ifetch/branch_base_addr_carry__4/O[3]
                         net (fo=4, routed)           0.000    51.011    ifetch/links_reg[31]_0[23]
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.821    50.821    ifetch/single_cycle_cpu_clk
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.816    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.109    50.925    ifetch/links_reg[24]
  -------------------------------------------------------------------
                         required time                        -50.925    
                         arrival time                          51.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.458ns  (logic 0.257ns (56.141%)  route 0.201ns (43.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 50.822 - 50.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 50.555 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.555    50.555    ifetch/single_cycle_cpu_clk
    SLICE_X51Y80         FDRE                                         r  ifetch/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.146    50.701 r  ifetch/PC_reg[27]/Q
                         net (fo=1, routed)           0.201    50.901    ifetch/PC_reg_n_0_[27]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    51.012 r  ifetch/branch_base_addr_carry__5/O[2]
                         net (fo=4, routed)           0.000    51.012    ifetch/links_reg[31]_0[26]
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.822    50.822    ifetch/single_cycle_cpu_clk
    SLICE_X53Y80         FDRE                                         r  ifetch/links_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.817    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.109    50.926    ifetch/links_reg[27]
  -------------------------------------------------------------------
                         required time                        -50.926    
                         arrival time                          51.012    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.458ns  (logic 0.254ns (55.486%)  route 0.204ns (44.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 50.819 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y77         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.204    50.902    ifetch/PC_reg_n_0_[16]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    51.010 r  ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=4, routed)           0.000    51.010    ifetch/links_reg[31]_0[15]
    SLICE_X53Y77         FDRE                                         r  ifetch/links_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.819    50.819    ifetch/single_cycle_cpu_clk
    SLICE_X53Y77         FDRE                                         r  ifetch/links_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.814    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.109    50.923    ifetch/links_reg[16]
  -------------------------------------------------------------------
                         required time                        -50.923    
                         arrival time                          51.010    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.488ns  (logic 0.337ns (69.120%)  route 0.151ns (30.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 50.821 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X51Y78         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.151    50.849    ifetch/PC_reg_n_0_[21]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    51.040 r  ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=4, routed)           0.000    51.040    ifetch/links_reg[31]_0[22]
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.821    50.821    ifetch/single_cycle_cpu_clk
    SLICE_X53Y79         FDRE                                         r  ifetch/links_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.005    50.816    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.109    50.925    ifetch/links_reg[23]
  -------------------------------------------------------------------
                         required time                        -50.925    
                         arrival time                          51.040    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         single_cycle_cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y67     decoder/register_reg[7][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y80     decoder/register_reg[7][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y87     decoder/register_reg[7][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83     decoder/register_reg[7][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y84     decoder/register_reg[7][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y84     decoder/register_reg[7][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y84     decoder/register_reg[7][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y84     decoder/register_reg[7][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y83     decoder/register_reg[7][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y71     decoder/register_reg[7][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y74     switch/switch_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y74     switch/switch_data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X73Y74     switch/switch_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X73Y70     switch/switch_data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X73Y70     switch/switch_data_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y70     switch/switch_data_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y70     switch/switch_data_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X73Y74     switch/switch_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X69Y73     switch/switch_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X69Y73     switch/switch_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.250ns (21.190%)  route 4.649ns (78.810%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.881     7.525    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.169   101.318    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.250ns (21.190%)  route 4.649ns (78.810%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.881     7.525    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.169   101.318    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.850ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.250ns (21.524%)  route 4.557ns (78.476%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.789     7.433    uart/inst/upg_inst/s_axi_wdata
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X63Y83         FDRE (Setup_fdre_C_CE)      -0.205   101.283    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.283    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 93.850    

Slack (MET) :             93.902ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.250ns (21.581%)  route 4.542ns (78.419%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.774     7.417    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y84         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.502   101.502    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y84         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.097   101.599    
                         clock uncertainty           -0.111   101.489    
    SLICE_X62Y84         FDRE (Setup_fdre_C_CE)      -0.169   101.320    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.320    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 93.902    

Slack (MET) :             94.056ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.250ns (22.310%)  route 4.353ns (77.690%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.585     7.228    uart/inst/upg_inst/s_axi_wdata
    SLICE_X63Y84         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.502   101.502    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y84         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.097   101.599    
                         clock uncertainty           -0.111   101.489    
    SLICE_X63Y84         FDRE (Setup_fdre_C_CE)      -0.205   101.284    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.284    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 94.056    

Slack (MET) :             94.075ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.250ns (22.249%)  route 4.368ns (77.751%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.600     7.244    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X62Y83         FDRE (Setup_fdre_C_CE)      -0.169   101.319    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                 94.075    

Slack (MET) :             94.075ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.250ns (22.249%)  route 4.368ns (77.751%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.879     6.519    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.643 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.600     7.244    uart/inst/upg_inst/s_axi_wdata
    SLICE_X62Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y83         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X62Y83         FDRE (Setup_fdre_C_CE)      -0.169   101.319    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                 94.075    

Slack (MET) :             94.647ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.250ns (24.636%)  route 3.824ns (75.364%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.188     5.828    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.124     5.952 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.747     6.699    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.503   101.503    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.122   101.625    
                         clock uncertainty           -0.111   101.515    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.169   101.346    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.346    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 94.647    

Slack (MET) :             94.647ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.250ns (24.636%)  route 3.824ns (75.364%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.188     5.828    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.124     5.952 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.747     6.699    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.503   101.503    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.122   101.625    
                         clock uncertainty           -0.111   101.515    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.169   101.346    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.346    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 94.647    

Slack (MET) :             94.647ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.250ns (24.636%)  route 3.824ns (75.364%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.625     1.625    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.001     3.145    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X63Y84         LUT2 (Prop_lut2_I0_O)        0.152     3.297 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.803     4.100    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.332     4.432 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.085     5.516    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.640 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.188     5.828    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.124     5.952 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.747     6.699    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.503   101.503    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y85         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.122   101.625    
                         clock uncertainty           -0.111   101.515    
    SLICE_X62Y85         FDCE (Setup_fdce_C_CE)      -0.169   101.346    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.346    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 94.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135     0.832    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.825     0.825    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.754    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.032 r  clk_1k1/clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.032    clk_1k1/clk_reg[4]_i_1_n_7
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[4]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.043 r  clk_1k1/clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.043    clk_1k1/clk_reg[4]_i_1_n_5
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[6]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.068 r  clk_1k1/clk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.068    clk_1k1/clk_reg[4]_i_1_n_6
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[5]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.068 r  clk_1k1/clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.068    clk_1k1/clk_reg[4]_i_1_n_4
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y100        FDRE                                         r  clk_1k1/clk_reg[7]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.017 r  clk_1k1/clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    clk_1k1/clk_reg[4]_i_1_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.071 r  clk_1k1/clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.071    clk_1k1/clk_reg[8]_i_1_n_7
    SLICE_X37Y101        FDRE                                         r  clk_1k1/clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y101        FDRE                                         r  clk_1k1/clk_reg[8]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.123     0.820    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.825     0.825    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.686    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.569     0.569    clk_1k1/uart_clk
    SLICE_X37Y99         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    clk_1k1/clk_reg_n_0_[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.978 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.017 r  clk_1k1/clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    clk_1k1/clk_reg[4]_i_1_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.082 r  clk_1k1/clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.082    clk_1k1/clk_reg[8]_i_1_n_5
    SLICE_X37Y101        FDRE                                         r  clk_1k1/clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.838     0.838    clk_1k1/uart_clk
    SLICE_X37Y101        FDRE                                         r  clk_1k1/clk_reg[10]/C
                         clock pessimism              0.000     0.838    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     0.943    clk_1k1/clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.134     0.831    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.825     0.825    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.688    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.134     0.831    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.825     0.825    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.680    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    cpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y99     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y101    clk_1k1/clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y101    clk_1k1/clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y102    clk_1k1/clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y102    clk_1k1/clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y102    clk_1k1/clk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y102    clk_1k1/clk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y103    clk_1k1/clk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y81     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y81     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y81     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y81     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y82     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       42.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.075ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.580ns (6.829%)  route 7.913ns (93.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 53.088 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.868     6.948    prgrom/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.072 r  prgrom/ram_i_10/O
                         net (fo=15, routed)          3.044    10.116    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.087    53.088    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.987    
                         clock uncertainty           -0.231    52.757    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    52.191    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.191    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 42.075    

Slack (MET) :             42.444ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 0.580ns (7.187%)  route 7.490ns (92.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 53.034 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          3.617     5.696    prgrom/upg_done_o
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.124     5.820 r  prgrom/ram_i_9/O
                         net (fo=15, routed)          3.873     9.693    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.033    53.034    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.934    
                         clock uncertainty           -0.231    52.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    52.137    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.137    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 42.444    

Slack (MET) :             42.472ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 0.580ns (7.113%)  route 7.575ns (92.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 53.147 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.868     6.948    prgrom/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.072 r  prgrom/ram_i_10/O
                         net (fo=15, routed)          2.706     9.778    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.146    53.147    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.046    
                         clock uncertainty           -0.231    52.816    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    52.250    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.250    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                 42.472    

Slack (MET) :             42.611ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.580ns (7.339%)  route 7.323ns (92.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 53.034 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.366     6.445    prgrom/upg_done_o
    SLICE_X65Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  prgrom/ram_i_14/O
                         net (fo=15, routed)          2.957     9.527    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.033    53.034    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.934    
                         clock uncertainty           -0.231    52.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    52.137    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.137    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 42.611    

Slack (MET) :             42.836ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.580ns (7.502%)  route 7.152ns (92.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 53.088 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          3.617     5.696    prgrom/upg_done_o
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.124     5.820 r  prgrom/ram_i_9/O
                         net (fo=15, routed)          3.535     9.355    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.087    53.088    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.987    
                         clock uncertainty           -0.231    52.757    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    52.191    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.191    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 42.836    

Slack (MET) :             42.839ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 0.580ns (7.557%)  route 7.095ns (92.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 53.034 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.174     6.254    prgrom/upg_done_o
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.378 r  prgrom/ram_i_13/O
                         net (fo=15, routed)          2.921     9.298    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.033    53.034    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.934    
                         clock uncertainty           -0.231    52.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    52.137    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.137    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 42.839    

Slack (MET) :             42.849ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 0.580ns (7.567%)  route 7.085ns (92.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 53.034 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.258     6.337    prgrom/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.461 r  prgrom/ram_i_7/O
                         net (fo=15, routed)          2.827     9.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.033    53.034    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.934    
                         clock uncertainty           -0.231    52.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    52.137    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.137    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                 42.849    

Slack (MET) :             42.933ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.580ns (7.597%)  route 7.055ns (92.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 53.088 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          3.893     5.973    prgrom/upg_done_o
    SLICE_X64Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.097 r  prgrom/ram_i_5/O
                         net (fo=15, routed)          3.161     9.258    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.087    53.088    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.987    
                         clock uncertainty           -0.231    52.757    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    52.191    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.191    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 42.933    

Slack (MET) :             42.959ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 0.580ns (7.370%)  route 7.290ns (92.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 53.349 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.868     6.948    prgrom/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.072 r  prgrom/ram_i_10/O
                         net (fo=15, routed)          2.421     9.493    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y17         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.348    53.349    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.249    
                         clock uncertainty           -0.231    53.018    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    52.452    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 42.959    

Slack (MET) :             42.962ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.580ns (7.337%)  route 7.325ns (92.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 53.388 - 50.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          4.868     6.948    prgrom/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.072 r  prgrom/ram_i_10/O
                         net (fo=15, routed)          2.457     9.529    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y20         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.901    51.901    mem/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.100    52.001 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.387    53.388    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.288    
                         clock uncertainty           -0.231    53.057    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    52.491    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.491    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                 42.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.186ns (8.313%)  route 2.052ns (91.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.373     2.074    ifetch/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          0.678     2.797    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.381     1.549    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.605    
                         clock uncertainty            0.231     1.836    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.264     2.100    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.186ns (6.644%)  route 2.614ns (93.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.373     2.074    ifetch/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          1.240     3.359    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.835     2.003    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.059    
                         clock uncertainty            0.231     2.289    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.264     2.553    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.186ns (6.574%)  route 2.643ns (93.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.406     2.107    ifetch/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/instmem_i_7/O
                         net (fo=15, routed)          1.237     3.389    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.861     2.029    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.085    
                         clock uncertainty            0.231     2.315    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.264     2.579    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.186ns (6.765%)  route 2.564ns (93.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.373     2.074    ifetch/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          1.190     3.309    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.775     1.943    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.999    
                         clock uncertainty            0.231     2.229    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.264     2.493    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.186ns (7.858%)  route 2.181ns (92.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.408     2.109    ifetch/upg_done_o
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.154 r  ifetch/instmem_i_3/O
                         net (fo=8, routed)           0.773     2.927    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.381     1.549    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.605    
                         clock uncertainty            0.231     1.836    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.264     2.100    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.186ns (6.804%)  route 2.548ns (93.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.406     2.107    ifetch/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/instmem_i_7/O
                         net (fo=15, routed)          1.142     3.293    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.737     1.906    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.961    
                         clock uncertainty            0.231     2.192    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.264     2.456    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.186ns (7.078%)  route 2.442ns (92.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.406     2.107    ifetch/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  ifetch/instmem_i_7/O
                         net (fo=15, routed)          1.036     3.187    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.620     1.788    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.844    
                         clock uncertainty            0.231     2.074    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.264     2.338    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.186ns (7.771%)  route 2.207ns (92.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.514     2.215    ifetch/upg_done_o
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.045     2.260 r  ifetch/instmem_i_9/O
                         net (fo=15, routed)          0.693     2.953    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.381     1.549    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.605    
                         clock uncertainty            0.231     1.836    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.264     2.100    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.186ns (6.533%)  route 2.661ns (93.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.514     2.215    ifetch/upg_done_o
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.045     2.260 r  ifetch/instmem_i_9/O
                         net (fo=15, routed)          1.147     3.407    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.835     2.003    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.059    
                         clock uncertainty            0.231     2.289    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.264     2.553    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.186ns (6.280%)  route 2.776ns (93.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=195, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y85         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.373     2.074    ifetch/upg_done_o
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          1.402     3.521    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.113     1.113    prgrom/single_cycle_cpu_clk
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.055     1.168 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.937     2.105    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.160    
                         clock uncertainty            0.231     2.391    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.264     2.655    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.866    





