--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml sequenceTestSchema.twx sequenceTestSchema.ncd -o
sequenceTestSchema.twr sequenceTestSchema.pcf

Design file:              sequenceTestSchema.ncd
Physical constraint file: sequenceTestSchema.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6416 paths analyzed, 905 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.042ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_14 (SLICE_X13Y80.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.042ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.XQ      Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X14Y74.F4      net (fanout=8)        1.307   XLXI_1/clock_counter<8>
    SLICE_X14Y74.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.F1      net (fanout=1)        0.356   XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      9.042ns (5.268ns logic, 3.774ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_7 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.765ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_7 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.YQ      Tcko                  0.511   XLXI_1/clock_counter<6>
                                                       XLXI_1/clock_counter_7
    SLICE_X15Y78.G2      net (fanout=9)        2.010   XLXI_1/clock_counter<7>
    SLICE_X15Y78.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.F2      net (fanout=1)        0.348   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.F3      net (fanout=1)        0.510   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.G2      net (fanout=1)        0.346   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.765ns (4.557ns logic, 4.208ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_1 (FF)
  Destination:          XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.699ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_1 to XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y73.YQ      Tcko                  0.511   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    SLICE_X14Y76.G3      net (fanout=5)        1.303   XLXI_1/clock_counter<1>
    SLICE_X14Y76.Y       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125_SW0
    SLICE_X14Y76.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq0004125_SW0/O
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (5.265ns logic, 3.434ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_15 (SLICE_X13Y80.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.042ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.XQ      Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X14Y74.F4      net (fanout=8)        1.307   XLXI_1/clock_counter<8>
    SLICE_X14Y74.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.F1      net (fanout=1)        0.356   XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      9.042ns (5.268ns logic, 3.774ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_7 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.765ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_7 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.YQ      Tcko                  0.511   XLXI_1/clock_counter<6>
                                                       XLXI_1/clock_counter_7
    SLICE_X15Y78.G2      net (fanout=9)        2.010   XLXI_1/clock_counter<7>
    SLICE_X15Y78.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.F2      net (fanout=1)        0.348   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.F3      net (fanout=1)        0.510   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.G2      net (fanout=1)        0.346   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.765ns (4.557ns logic, 4.208ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_1 (FF)
  Destination:          XLXI_1/clock_counter_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.699ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_1 to XLXI_1/clock_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y73.YQ      Tcko                  0.511   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    SLICE_X14Y76.G3      net (fanout=5)        1.303   XLXI_1/clock_counter<1>
    SLICE_X14Y76.Y       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125_SW0
    SLICE_X14Y76.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq0004125_SW0/O
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        0.974   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (5.265ns logic, 3.434ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_10 (SLICE_X13Y78.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.029ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.XQ      Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X14Y74.F4      net (fanout=8)        1.307   XLXI_1/clock_counter<8>
    SLICE_X14Y74.X       Tilo                  0.660   XLXI_1/present_state_cmp_eq0004124
                                                       XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.F1      net (fanout=1)        0.356   XLXI_1/present_state_cmp_eq0004124
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y78.SR      net (fanout=8)        0.961   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y78.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      9.029ns (5.268ns logic, 3.761ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_7 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.752ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_7 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.YQ      Tcko                  0.511   XLXI_1/clock_counter<6>
                                                       XLXI_1/clock_counter_7
    SLICE_X15Y78.G2      net (fanout=9)        2.010   XLXI_1/clock_counter<7>
    SLICE_X15Y78.Y       Tilo                  0.612   N67
                                                       XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.F2      net (fanout=1)        0.348   XLXI_1/present_state_FSM_FFd4-In52
    SLICE_X12Y79.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In73
                                                       XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.F3      net (fanout=1)        0.510   XLXI_1/present_state_FSM_FFd4-In73
    SLICE_X14Y75.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4-In108
                                                       XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.G2      net (fanout=1)        0.346   XLXI_1/present_state_FSM_FFd4-In108
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y78.SR      net (fanout=8)        0.961   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y78.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      8.752ns (4.557ns logic, 4.195ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_1 (FF)
  Destination:          XLXI_1/clock_counter_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.686ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_1 to XLXI_1/clock_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y73.YQ      Tcko                  0.511   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    SLICE_X14Y76.G3      net (fanout=5)        1.303   XLXI_1/clock_counter<1>
    SLICE_X14Y76.Y       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125_SW0
    SLICE_X14Y76.F4      net (fanout=1)        0.020   XLXI_1/present_state_cmp_eq0004125_SW0/O
    SLICE_X14Y76.X       Tilo                  0.660   XLXI_1/N5
                                                       XLXI_1/present_state_cmp_eq0004125
    SLICE_X14Y72.G1      net (fanout=4)        0.990   XLXI_1/N5
    SLICE_X14Y72.Y       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In144
    SLICE_X14Y72.F4      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In144/O
    SLICE_X14Y72.X       Tilo                  0.660   N61
                                                       XLXI_1/present_state_FSM_FFd4-In173_SW0
    SLICE_X14Y73.G1      net (fanout=1)        0.107   N61
    SLICE_X14Y73.Y       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X14Y73.F3      net (fanout=1)        0.020   XLXI_1/present_state_FSM_FFd4-In
    SLICE_X14Y73.X       Tilo                  0.660   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y78.SR      net (fanout=8)        0.961   XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y78.CLK     Tsrck                 0.794   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      8.686ns (5.265ns logic, 3.421ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/tempData_17 (SLICE_X23Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/tempDataBuffor_17 (FF)
  Destination:          XLXI_8/tempData_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.020 - 0.014)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/tempDataBuffor_17 to XLXI_8/tempData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y24.XQ      Tcko                  0.411   XLXI_8/tempDataBuffor<17>
                                                       XLXI_8/tempDataBuffor_17
    SLICE_X23Y22.BX      net (fanout=2)        0.354   XLXI_8/tempDataBuffor<17>
    SLICE_X23Y22.CLK     Tckdi       (-Th)    -0.080   XLXI_8/tempData<17>
                                                       XLXI_8/tempData_17
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.491ns logic, 0.354ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/tempData_3 (SLICE_X21Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/tempDataBuffor_3 (FF)
  Destination:          XLXI_8/tempData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.014 - 0.009)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/tempDataBuffor_3 to XLXI_8/tempData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.412   XLXI_8/tempDataBuffor<3>
                                                       XLXI_8/tempDataBuffor_3
    SLICE_X21Y19.BX      net (fanout=2)        0.363   XLXI_8/tempDataBuffor<3>
    SLICE_X21Y19.CLK     Tckdi       (-Th)    -0.080   XLXI_8/tempData<3>
                                                       XLXI_8/tempData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.492ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/tempData_21 (SLICE_X23Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/tempDataBuffor_21 (FF)
  Destination:          XLXI_8/tempData_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/tempDataBuffor_21 to XLXI_8/tempData_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.XQ      Tcko                  0.412   XLXI_8/tempDataBuffor<21>
                                                       XLXI_8/tempDataBuffor_21
    SLICE_X23Y19.BX      net (fanout=2)        0.363   XLXI_8/tempDataBuffor<21>
    SLICE_X23Y19.CLK     Tckdi       (-Th)    -0.080   XLXI_8/tempData<21>
                                                       XLXI_8/tempData_21
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.492ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/present_state_FSM_FFd1/CLK
  Logical resource: XLXI_1/present_state_FSM_FFd1/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_1/present_state_FSM_FFd1/CLK
  Logical resource: XLXI_1/present_state_FSM_FFd1/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_8/read_counter<3>/CLK
  Logical resource: XLXI_8/read_counter_3/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.042|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6416 paths, 0 nets, and 1747 connections

Design statistics:
   Minimum period:   9.042ns{1}   (Maximum frequency: 110.595MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 17 10:36:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



