<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='829' type='bool llvm::ARMTargetLowering::splitValueIntoRegisterParts(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue Val, llvm::SDValue * Parts, unsigned int NumParts, llvm::MVT PartVT, Optional&lt;CallingConv::ID&gt; CC) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3652' c='_ZNK4llvm14TargetLowering27splitValueIntoRegisterPartsERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEPS6_jNS_3MVTENS_8OptionalIjEE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4212' ll='4228' type='bool llvm::ARMTargetLowering::splitValueIntoRegisterParts(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue Val, llvm::SDValue * Parts, unsigned int NumParts, llvm::MVT PartVT, Optional&lt;CallingConv::ID&gt; CC) const'/>
