{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "sync_mux": {
      "attributes": {
        "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:1.1-23.10",
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "data_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "resetn": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "write_en": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        }
      },
      "cells": {
        "$procdff$22": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            "Q": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.14-15.22|examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.10-22.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "S": [ 20 ],
            "Y": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$procmux$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.9-11.16|examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.5-22.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "S": [ 19 ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        }
      },
      "netnames": {
        "$0\\data_out[15:0]": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
          }
        },
        "$procmux$17_Y": {
          "hide_name": 1,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:4.7-4.10"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:3.14-3.21"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:7.19-7.27"
          }
        },
        "resetn": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:5.7-5.13"
          }
        },
        "write_en": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "examples/patterns/access_control/locked_register/verilog/sync_mux.v:6.7-6.15"
          }
        }
      }
    }
  }
}
