

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Wed May 25 02:55:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_34_2  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_3  |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    325|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     701|    913|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    250|    -|
|Register         |        -|    -|     919|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1620|   1680|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  164|  236|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  701|  913|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_370_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln34_fu_321_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln46_fu_406_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln47_fu_423_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln48_fu_434_p2                 |         +|   0|  0|  39|          32|          32|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp2_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp2_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_620                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_633                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_841                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_845                   |       and|   0|  0|   2|           1|           1|
    |cmp173_fu_307_p2                   |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_301_p2                      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln23_fu_376_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln34_fu_327_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_fu_412_p2                |      icmp|   0|  0|  17|          31|          31|
    |ap_block_pp2_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_io                |        or|   0|  0|   2|           1|           1|
    |select_ln24_fu_394_p3              |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 325|         319|         198|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  42|          8|    1|          8|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_294_p4  |   9|          2|   31|         62|
    |dx_Addr_A_orig                |  20|          4|   32|        128|
    |dx_Din_A                      |  14|          3|   16|         48|
    |dx_WEN_A                      |   9|          2|    2|          4|
    |gmem_AWADDR                   |  14|          3|   32|         96|
    |gmem_WDATA                    |  14|          3|   16|         48|
    |gmem_blk_n_AW                 |   9|          2|    1|          2|
    |gmem_blk_n_B                  |   9|          2|    1|          2|
    |gmem_blk_n_W                  |   9|          2|    1|          2|
    |i_1_reg_268                   |   9|          2|   31|         62|
    |i_2_reg_290                   |   9|          2|   31|         62|
    |i_reg_279                     |   9|          2|   31|         62|
    |x_Addr_A_orig                 |  20|          4|   32|        128|
    |y_WEN_A                       |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 250|         53|  265|        728|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln46_reg_556         |  31|   0|   31|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |debug_dx_read_reg_458    |  32|   0|   32|          0|
    |debug_x_read_reg_463     |  32|   0|   32|          0|
    |debugip_read_reg_445     |   1|   0|    1|          0|
    |dim_read_reg_453         |  32|   0|   32|          0|
    |dx_load_reg_592          |  16|   0|   16|          0|
    |gmem_addr_1_reg_581      |  32|   0|   32|          0|
    |gmem_addr_reg_570        |  32|   0|   32|          0|
    |i_1_reg_268              |  31|   0|   31|          0|
    |i_2_reg_290              |  31|   0|   31|          0|
    |i_reg_279                |  31|   0|   31|          0|
    |icmp_ln1494_1_reg_503    |   1|   0|    1|          0|
    |icmp_ln23_reg_537        |   1|   0|    1|          0|
    |icmp_ln46_reg_561        |   1|   0|    1|          0|
    |select_ln24_reg_551      |  15|   0|   15|          0|
    |sext_ln46_1_reg_527      |  32|   0|   32|          0|
    |sext_ln46_reg_522        |  32|   0|   32|          0|
    |trunc_ln23_reg_477       |  31|   0|   31|          0|
    |trunc_ln34_reg_472       |  31|   0|   31|          0|
    |trunc_ln46_reg_517       |  31|   0|   31|          0|
    |x_load_2_reg_587         |  16|   0|   16|          0|
    |zext_ln1494_1_reg_491    |  10|   0|   32|         22|
    |zext_ln1494_reg_541      |  10|   0|   32|         22|
    |gmem_addr_1_reg_581      |  64|  32|   32|          0|
    |icmp_ln1494_1_reg_503    |  64|  32|    1|          0|
    |icmp_ln23_reg_537        |  64|  32|    1|          0|
    |icmp_ln46_reg_561        |  64|  32|    1|          0|
    |zext_ln1494_1_reg_491    |  64|  32|   32|         22|
    |zext_ln1494_reg_541      |  64|  32|   32|         22|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 919| 192|  678|         88|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
|x_Addr_A               |  out|   32|        bram|              x|         array|
|x_EN_A                 |  out|    1|        bram|              x|         array|
|x_WEN_A                |  out|    2|        bram|              x|         array|
|x_Din_A                |  out|   16|        bram|              x|         array|
|x_Dout_A               |   in|   16|        bram|              x|         array|
|x_Clk_A                |  out|    1|        bram|              x|         array|
|x_Rst_A                |  out|    1|        bram|              x|         array|
|dx_Addr_A              |  out|   32|        bram|             dx|         array|
|dx_EN_A                |  out|    1|        bram|             dx|         array|
|dx_WEN_A               |  out|    2|        bram|             dx|         array|
|dx_Din_A               |  out|   16|        bram|             dx|         array|
|dx_Dout_A              |   in|   16|        bram|             dx|         array|
|dx_Clk_A               |  out|    1|        bram|             dx|         array|
|dx_Rst_A               |  out|    1|        bram|             dx|         array|
|y_Addr_A               |  out|   32|        bram|              y|         array|
|y_EN_A                 |  out|    1|        bram|              y|         array|
|y_WEN_A                |  out|    2|        bram|              y|         array|
|y_Din_A                |  out|   16|        bram|              y|         array|
|y_Dout_A               |   in|   16|        bram|              y|         array|
|y_Clk_A                |  out|    1|        bram|              y|         array|
|y_Rst_A                |  out|    1|        bram|              y|         array|
|dy_Addr_A              |  out|   32|        bram|             dy|         array|
|dy_EN_A                |  out|    1|        bram|             dy|         array|
|dy_WEN_A               |  out|    2|        bram|             dy|         array|
|dy_Din_A               |  out|   16|        bram|             dy|         array|
|dy_Dout_A              |   in|   16|        bram|             dy|         array|
|dy_Clk_A               |  out|    1|        bram|             dy|         array|
|dy_Rst_A               |  out|    1|        bram|             dy|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 8 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 2, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 24 2 10 
2 --> 9 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 5 
9 --> 24 14 
10 --> 9 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_7, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_5, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip" [relu_combined/main.cpp:5]   --->   Operation 54 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [relu_combined/main.cpp:5]   --->   Operation 55 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [relu_combined/main.cpp:5]   --->   Operation 56 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx" [relu_combined/main.cpp:5]   --->   Operation 57 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x" [relu_combined/main.cpp:5]   --->   Operation 58 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (2.47ns)   --->   "%cmp173 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:5]   --->   Operation 59 'icmp' 'cmp173' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:21]   --->   Operation 60 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %cmp173, void %._crit_edge, void %.lr.ph83" [relu_combined/main.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %dim_read" [relu_combined/main.cpp:34]   --->   Operation 62 'trunc' 'trunc_ln34' <Predicate = (!fwprop_read & cmp173)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln34 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (!fwprop_read & cmp173)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp173, void %._crit_edge, void %.lr.ph77" [relu_combined/main.cpp:23]   --->   Operation 64 'br' 'br_ln23' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 65 'trunc' 'trunc_ln23' <Predicate = (fwprop_read & cmp173)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln23 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:23]   --->   Operation 66 'br' 'br_ln23' <Predicate = (fwprop_read & cmp173)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph83, i31 %add_ln34, void" [relu_combined/main.cpp:34]   --->   Operation 67 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.52ns)   --->   "%add_ln34 = add i31 %i_1, i31 1" [relu_combined/main.cpp:34]   --->   Operation 68 'add' 'add_ln34' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i31 %i_1, i31 %trunc_ln34" [relu_combined/main.cpp:34]   --->   Operation 70 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 71 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split, void %._crit_edge78.loopexit" [relu_combined/main.cpp:34]   --->   Operation 72 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_1"   --->   Operation 73 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i10 %trunc_ln1494_2"   --->   Operation 74 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1494_1"   --->   Operation 75 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 76 'load' 'x_load_1' <Predicate = (!icmp_ln34)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 78 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 78 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [relu_combined/main.cpp:34]   --->   Operation 79 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 80 'load' 'x_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %x_load_1, i16 0"   --->   Operation 81 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln1494_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void" [relu_combined/main.cpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:36]   --->   Operation 83 'getelementptr' 'dy_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 84 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 5 <SV = 5> <Delay = 4.93>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:39]   --->   Operation 85 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 86 [3/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 86 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 87 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 87 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:36]   --->   Operation 88 'getelementptr' 'dx_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln36 = store i16 %dy_load, i10 %dx_addr" [relu_combined/main.cpp:36]   --->   Operation 89 'store' 'store_ln36' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln37 = br void" [relu_combined/main.cpp:37]   --->   Operation 90 'br' 'br_ln37' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>

State 6 <SV = 6> <Delay = 3.25>
ST_6 : Operation 91 [2/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 7 <SV = 7> <Delay = 3.25>
ST_7 : Operation 92 [1/3] (3.25ns)   --->   "%store_ln39 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:39]   --->   Operation 92 'store' 'store_ln39' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.68>
ST_8 : Operation 94 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:36]   --->   Operation 94 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 9 <SV = 2> <Delay = 1.58>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge78"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge78"   --->   Operation 96 'br' 'br_ln0' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %debugip_read, void %._crit_edge, void %.lr.ph" [relu_combined/main.cpp:45]   --->   Operation 97 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %dim_read" [relu_combined/main.cpp:46]   --->   Operation 98 'trunc' 'trunc_ln46' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [relu_combined/main.cpp:46]   --->   Operation 99 'partselect' 'trunc_ln3' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i31 %trunc_ln3" [relu_combined/main.cpp:46]   --->   Operation 100 'sext' 'sext_ln46' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [relu_combined/main.cpp:46]   --->   Operation 101 'partselect' 'trunc_ln46_1' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i31 %trunc_ln46_1" [relu_combined/main.cpp:46]   --->   Operation 102 'sext' 'sext_ln46_1' <Predicate = (debugip_read)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [relu_combined/main.cpp:46]   --->   Operation 103 'br' 'br_ln46' <Predicate = (debugip_read)> <Delay = 1.58>

State 10 <SV = 1> <Delay = 2.52>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph77, i31 %add_ln23, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:23]   --->   Operation 104 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [relu_combined/main.cpp:23]   --->   Operation 105 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i, i31 %trunc_ln23" [relu_combined/main.cpp:23]   --->   Operation 107 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %._crit_edge78.loopexit10" [relu_combined/main.cpp:23]   --->   Operation 109 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i"   --->   Operation 110 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %trunc_ln1494"   --->   Operation 111 'zext' 'zext_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1494"   --->   Operation 112 'getelementptr' 'x_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 113 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 113 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 11 <SV = 2> <Delay = 1.68>
ST_11 : Operation 114 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 114 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 12 <SV = 3> <Delay = 4.86>
ST_12 : Operation 115 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 115 'load' 'x_load' <Predicate = (!icmp_ln23)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %x_load"   --->   Operation 116 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_load, i16 0"   --->   Operation 117 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln23)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.75ns)   --->   "%select_ln24 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:24]   --->   Operation 118 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [relu_combined/main.cpp:23]   --->   Operation 119 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln1494" [relu_combined/main.cpp:25]   --->   Operation 120 'getelementptr' 'y_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i15 %select_ln24" [relu_combined/main.cpp:25]   --->   Operation 121 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln25 = store i16 %zext_ln25, i10 %y_addr" [relu_combined/main.cpp:25]   --->   Operation 122 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.52>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln46, void %.split, i31 0, void %.lr.ph" [relu_combined/main.cpp:47]   --->   Operation 124 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %i_2, i31 1" [relu_combined/main.cpp:46]   --->   Operation 125 'add' 'add_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i31 %i_2, i31 %trunc_ln46" [relu_combined/main.cpp:46]   --->   Operation 127 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 128 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i31 %i_2" [relu_combined/main.cpp:47]   --->   Operation 130 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln47" [relu_combined/main.cpp:47]   --->   Operation 131 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 132 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 132 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 133 [1/1] (2.52ns)   --->   "%add_ln47 = add i32 %zext_ln47, i32 %sext_ln46" [relu_combined/main.cpp:47]   --->   Operation 133 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %add_ln47" [relu_combined/main.cpp:47]   --->   Operation 134 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln47" [relu_combined/main.cpp:48]   --->   Operation 135 'getelementptr' 'dx_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 136 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 136 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 137 [1/1] (2.52ns)   --->   "%add_ln48 = add i32 %zext_ln47, i32 %sext_ln46_1" [relu_combined/main.cpp:48]   --->   Operation 137 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %add_ln48" [relu_combined/main.cpp:48]   --->   Operation 138 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 1.68>
ST_15 : Operation 139 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 139 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_15 : Operation 140 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 140 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 16 <SV = 5> <Delay = 7.30>
ST_16 : Operation 141 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2" [relu_combined/main.cpp:47]   --->   Operation 141 'load' 'x_load_2' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_16 : Operation 142 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem_addr, i32 1" [relu_combined/main.cpp:47]   --->   Operation 142 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 143 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr_2" [relu_combined/main.cpp:48]   --->   Operation 143 'load' 'dx_load' <Predicate = (!icmp_ln46)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 17 <SV = 6> <Delay = 7.30>
ST_17 : Operation 144 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem_addr, i16 %x_load_2, i2 3" [relu_combined/main.cpp:47]   --->   Operation 144 'write' 'write_ln47' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem_addr_1, i32 1" [relu_combined/main.cpp:48]   --->   Operation 145 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 7> <Delay = 7.30>
ST_18 : Operation 146 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 146 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 147 [1/1] (7.30ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem_addr_1, i16 %dx_load, i2 3" [relu_combined/main.cpp:48]   --->   Operation 147 'write' 'write_ln48' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 8> <Delay = 7.30>
ST_19 : Operation 148 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 148 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 149 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 149 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 9> <Delay = 7.30>
ST_20 : Operation 150 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 150 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 151 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 151 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 10> <Delay = 7.30>
ST_21 : Operation 152 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 152 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 153 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 153 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 11> <Delay = 7.30>
ST_22 : Operation 154 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr" [relu_combined/main.cpp:47]   --->   Operation 154 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 155 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 155 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 12> <Delay = 7.30>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [relu_combined/main.cpp:46]   --->   Operation 156 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 157 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem_addr_1" [relu_combined/main.cpp:48]   --->   Operation 157 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 159 'br' 'br_ln0' <Predicate = (cmp173 & debugip_read)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [relu_combined/main.cpp:53]   --->   Operation 160 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ debug_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debugip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
debugip_read      (read             ) [ 0011111111111111111111111]
fwprop_read       (read             ) [ 0111111111111100000000000]
dim_read          (read             ) [ 0011111111111100000000000]
debug_dx_read     (read             ) [ 0011111111111100000000000]
debug_x_read      (read             ) [ 0011111111111100000000000]
cmp173            (icmp             ) [ 0111111111111111111111111]
br_ln21           (br               ) [ 0000000000000000000000000]
br_ln34           (br               ) [ 0000000000000000000000000]
trunc_ln34        (trunc            ) [ 0011111110000000000000000]
br_ln34           (br               ) [ 0111111110000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000]
trunc_ln23        (trunc            ) [ 0000000000111100000000000]
br_ln23           (br               ) [ 0100000000111100000000000]
i_1               (phi              ) [ 0011111110000000000000000]
add_ln34          (add              ) [ 0111111110000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
icmp_ln34         (icmp             ) [ 0011111110000000000000000]
empty_21          (speclooptripcount) [ 0000000000000000000000000]
br_ln34           (br               ) [ 0000000000000000000000000]
trunc_ln1494_2    (trunc            ) [ 0000000000000000000000000]
zext_ln1494_1     (zext             ) [ 0011110010000000000000000]
x_addr_1          (getelementptr    ) [ 0011100000000000000000000]
br_ln0            (br               ) [ 0111111110000000000000000]
specloopname_ln34 (specloopname     ) [ 0000000000000000000000000]
x_load_1          (load             ) [ 0000000000000000000000000]
icmp_ln1494_1     (icmp             ) [ 0011111110000000000000000]
br_ln35           (br               ) [ 0000000000000000000000000]
dy_addr           (getelementptr    ) [ 0010010010000000000000000]
dx_addr_1         (getelementptr    ) [ 0010001100000000000000000]
dy_load           (load             ) [ 0000000000000000000000000]
dx_addr           (getelementptr    ) [ 0000000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000000]
br_ln37           (br               ) [ 0000000000000000000000000]
store_ln39        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
br_ln45           (br               ) [ 0000000000000000000000000]
trunc_ln46        (trunc            ) [ 0000000000000011111111110]
trunc_ln3         (partselect       ) [ 0000000000000000000000000]
sext_ln46         (sext             ) [ 0000000000000011111111110]
trunc_ln46_1      (partselect       ) [ 0000000000000000000000000]
sext_ln46_1       (sext             ) [ 0000000000000011111111110]
br_ln46           (br               ) [ 0000000001000011111111110]
i                 (phi              ) [ 0000000000100000000000000]
add_ln23          (add              ) [ 0100000000111100000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
icmp_ln23         (icmp             ) [ 0000000000111100000000000]
empty             (speclooptripcount) [ 0000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000]
trunc_ln1494      (trunc            ) [ 0000000000000000000000000]
zext_ln1494       (zext             ) [ 0000000000111100000000000]
x_addr            (getelementptr    ) [ 0000000000111000000000000]
x_load            (load             ) [ 0000000000000000000000000]
trunc_ln1494_1    (trunc            ) [ 0000000000000000000000000]
icmp_ln1494       (icmp             ) [ 0000000000000000000000000]
select_ln24       (select           ) [ 0000000000100100000000000]
specloopname_ln23 (specloopname     ) [ 0000000000000000000000000]
y_addr            (getelementptr    ) [ 0000000000000000000000000]
zext_ln25         (zext             ) [ 0000000000000000000000000]
store_ln25        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0100000000111100000000000]
i_2               (phi              ) [ 0000000000000010000000000]
add_ln46          (add              ) [ 0000000001000011111111110]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000]
icmp_ln46         (icmp             ) [ 0000000000000011111111110]
empty_22          (speclooptripcount) [ 0000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000000000]
zext_ln47         (zext             ) [ 0000000000000000000000000]
x_addr_2          (getelementptr    ) [ 0000000000000011100000000]
add_ln47          (add              ) [ 0000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0000000000000011111111100]
dx_addr_2         (getelementptr    ) [ 0000000000000011100000000]
add_ln48          (add              ) [ 0000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0000000000000011111111110]
x_load_2          (load             ) [ 0000000000000001010000000]
gmem_addr_req     (writereq         ) [ 0000000000000000000000000]
dx_load           (load             ) [ 0000000000000011011000000]
write_ln47        (write            ) [ 0000000000000000000000000]
gmem_addr_1_req   (writereq         ) [ 0000000000000000000000000]
write_ln48        (write            ) [ 0000000000000000000000000]
gmem_addr_resp    (writeresp        ) [ 0000000000000000000000000]
specloopname_ln46 (specloopname     ) [ 0000000000000000000000000]
gmem_addr_1_resp  (writeresp        ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000001000011111111110]
br_ln0            (br               ) [ 0000000000000000000000000]
ret_ln53          (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="debug_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="debug_dx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dim">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fwprop">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="debugip">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debugip"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="debugip_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debugip_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="fwprop_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dim_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="debug_dx_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_dx_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="debug_x_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_x_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_writeresp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="2"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/16 gmem_addr_resp/18 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln47_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="3"/>
<pin id="160" dir="0" index="2" bw="16" slack="1"/>
<pin id="161" dir="0" index="3" bw="1" slack="0"/>
<pin id="162" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/17 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_writeresp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="3"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/17 gmem_addr_1_resp/19 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln48_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="4"/>
<pin id="176" dir="0" index="2" bw="16" slack="2"/>
<pin id="177" dir="0" index="3" bw="1" slack="0"/>
<pin id="178" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/18 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/2 x_load/10 x_load_2/14 "/>
</bind>
</comp>

<comp id="195" class="1004" name="dy_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="2"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="dx_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="4"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_1/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln39/5 store_ln36/5 dx_load/14 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dx_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="4"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="x_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="y_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="3"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln25_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="31" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="dx_addr_2_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="31" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_2/14 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="1"/>
<pin id="270" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="31" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="31" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="1"/>
<pin id="292" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_2_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 icmp_ln1494/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="cmp173_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp173/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln34_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln23_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln34_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln34_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="0" index="1" bw="31" slack="1"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln1494_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln1494_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln46_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln46_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln46_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="2"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln46_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln23_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/10 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln23_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="0" index="1" bw="31" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln1494_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln1494_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln1494_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_1/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln24_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="15" slack="0"/>
<pin id="397" dir="0" index="2" bw="15" slack="0"/>
<pin id="398" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln25_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/13 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln46_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln46_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="0" index="1" bw="31" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln47_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/14 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln47_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="0"/>
<pin id="425" dir="0" index="1" bw="31" slack="1"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="gmem_addr_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln48_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="31" slack="1"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="gmem_addr_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/14 "/>
</bind>
</comp>

<comp id="445" class="1005" name="debugip_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="debugip_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="fwprop_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="dim_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="debug_dx_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="debug_dx_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="debug_x_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="debug_x_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="cmp173_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp173 "/>
</bind>
</comp>

<comp id="472" class="1005" name="trunc_ln34_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="1"/>
<pin id="474" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="477" class="1005" name="trunc_ln23_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="1"/>
<pin id="479" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="482" class="1005" name="add_ln34_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_ln34_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="491" class="1005" name="zext_ln1494_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1494_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="x_addr_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln1494_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="dy_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="1"/>
<pin id="509" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="dx_addr_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln46_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="31" slack="1"/>
<pin id="519" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sext_ln46_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="527" class="1005" name="sext_ln46_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln23_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="31" slack="0"/>
<pin id="534" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln23_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="541" class="1005" name="zext_ln1494_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="3"/>
<pin id="543" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="546" class="1005" name="x_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln24_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="15" slack="1"/>
<pin id="553" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln46_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln46_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="565" class="1005" name="x_addr_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="1"/>
<pin id="567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="gmem_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="2"/>
<pin id="572" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="dx_addr_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dx_addr_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="gmem_addr_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="3"/>
<pin id="583" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="x_load_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="dx_load_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="2"/>
<pin id="594" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="110" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="112" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="114" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="110" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="116" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="179"><net_src comp="112" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="114" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="181"><net_src comp="116" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="100" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="202" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="189" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="100" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="132" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="132" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="132" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="272" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="272" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="272" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="350"><net_src comp="102" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="104" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="344" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="102" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="104" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="369"><net_src comp="357" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="283" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="283" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="283" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="393"><net_src comp="189" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="301" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="106" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="410"><net_src comp="294" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="294" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="294" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="417" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="0" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="120" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="126" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="132" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="461"><net_src comp="138" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="466"><net_src comp="144" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="471"><net_src comp="307" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="313" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="480"><net_src comp="317" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="485"><net_src comp="321" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="490"><net_src comp="327" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="336" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="501"><net_src comp="182" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="506"><net_src comp="301" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="195" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="515"><net_src comp="208" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="520"><net_src comp="341" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="525"><net_src comp="353" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="530"><net_src comp="366" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="535"><net_src comp="370" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="540"><net_src comp="376" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="385" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="549"><net_src comp="231" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="554"><net_src comp="394" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="559"><net_src comp="406" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="564"><net_src comp="412" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="252" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="573"><net_src comp="428" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="579"><net_src comp="260" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="584"><net_src comp="439" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="590"><net_src comp="189" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="595"><net_src comp="215" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 17 18 19 20 21 22 23 }
	Port: dx | {5 6 7 }
	Port: y | {13 }
 - Input state : 
	Port: relu_combined : x | {2 3 4 10 11 12 14 15 16 }
	Port: relu_combined : dx | {14 15 16 }
	Port: relu_combined : dy | {4 5 8 }
	Port: relu_combined : debug_x | {1 }
	Port: relu_combined : debug_dx | {1 }
	Port: relu_combined : dim | {1 }
	Port: relu_combined : fwprop | {1 }
	Port: relu_combined : debugip | {1 }
  - Chain level:
	State 1
		br_ln34 : 1
		br_ln23 : 1
	State 2
		add_ln34 : 1
		icmp_ln34 : 1
		br_ln34 : 2
		trunc_ln1494_2 : 1
		zext_ln1494_1 : 2
		x_addr_1 : 3
		x_load_1 : 4
	State 3
	State 4
		icmp_ln1494_1 : 1
		br_ln35 : 2
		dy_load : 1
	State 5
		store_ln39 : 1
		store_ln36 : 1
	State 6
	State 7
	State 8
	State 9
		sext_ln46 : 1
		sext_ln46_1 : 1
	State 10
		add_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		trunc_ln1494 : 1
		zext_ln1494 : 2
		x_addr : 3
		x_load : 4
	State 11
	State 12
		trunc_ln1494_1 : 1
		icmp_ln1494 : 1
		select_ln24 : 2
	State 13
		store_ln25 : 1
	State 14
		add_ln46 : 1
		icmp_ln46 : 1
		br_ln46 : 2
		zext_ln47 : 1
		x_addr_2 : 2
		x_load_2 : 3
		add_ln47 : 2
		gmem_addr : 3
		dx_addr_2 : 2
		dx_load : 3
		add_ln48 : 2
		gmem_addr_1 : 3
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln34_fu_321      |    0    |    38   |
|          |      add_ln23_fu_370      |    0    |    38   |
|    add   |      add_ln46_fu_406      |    0    |    38   |
|          |      add_ln47_fu_423      |    0    |    38   |
|          |      add_ln48_fu_434      |    0    |    38   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_301        |    0    |    13   |
|          |       cmp173_fu_307       |    0    |    18   |
|   icmp   |      icmp_ln34_fu_327     |    0    |    17   |
|          |      icmp_ln23_fu_376     |    0    |    17   |
|          |      icmp_ln46_fu_412     |    0    |    17   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln24_fu_394    |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |  debugip_read_read_fu_120 |    0    |    0    |
|          |  fwprop_read_read_fu_126  |    0    |    0    |
|   read   |    dim_read_read_fu_132   |    0    |    0    |
|          | debug_dx_read_read_fu_138 |    0    |    0    |
|          |  debug_x_read_read_fu_144 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_150   |    0    |    0    |
|          |    grp_writeresp_fu_165   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln47_write_fu_157  |    0    |    0    |
|          |  write_ln48_write_fu_173  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln34_fu_313     |    0    |    0    |
|          |     trunc_ln23_fu_317     |    0    |    0    |
|   trunc  |   trunc_ln1494_2_fu_332   |    0    |    0    |
|          |     trunc_ln46_fu_341     |    0    |    0    |
|          |    trunc_ln1494_fu_381    |    0    |    0    |
|          |   trunc_ln1494_1_fu_390   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln1494_1_fu_336   |    0    |    0    |
|   zext   |     zext_ln1494_fu_385    |    0    |    0    |
|          |      zext_ln25_fu_402     |    0    |    0    |
|          |      zext_ln47_fu_417     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln3_fu_344     |    0    |    0    |
|          |    trunc_ln46_1_fu_357    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln46_fu_353     |    0    |    0    |
|          |     sext_ln46_1_fu_366    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   287   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln23_reg_532  |   31   |
|   add_ln34_reg_482  |   31   |
|   add_ln46_reg_556  |   31   |
|    cmp173_reg_468   |    1   |
|debug_dx_read_reg_458|   32   |
| debug_x_read_reg_463|   32   |
| debugip_read_reg_445|    1   |
|   dim_read_reg_453  |   32   |
|  dx_addr_1_reg_512  |   10   |
|  dx_addr_2_reg_576  |   10   |
|   dx_load_reg_592   |   16   |
|   dy_addr_reg_507   |   10   |
| fwprop_read_reg_449 |    1   |
| gmem_addr_1_reg_581 |   16   |
|  gmem_addr_reg_570  |   16   |
|     i_1_reg_268     |   31   |
|     i_2_reg_290     |   31   |
|      i_reg_279      |   31   |
|icmp_ln1494_1_reg_503|    1   |
|  icmp_ln23_reg_537  |    1   |
|  icmp_ln34_reg_487  |    1   |
|  icmp_ln46_reg_561  |    1   |
| select_ln24_reg_551 |   15   |
| sext_ln46_1_reg_527 |   32   |
|  sext_ln46_reg_522  |   32   |
|  trunc_ln23_reg_477 |   31   |
|  trunc_ln34_reg_472 |   31   |
|  trunc_ln46_reg_517 |   31   |
|   x_addr_1_reg_498  |   10   |
|   x_addr_2_reg_565  |   10   |
|    x_addr_reg_546   |   10   |
|   x_load_2_reg_587  |   16   |
|zext_ln1494_1_reg_491|   32   |
| zext_ln1494_reg_541 |   32   |
+---------------------+--------+
|        Total        |   649  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_150 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_165 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_189  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_202  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_215  |  p0  |   5  |  10  |   50   ||    25   |
|   grp_access_fu_215  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   166  || 10.3631 ||    74   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   287  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   74   |
|  Register |    -   |   649  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   649  |   361  |
+-----------+--------+--------+--------+
