// Seed: 3052580078
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    output tri id_6,
    input uwire id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    input wor id_11,
    inout wor id_12,
    output wire id_13,
    output tri id_14,
    input tri id_15,
    output wand id_16
);
  time id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5
);
  assign id_3 = 1;
  assign id_0 = id_1;
  supply1 id_7 = id_1;
  uwire id_8 = id_1;
  wire id_9;
  assign id_0 = id_8;
  xor (id_2, id_8, id_7, id_1, id_9, id_5, id_4);
  module_0(
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_5,
      id_7,
      id_1,
      id_8,
      id_4,
      id_4,
      id_5,
      id_8,
      id_7,
      id_3,
      id_1,
      id_2
  );
endmodule
