INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:36:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : histogramIf
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 c_LSQ_hist/loadQ/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.023ns (23.480%)  route 6.593ns (76.520%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4401, unset)         0.672     0.672    c_LSQ_hist/loadQ/clk
                         FDRE                                         r  c_LSQ_hist/loadQ/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_hist/loadQ/head_reg[3]/Q
                         net (fo=144, unplaced)       0.641     1.522    c_LSQ_hist/loadQ/Q[3]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.675 r  c_LSQ_hist/loadQ/loadCompleted_12_i_2/O
                         net (fo=13, unplaced)        0.390     2.065    c_LSQ_hist/loadQ/loadCompleted_12_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     2.118 f  c_LSQ_hist/loadQ/reg_value_i_8/O
                         net (fo=4, unplaced)         0.364     2.482    c_LSQ_hist/loadQ/reg_value_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.535 f  c_LSQ_hist/loadQ/data_reg[31]_i_21/O
                         net (fo=1, unplaced)         0.340     2.875    c_LSQ_hist/loadQ/data_reg[31]_i_21_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     2.928 r  c_LSQ_hist/loadQ/data_reg[31]_i_15/O
                         net (fo=128, unplaced)       0.446     3.374    c_LSQ_hist/loadQ/data_reg[31]_i_15_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.427 r  c_LSQ_hist/loadQ/data_reg[1]_i_6/O
                         net (fo=1, unplaced)         0.000     3.427    c_LSQ_hist/loadQ/data_reg[1]_i_6_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.140     3.567 r  c_LSQ_hist/loadQ/data_reg_reg[1]_i_2/O
                         net (fo=1, unplaced)         0.339     3.906    c_LSQ_hist/loadQ/data_reg_reg[1]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.150     4.056 r  c_LSQ_hist/loadQ/data_reg[1]_i_1__11/O
                         net (fo=3, unplaced)         0.358     4.414    c_LSQ_hist/loadQ/D[1]
                         LUT2 (Prop_lut2_I1_O)        0.053     4.467 r  c_LSQ_hist/loadQ/dataOutArray[0]0_carry_i_1/O
                         net (fo=1, unplaced)         0.247     4.714    icmp_10/dataOutArray[0]0_carry__0_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     5.073 r  icmp_10/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     5.081    icmp_10/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.141 r  icmp_10/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.141    icmp_10/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.201 r  icmp_10/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.201    icmp_10/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.350 f  icmp_10/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=25, unplaced)        0.404     5.754    c_LSQ_hist/STORE_ADDR_PORT_LSQ_hist/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.160     5.914 f  c_LSQ_hist/STORE_ADDR_PORT_LSQ_hist/full_reg_i_4__2/O
                         net (fo=2, unplaced)         0.351     6.265    fork_3/generateBlocks[3].regblock/reg_value_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.053     6.318 f  fork_3/generateBlocks[3].regblock/reg_value_i_2__5/O
                         net (fo=2, unplaced)         0.351     6.669    fork_3/generateBlocks[1].regblock/reg_value_i_2_3
                         LUT6 (Prop_lut6_I5_O)        0.053     6.722 r  fork_3/generateBlocks[1].regblock/loadCompleted_1_i_5/O
                         net (fo=6, unplaced)         0.372     7.094    fork_12/generateBlocks[0].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.053     7.147 r  fork_12/generateBlocks[0].regblock/loadCompleted_1_i_3/O
                         net (fo=20, unplaced)        0.400     7.547    c_LSQ_hist/loadQ/loadCompleted_4_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.053     7.600 r  c_LSQ_hist/loadQ/head[3]_i_10/O
                         net (fo=5, unplaced)         0.549     8.149    c_LSQ_hist/loadQ/head[3]_i_10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     8.202 r  c_LSQ_hist/loadQ/head[3]_i_3/O
                         net (fo=1, unplaced)         0.664     8.866    c_LSQ_hist/loadQ/head[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     8.919 r  c_LSQ_hist/loadQ/head[3]_i_1/O
                         net (fo=4, unplaced)         0.369     9.288    c_LSQ_hist/loadQ/_T_98230
                         FDRE                                         r  c_LSQ_hist/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4401, unset)         0.638     4.638    c_LSQ_hist/loadQ/clk
                         FDRE                                         r  c_LSQ_hist/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_hist/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                 -4.984    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.684 ; gain = 0.000 ; free physical = 13912 ; free virtual = 20953
