// Seed: 706668848
module module_0;
  timeunit 1ps;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_6 = {id_3, id_1};
  xor primCall (id_0, id_1, id_3, id_4, id_6);
  wire id_7;
endmodule
module module_2 #(
    parameter id_1 = 32'd35
) (
    input wire id_0
    , id_3,
    input tri  _id_1
);
  assign id_3 = -1;
  module_0 modCall_1 ();
  wire [id_1 : 1 'h0] id_4;
endmodule
module module_3 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    output wor id_8,
    output supply0 id_9,
    output wand id_10,
    output wire id_11
);
  module_0 modCall_1 ();
endmodule
