

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Sat May  9 23:49:14 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.527 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SubBytes_label1  |       16|       16|         4|          -|          -|     4|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      25|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|      27|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      27|     151|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |KeyExpansion_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_126_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln263_fu_120_p2  |   icmp   |      0|  0|   9|           3|           4|
    |xor_ln268_fu_137_p2   |    xor   |      0|  0|   4|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  25|           9|           9|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_0_reg_108     |   9|          2|    3|          6|
    |sbox_address0   |  15|          3|    8|         24|
    |sbox_address1   |  15|          3|    8|         24|
    |state_address0  |  27|          5|    4|         20|
    |state_address1  |  27|          5|    4|         20|
    +----------------+----+-----------+-----+-----------+
    |Total           | 126|         24|   28|        100|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  5|   0|    5|          0|
    |i_0_reg_108           |  3|   0|    3|          0|
    |i_reg_188             |  3|   0|    3|          0|
    |state_addr_1_reg_203  |  3|   0|    4|          1|
    |state_addr_2_reg_208  |  3|   0|    4|          1|
    |state_addr_3_reg_213  |  4|   0|    4|          0|
    |state_addr_reg_193    |  3|   0|    4|          1|
    |xor_ln268_reg_198     |  3|   0|    3|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 27|   0|   30|          3|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |    8|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

