// Seed: 64363109
module module_0;
  wire id_2, id_3, id_4;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign {id_3} = id_1 && 1;
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2;
  wire id_1, id_2;
endmodule
module module_3 (
    input wire id_0
);
  wire id_2;
  module_2 modCall_1 ();
endmodule
