{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540312811523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540312811531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 12:40:11 2018 " "Processing started: Tue Oct 23 12:40:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540312811531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312811531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312811532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540312812495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540312812495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_module-arc " "Found design unit 1: encoder_module-arc" {  } { { "encoder_module.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/encoder_module.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826446 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_module " "Found entity 1: encoder_module" {  } { { "encoder_module.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/encoder_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312826446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file turbo_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbo_encoder-arc " "Found design unit 1: turbo_encoder-arc" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826449 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbo_encoder " "Found entity 1: turbo_encoder" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312826449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-SYN " "Found design unit 1: shiftreg-SYN" {  } { { "shiftreg.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/shiftreg.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826453 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/shiftreg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540312826453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312826453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "turbo_encoder " "Elaborating entity \"turbo_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540312826587 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "K turbo_encoder.vhd(42) " "VHDL Signal Declaration warning at turbo_encoder.vhd(42): used explicit default value for signal \"K\" because signal was never assigned a value" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540312826589 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_en turbo_encoder.vhd(59) " "Verilog HDL or VHDL warning at turbo_encoder.vhd(59): object \"rd_en\" assigned a value but never read" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540312826589 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(85) " "VHDL Process Statement warning at turbo_encoder.vhd(85): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826589 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(91) " "VHDL Process Statement warning at turbo_encoder.vhd(91): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826589 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(101) " "VHDL Process Statement warning at turbo_encoder.vhd(101): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826590 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(114) " "VHDL Process Statement warning at turbo_encoder.vhd(114): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826590 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(118) " "VHDL Process Statement warning at turbo_encoder.vhd(118): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826593 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(122) " "VHDL Process Statement warning at turbo_encoder.vhd(122): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826594 "|turbo_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K turbo_encoder.vhd(126) " "VHDL Process Statement warning at turbo_encoder.vhd(126): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "turbo_encoder.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540312826594 "|turbo_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_module encoder_module:encoder_module0 " "Elaborating entity \"encoder_module\" for hierarchy \"encoder_module:encoder_module0\"" {  } { { "turbo_encoder.vhd" "encoder_module0" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/turbo_encoder.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540312826633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg encoder_module:encoder_module0\|shiftreg:sft0 " "Elaborating entity \"shiftreg\" for hierarchy \"encoder_module:encoder_module0\|shiftreg:sft0\"" {  } { { "encoder_module.vhd" "sft0" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/encoder_module.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540312826646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.vhd" "LPM_SHIFTREG_component" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/shiftreg.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540312826710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/shiftreg.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540312826712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"encoder_module:encoder_module0\|shiftreg:sft0\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540312826712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540312826712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540312826712 ""}  } { { "shiftreg.vhd" "" { Text "E:/Git/GitHub-Documents/ECE-559/ECE-559-Group-3/code/shiftreg.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540312826712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540312828028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540312829320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540312829320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540312829715 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540312829715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540312829715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540312829715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540312829824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 12:40:29 2018 " "Processing ended: Tue Oct 23 12:40:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540312829824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540312829824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540312829824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540312829824 ""}
