21:48:46 DEBUG : Logs will be stored at 'F:/UTT-xilinx/vitis_controller/IDE.log'.
21:48:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\UTT-xilinx\vitis_controller\temp_xsdb_launch_script.tcl
21:48:48 INFO  : Registering command handlers for Vitis TCF services
21:48:49 INFO  : Platform repository initialization has completed.
21:48:50 INFO  : XSCT server has started successfully.
21:48:50 INFO  : Successfully done setting XSCT server connection channel  
21:48:50 INFO  : plnx-install-location is set to ''
21:48:54 INFO  : Successfully done setting workspace for the tool. 
21:48:54 INFO  : Successfully done query RDI_DATADIR 
21:52:43 INFO  : Result from executing command 'getProjects': cpp_test
21:52:43 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:52:44 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:52:44 INFO  : Platform 'cpp_test' is added to custom repositories.
21:52:46 INFO  : Platform 'cpp_test' is added to custom repositories.
12:53:44 DEBUG : Logs will be stored at 'F:/UTT-xilinx/vitis_controller/IDE.log'.
12:53:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\UTT-xilinx\vitis_controller\temp_xsdb_launch_script.tcl
12:53:47 INFO  : Registering command handlers for Vitis TCF services
12:53:47 INFO  : Platform repository initialization has completed.
12:53:47 INFO  : XSCT server has started successfully.
12:53:50 INFO  : Successfully done setting XSCT server connection channel  
12:53:50 INFO  : plnx-install-location is set to ''
12:53:50 INFO  : Successfully done query RDI_DATADIR 
12:53:50 INFO  : Successfully done setting workspace for the tool. 
13:11:05 INFO  : Result from executing command 'getProjects': cpp_test
13:11:05 INFO  : Result from executing command 'getPlatforms': cpp_test|F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/cpp_test.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:11:06 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
16:07:06 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:45:19 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:46:57 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:47:11 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:48:06 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:55 INFO  : Jtag cable 'RealDigital Boo 887100000020A' is selected.
11:48:55 INFO  : 'jtag frequency' command is executed.
11:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}' command is executed.
11:48:56 INFO  : Device configured successfully with "F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit"
11:48:56 INFO  : Context for processor 'microblaze_0' is selected.
11:48:56 INFO  : Hardware design and registers information is loaded from 'F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa'.
11:48:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:48:56 INFO  : Context for processor 'microblaze_0' is selected.
11:48:56 INFO  : System reset is completed.
11:48:59 INFO  : 'after 3000' command is executed.
11:48:59 INFO  : Context for processor 'microblaze_0' is selected.
11:49:00 INFO  : The application 'F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf' is downloaded to processor 'microblaze_0'.
11:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}
fpga -file F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf
----------------End of Script----------------

11:49:00 INFO  : Context for processor 'microblaze_0' is selected.
11:49:00 INFO  : 'con' command is executed.
11:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:49:00 INFO  : Launch script is exported to file 'F:\UTT-xilinx\vitis_controller\UTT_USB_logic_system\_ide\scripts\debugger_utt_usb_logic-default.tcl'
11:49:32 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:49:35 INFO  : Disconnected from the channel tcfchan#2.
11:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:49:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:40 INFO  : Jtag cable 'RealDigital Boo 887100000020A' is selected.
11:53:40 INFO  : 'jtag frequency' command is executed.
11:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}' command is executed.
11:53:41 INFO  : Device configured successfully with "F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit"
11:53:41 INFO  : Context for processor 'microblaze_0' is selected.
11:53:41 INFO  : Hardware design and registers information is loaded from 'F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa'.
11:53:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:53:41 INFO  : Context for processor 'microblaze_0' is selected.
11:53:41 INFO  : System reset is completed.
11:53:44 INFO  : 'after 3000' command is executed.
11:53:44 INFO  : Context for processor 'microblaze_0' is selected.
11:53:45 INFO  : The application 'F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf' is downloaded to processor 'microblaze_0'.
11:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}
fpga -file F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf
----------------End of Script----------------

11:53:45 INFO  : Context for processor 'microblaze_0' is selected.
11:53:45 INFO  : 'con' command is executed.
11:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:53:45 INFO  : Launch script is exported to file 'F:\UTT-xilinx\vitis_controller\UTT_USB_logic_system\_ide\scripts\debugger_utt_usb_logic-default.tcl'
11:55:25 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
11:55:44 INFO  : Disconnected from the channel tcfchan#3.
11:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:45 INFO  : Jtag cable 'RealDigital Boo 887100000020A' is selected.
11:55:45 INFO  : 'jtag frequency' command is executed.
11:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}' command is executed.
11:55:47 INFO  : Device configured successfully with "F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit"
11:55:47 INFO  : Context for processor 'microblaze_0' is selected.
11:55:47 INFO  : Hardware design and registers information is loaded from 'F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa'.
11:55:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:55:47 INFO  : Context for processor 'microblaze_0' is selected.
11:55:47 INFO  : System reset is completed.
11:55:50 INFO  : 'after 3000' command is executed.
11:55:50 INFO  : Context for processor 'microblaze_0' is selected.
11:55:50 INFO  : The application 'F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf' is downloaded to processor 'microblaze_0'.
11:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}
fpga -file F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf
----------------End of Script----------------

11:55:50 INFO  : Context for processor 'microblaze_0' is selected.
11:55:50 INFO  : 'con' command is executed.
11:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:55:50 INFO  : Launch script is exported to file 'F:\UTT-xilinx\vitis_controller\UTT_USB_logic_system\_ide\scripts\debugger_utt_usb_logic-default.tcl'
12:06:09 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
12:06:23 INFO  : Disconnected from the channel tcfchan#4.
12:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:24 INFO  : Jtag cable 'RealDigital Boo 887100000020A' is selected.
12:06:24 INFO  : 'jtag frequency' command is executed.
12:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}' command is executed.
12:06:26 INFO  : Device configured successfully with "F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit"
12:06:26 INFO  : Context for processor 'microblaze_0' is selected.
12:06:26 INFO  : Hardware design and registers information is loaded from 'F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa'.
12:06:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:06:26 INFO  : Context for processor 'microblaze_0' is selected.
12:06:26 INFO  : System reset is completed.
12:06:29 INFO  : 'after 3000' command is executed.
12:06:29 INFO  : Context for processor 'microblaze_0' is selected.
12:06:29 INFO  : The application 'F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf' is downloaded to processor 'microblaze_0'.
12:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "RealDigital Boo 887100000020A" && level==0 && jtag_device_ctx=="jsn1-0362f093-0"}
fpga -file F:/UTT-xilinx/vitis_controller/UTT_USB_logic/_ide/bitstream/cpp_test.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/UTT-xilinx/vitis_controller/UTT_USB_logic/Debug/UTT_USB_logic.elf
----------------End of Script----------------

12:06:29 INFO  : Context for processor 'microblaze_0' is selected.
12:06:29 INFO  : 'con' command is executed.
12:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:06:29 INFO  : Launch script is exported to file 'F:\UTT-xilinx\vitis_controller\UTT_USB_logic_system\_ide\scripts\debugger_utt_usb_logic-default.tcl'
09:45:56 INFO  : Hardware specification for platform project 'cpp_test' is updated.
09:46:06 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
09:46:06 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:06 WARN  : Failed to closehw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:06 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:06 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:06 ERROR : Failed to update application flags from BSP for 'UTT_USB_logic'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
09:46:06 ERROR : Failed to compute checksum of hardware specification file used by project 'UTT_USB_logic'
09:46:06 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:06 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:06 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:06 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:06 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:06 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:28 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
09:46:28 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:28 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:28 ERROR : Failed to update application flags from BSP for 'UTT_USB_logic'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
09:46:28 ERROR : Failed to compute checksum of hardware specification file used by project 'UTT_USB_logic'
09:46:28 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:28 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:28 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:28 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
09:46:28 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
09:46:28 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:05 INFO  : Hardware specification for platform project 'cpp_test' is updated.
10:19:11 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
10:19:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:11 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:11 ERROR : Failed to update application flags from BSP for 'UTT_USB_logic'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:405) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
10:19:11 ERROR : Failed to compute checksum of hardware specification file used by project 'UTT_USB_logic'
10:19:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:11 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:11 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:11 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:11 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:26 INFO  : Checking for BSP changes to sync application flags for project 'UTT_USB_logic'...
10:19:26 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:26 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:26 ERROR : Failed to update application flags from BSP for 'UTT_USB_logic'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
10:19:27 ERROR : Failed to compute checksum of hardware specification file used by project 'UTT_USB_logic'
10:19:27 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:27 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:27 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:27 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:19:27 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;UTT_USB_logic;UTT_USB_logic_system;cpp_test
10:19:27 ERROR : Failed to openhw "F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa"
Reason: F:/UTT-xilinx/vitis_controller/cpp_test/export/cpp_test/hw/cpp_test.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
10:23:06 ERROR : Error occurred while generating bsp sources for the domain 'standalone_microblaze_0'.
10:23:11 INFO  : No changes in MSS file content so sources will not be generated.
15:42:02 INFO  : Disconnected from the channel tcfchan#5.
