
*** Running vivado
    with args -log Uart8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart8.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Uart8.tcl -notrace
Command: synth_design -top Uart8 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.109 ; gain = 60.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Uart8' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8.v:6]
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/synth_1/.Xil/Vivado-17680-DESKTOP-91CQCSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/synth_1/.Xil/Vivado-17680-DESKTOP-91CQCSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/BaudRateGenerator.v:7]
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (2#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/BaudRateGenerator.v:7]
INFO: [Synth 8-6157] synthesizing module 'Uart8Receiver' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8Receiver.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Uart8Receiver' (3#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8Receiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'Uart8Transmitter' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8Transmitter.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8Transmitter.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Uart8Transmitter' (4#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8Transmitter.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/synth_1/.Xil/Vivado-17680-DESKTOP-91CQCSQ/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (5#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/synth_1/.Xil/Vivado-17680-DESKTOP-91CQCSQ/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Uart8' (6#1) [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Uart8.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.641 ; gain = 117.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.641 ; gain = 117.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.641 ; gain = 117.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1230.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen_inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen_inst'
Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'rx2txFifo'
Finished Parsing XDC File [c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'rx2txFifo'
Parsing XDC File [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Genesys2_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Genesys2_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/uart_bridge_test/Uart_Verilog/Genesys2_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Uart8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Uart8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1357.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1357.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rx2txFifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Uart8Receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Uart8Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              001
                 iSTATE3 |                              001 |                              011
                  iSTATE |                              010 |                              110
                 iSTATE0 |                              011 |                              100
                 iSTATE1 |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Uart8Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              011
                  iSTATE |                              001 |                              010
                 iSTATE0 |                              010 |                              110
                 iSTATE1 |                              011 |                              100
                 iSTATE3 |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Uart8Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 8     
	   5 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 17    
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 33    
	   5 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz        |     1|
|2     |fifo_generator |     1|
|3     |LUT2           |     6|
|4     |LUT3           |     7|
|5     |LUT4           |    24|
|6     |LUT5           |    21|
|7     |LUT6           |    63|
|8     |MUXF7          |     1|
|9     |FDRE           |    60|
|10    |IBUF           |     8|
|11    |OBUF           |    12|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.215 ; gain = 117.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.215 ; gain = 244.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1365.234 ; gain = 252.473
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/uart_bridge_test/Uart_Bridge_Test/Uart_Bridge_Test.runs/synth_1/Uart8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Uart8_utilization_synth.rpt -pb Uart8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 27 20:32:10 2023...
