Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun  5 11:50:44 2023
| Host         : LAPTOP-LQ37KROC running 64-bit major release  (build 9200)
| Command      : report_methodology -file direction_judgement_top_methodology_drc_routed.rpt -pb direction_judgement_top_methodology_drc_routed.pb -rpx direction_judgement_top_methodology_drc_routed.rpx
| Design       : direction_judgement_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 87
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 7          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 5          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| DPIR-1    | Warning          | Asynchronous driver check                          | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 2          |
| SYNTH-10  | Warning          | Wide multiplier                                    | 6          |
| TIMING-16 | Warning          | Large setup violation                              | 31         |
| TIMING-18 | Warning          | Missing input or output delay                      | 14         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 1          |
| LATCH-1   | Advisory         | Existing latches in the design                     | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_div/inst/clk_in1 is defined downstream of clock I_clk100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock game/clk_1/inst/clk_in1 is defined downstream of clock I_clk100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks I_clk100 and I_OV7670_PCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks I_OV7670_PCLK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks I_clk100 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks I_clk100 and clk_out1_clk_wiz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and I_clk100 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks I_clk100]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_1 and I_clk100 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_1] -to [get_clocks I_clk100]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks I_clk100 and I_OV7670_PCLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks I_OV7670_PCLK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks I_clk100 and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks I_clk100 and clk_out1_clk_wiz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I_clk100] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_0 and I_clk100 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks I_clk100]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_1 and I_clk100 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_1] -to [get_clocks I_clk100]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_div/inst/clk_in1 is created on an inappropriate internal pin clk_div/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock game/clk_1/inst/clk_in1 is created on an inappropriate internal pin game/clk_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_x0 input pin hand_cordinate_debounce/temp_sum_x0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP hand_cordinate_debounce/temp_sum_y0 input pin hand_cordinate_debounce/temp_sum_y0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell btn_debounce/address[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) capture/d_latch_reg[7]/CLR, capture/d_latch_reg[8]/CLR,
capture/d_latch_reg[9]/CLR, capture/dout_blue_reg[0]/CLR,
capture/dout_blue_reg[1]/CLR, capture/dout_blue_reg[2]/CLR,
capture/dout_blue_reg[3]/CLR, capture/dout_green_reg[0]/CLR,
capture/dout_green_reg[1]/CLR, capture/dout_green_reg[2]/CLR,
capture/dout_green_reg[3]/CLR, capture/dout_red_reg[0]/CLR,
capture/dout_red_reg[1]/CLR, capture/dout_red_reg[2]/CLR,
capture/dout_red_reg[3]/CLR (the first 15 of 57 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_display/pixel_thresholding_satisfied/O_satisfy_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3__2 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at hand_cordinate_debounce/prev_x3__4 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_green_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_red_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.222 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_red_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.331 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_green_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.984 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_red_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -28.737 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -28.983 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.083 ns between vga_display/frame_addr_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/show_pixel_red_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -31.773 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[6]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -31.786 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[6]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -33.740 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[5]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -33.940 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[5]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -36.245 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[4]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -36.544 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[4]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -39.404 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -39.933 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.465 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.470 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[4]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[6]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between state_module/FSM_onehot_state_reg[1]_replica_1/C (clocked by I_clk100) and game/u2/u3/collision_reg[7]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between vga_display/prev_x_reg[0]/C (clocked by clk_out1_clk_wiz_1) and game/u0/eat_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -41.838 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -41.920 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -43.826 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -44.230 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -46.404 ns between vga_display/total_pixel_reg[0]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_x_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -46.827 ns between vga_display/total_pixel_reg[4]/C (clocked by clk_out1_clk_wiz_1) and vga_display/prev_y_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[0] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[1] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[2] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[3] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[4] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[5] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[6] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_D[7] relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_HREF relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on I_OV7670_VSYNC relative to clock(s) I_OV7670_PCLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on I_btn relative to clock(s) I_clk100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) I_clk100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on state[0] relative to clock(s) I_clk100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on state[1] relative to clock(s) I_clk100
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch vga_display/pixel_thresholding_satisfied/O_satisfy_reg cannot be properly analyzed as its control pin vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


