
---------- Begin Simulation Statistics ----------
simSeconds                                   2.004487                       # Number of seconds simulated (Second)
simTicks                                 2004487287000                       # Number of ticks simulated (Tick)
finalTick                                2004487287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    208.07                       # Real time elapsed on the host (Second)
hostTickRate                               9633573146                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     683736                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1627285                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1627285                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2004487287                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      122108572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         122108572                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     122108572                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        122108572                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       935017                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          935017                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       935017                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         935017                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 161299725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 161299725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 161299725000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 161299725000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007599                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007599                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007599                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007599                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 172509.938322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 172509.938322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 172509.938322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 172509.938322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       420885                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            420885                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       935017                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       935017                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       935017                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       935017                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 157559657000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 157559657000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 157559657000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 157559657000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007599                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007599                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007599                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007599                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 168509.938322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 168509.938322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 168509.938322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 168509.938322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 907575                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     92997822                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        92997822                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       529478                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        529478                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  87395888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  87395888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 165060.470879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 165060.470879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       529478                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       529478                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  85277976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  85277976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 161060.470879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 161060.470879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     29110750                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       29110750                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       405539                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       405539                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  73903837000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  73903837000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013739                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013739                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 182236.078404                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 182236.078404                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       405539                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       405539                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  72281681000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  72281681000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 178236.078404                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 178236.078404                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999865                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             907607                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             135.569238                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              482000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1969605031                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1969605031                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 2004487286.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      338593188                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         338593188                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     338593188                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        338593188                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1781                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1781                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1781                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1781                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    380522000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    380522000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    380522000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    380522000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 213656.372824                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 213656.372824                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 213656.372824                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 213656.372824                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1781                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1781                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1781                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1781                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    373398000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    373398000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    373398000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    373398000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 209656.372824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 209656.372824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 209656.372824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 209656.372824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1765                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    338593188                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       338593188                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1781                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1781                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    380522000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    380522000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 213656.372824                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 213656.372824                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1781                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1781                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    373398000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    373398000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 209656.372824                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 209656.372824                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999960                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1781                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           190115.086468                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              233000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         5417521285                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        5417521285                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               531259                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         924002                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1091366                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              27410                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             27410                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              378129                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             378129                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          531259                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5327                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      2777609                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  2782936                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       113984                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     85023488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  85137472                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1106028                       # Total snoops (Count)
system.l2bus.snoopTraffic                    32199488                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2042826                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.004118                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.064038                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2034414     99.59%     99.59% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      8412      0.41%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2042826                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           2687908000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5343000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2750231000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1846138                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       936750                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              8410                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         8410                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               148                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             48979                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                49127                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              148                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            48979                       # number of overall hits (Count)
system.l2cache.overallHits::total               49127                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1633                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          858628                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             860261                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1633                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         858628                       # number of overall misses (Count)
system.l2cache.overallMisses::total            860261                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    361977000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 150078786000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  150440763000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    361977000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 150078786000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 150440763000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1781                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        907607                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           909388                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1781                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       907607                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          909388                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.916901                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.946035                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.945978                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.916901                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.946035                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.945978                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 221663.808941                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 174789.065812                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 174878.046314                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 221663.808941                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 174789.065812                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 174878.046314                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          453895                       # number of writebacks (Count)
system.l2cache.writebacks::total               453895                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1633                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       858628                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         860261                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1633                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       858628                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        860261                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    335849000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 136340738000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 136676587000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    335849000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 136340738000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 136676587000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.916901                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.946035                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.945978                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.916901                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.946035                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.945978                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 205663.808941                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 158789.065812                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 158878.046314                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 205663.808941                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 158789.065812                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 158878.046314                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    860006                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         1428                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         1428                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         17066                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            17066                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       361063                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         361063                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  67990729000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  67990729000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       378129                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       378129                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.954867                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.954867                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 188307.107070                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 188307.107070                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       361063                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       361063                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  62213721000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  62213721000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.954867                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.954867                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 172307.107070                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 172307.107070                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          148                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        31913                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        32061                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1633                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       497565                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       499198                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    361977000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  82088057000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  82450034000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1781                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       529478                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       531259                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.916901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.939727                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.939651                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 221663.808941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 164979.564479                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 165164.992648                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1633                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       497565                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       499198                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    335849000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  74127017000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  74462866000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.916901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.939727                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.939651                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 205663.808941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 148979.564479                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 149164.992648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            7                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               7                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data        27403                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total         27403                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data   1973016000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total   1973016000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        27410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        27410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.999745                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.999745                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data        72000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total        72000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data        27403                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total        27403                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data   1534568000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total   1534568000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.999745                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.999745                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       420885                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       420885                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       420885                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       420885                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.995204                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1844708                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                860262                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.144356                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 216000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.100734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.416808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   255.477662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001628                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.997960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              39                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             103                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             114                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              30398438                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             30398438                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               499198                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        1096097                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             959499                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeReq              28465                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeResp             28465                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              360001                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             360001                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          499198                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2634271                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     84038016                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1196653                       # Total snoops (Count)
system.l3bus.snoopTraffic                    41100928                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2084317                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.118035                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.322649                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1838295     88.20%     88.20% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    246022     11.80%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2084317                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           2654397000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2606062000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1746607                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       887408                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            246022                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       246022                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                17                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             60006                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                60023                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               17                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            60006                       # number of overall hits (Count)
system.l3cache.overallHits::total               60023                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1616                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          797560                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             799176                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1616                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         797560                       # number of overall misses (Count)
system.l3cache.overallMisses::total            799176                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    305809000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data 118564454000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  118870263000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    305809000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data 118564454000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 118870263000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1633                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        857566                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           859199                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1633                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       857566                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          859199                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.989590                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.930028                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.930141                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.989590                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.930028                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.930141                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 189238.242574                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 148658.977381                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 148741.032013                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 189238.242574                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 148658.977381                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 148741.032013                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          642202                       # number of writebacks (Count)
system.l3cache.writebacks::total               642202                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1616                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       797560                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         799176                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1616                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       797560                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        799176                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    246017000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  89054734000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  89300751000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    246017000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  89054734000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  89300751000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.989590                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.930028                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.930141                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.989590                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.930028                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.930141                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 152238.242574                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 111658.977381                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 111741.032013                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 152238.242574                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 111658.977381                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 111741.032013                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    952575                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks        81447                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total        81447                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data         17335                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total            17335                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       342666                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         342666                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  55015105000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  55015105000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       360001                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       360001                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.951847                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.951847                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 160550.229670                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 160550.229670                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       342666                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       342666                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  42336463000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  42336463000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.951847                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.951847                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 123550.229670                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 123550.229670                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           17                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        42671                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        42688                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1616                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       454894                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       456510                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    305809000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  63549349000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  63855158000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1633                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       497565                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       499198                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.989590                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.914240                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.914487                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 189238.242574                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 139701.444732                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 139876.800070                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1616                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       454894                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       456510                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    246017000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  46718271000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  46964288000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.989590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.914240                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.914487                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 152238.242574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 102701.444732                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 102876.800070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data        28459                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total           28459                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.misses::cpu.data            6                       # number of UpgradeReq misses (Count)
system.l3cache.UpgradeReq.misses::total             6                       # number of UpgradeReq misses (Count)
system.l3cache.UpgradeReq.accesses::cpu.data        28465                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total        28465                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.missRate::cpu.data     0.000211                       # miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.missRate::total     0.000211                       # miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.mshrMisses::cpu.data            6                       # number of UpgradeReq MSHR misses (Count)
system.l3cache.UpgradeReq.mshrMisses::total            6                       # number of UpgradeReq MSHR misses (Count)
system.l3cache.UpgradeReq.mshrMissLatency::cpu.data       402000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3cache.UpgradeReq.mshrMissLatency::total       402000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3cache.UpgradeReq.mshrMissRate::cpu.data     0.000211                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.mshrMissRate::total     0.000211                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.avgMshrMissLatency::cpu.data        67000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.avgMshrMissLatency::total        67000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       453895                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       453895                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       453895                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       453895                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse              511.976840                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1665154                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                953087                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.747116                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 178000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks    72.108811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.836721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   439.031307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.140838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.001634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.857483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             117                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             348                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              28898799                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             28898799                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp               456510                       # Transaction distribution (Count)
system.l4bus.transDist::WritebackDirty         909155                       # Transaction distribution (Count)
system.l4bus.transDist::CleanEvict             544921                       # Transaction distribution (Count)
system.l4bus.transDist::UpgradeReq                  6                       # Transaction distribution (Count)
system.l4bus.transDist::UpgradeResp                 6                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq              342666                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp             342666                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq          456510                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port      2446244                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port     92248192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                            606196                       # Total snoops (Count)
system.l4bus.snoopTraffic                    17084992                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples             1405378                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean               0.173674                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev              0.378829                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                   1161300     82.63%     82.63% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                    244078     17.37%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total               1405378                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy           2931466000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy          2397534000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests         1647062                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests       847886                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops            244078                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops       244078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandHits::cpu.inst                 1                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::cpu.data            409685                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::total               409686                       # number of demand (read+write) hits (Count)
system.l4cache.overallHits::cpu.inst                1                       # number of overall hits (Count)
system.l4cache.overallHits::cpu.data           409685                       # number of overall hits (Count)
system.l4cache.overallHits::total              409686                       # number of overall hits (Count)
system.l4cache.demandMisses::cpu.inst            1615                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data          387875                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total             389490                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst           1615                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data         387875                       # number of overall misses (Count)
system.l4cache.overallMisses::total            389490                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst    182963000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data  46478712000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total   46661675000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst    182963000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data  46478712000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total  46661675000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst          1616                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data        797560                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total           799176                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst         1616                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data       797560                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total          799176                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst      0.999381                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data      0.486327                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total         0.487364                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst     0.999381                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data     0.486327                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total        0.487364                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 113289.783282                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::cpu.data 119829.099581                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::total 119801.984647                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 113289.783282                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.data 119829.099581                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::total 119801.984647                       # average overall miss latency ((Cycle/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.writebacks::writebacks          266953                       # number of writebacks (Count)
system.l4cache.writebacks::total               266953                       # number of writebacks (Count)
system.l4cache.demandMshrMisses::cpu.inst         1615                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data       387875                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total         389490                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst         1615                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data       387875                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total        389490                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst    139358000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data  36006087000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total  36145445000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst    139358000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data  36006087000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total  36145445000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst     0.999381                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data     0.486327                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total     0.487364                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst     0.999381                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data     0.486327                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total     0.487364                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 86289.783282                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 92829.099581                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::total 92801.984647                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 86289.783282                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 92829.099581                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::total 92801.984647                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.replacements                    606196                       # number of replacements (Count)
system.l4cache.CleanEvict.mshrMisses::writebacks        26347                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMisses::total        26347                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.ReadExReq.hits::cpu.data        129978                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.hits::total           129978                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.misses::cpu.data       212688                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total         212688                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data  25333105000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total  25333105000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data       342666                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total       342666                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data     0.620686                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total     0.620686                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 119109.235124                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 119109.235124                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data       212688                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total       212688                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data  19590529000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total  19590529000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data     0.620686                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total     0.620686                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 92109.235124                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 92109.235124                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.hits::cpu.inst            1                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::cpu.data       279707                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::total       279708                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.misses::cpu.inst         1615                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data       175187                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total       176802                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst    182963000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data  21145607000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total  21328570000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst         1616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data       454894                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total       456510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst     0.999381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data     0.385116                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total     0.387291                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 113289.783282                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data 120703.060159                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 120635.343492                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst         1615                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data       175187                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total       176802                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst    139358000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data  16415558000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total  16554916000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst     0.999381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data     0.385116                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total     0.387291                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 86289.783282                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data 93703.060159                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 93635.343492                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.UpgradeReq.hits::cpu.data            6                       # number of UpgradeReq hits (Count)
system.l4cache.UpgradeReq.hits::total               6                       # number of UpgradeReq hits (Count)
system.l4cache.UpgradeReq.accesses::cpu.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l4cache.UpgradeReq.accesses::total            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l4cache.WritebackDirty.hits::writebacks       642202                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.hits::total       642202                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.accesses::writebacks       642202                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.WritebackDirty.accesses::total       642202                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse             1023.423732                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                 1620715                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                607220                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                  2.669074                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 150000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::writebacks   371.043839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.inst     3.095453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data   649.284440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::writebacks      0.362347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.003023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.634067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.999437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              38                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              49                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::2              10                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::3             856                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4              71                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses              26960212                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses             26960212                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    266953.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1615.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    370016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.012696128500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         14833                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         14833                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1524317                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              252541                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       389490                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      266953                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     389490                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    266953                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   17859                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 389490                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                266953                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   371631                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   14767                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   14809                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   14836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   14835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   14836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   14835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   14835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   14834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   14835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   14833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   14833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   14833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        14833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       25.048203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      34.072693                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31           12291     82.86%     82.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63           2117     14.27%     97.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95            245      1.65%     98.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            58      0.39%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            9      0.06%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191           10      0.07%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223           13      0.09%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            3      0.02%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            5      0.03%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            2      0.01%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351           11      0.07%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383           10      0.07%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415           16      0.11%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447           15      0.10%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-479           11      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-511           14      0.09%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::608-639            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          14833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        14833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.995281                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.994707                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.139750                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                57      0.38%      0.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 9      0.06%      0.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             14714     99.20%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                53      0.36%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          14833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1142976                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 24927360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              17084992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               12435778.54629716                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8523372.59048927                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2004487010000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     3053558.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       103360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     23681024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     17083136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 51564.308075354733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 11814005.583164369687                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 8522446.667929403484                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1615                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       387875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       266953                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     45155250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  13543100750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 47152440213500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27959.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34916.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 176631992.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       103360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     24824000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        24927360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       103360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       103360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     17084992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     17084992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        387875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           389490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       266953                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          266953                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           51564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        12384214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           12435779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        51564                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          51564                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8523373                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8523373                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8523373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          51564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       12384214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          20959151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                371631                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               266924                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         23524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         31728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         24879                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          7961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          8233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          8277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         15505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         47253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        24338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        21888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        34333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        58988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        31915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         20721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         29356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         20679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4019                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         10664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         38626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        11892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        24207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        36401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        23930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        13246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6620174750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1858155000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13588256000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17813.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36563.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               160649                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              236588                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       241315                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   169.351031                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   119.060717                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   203.967348                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       111026     46.01%     46.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        98426     40.79%     86.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        12757      5.29%     92.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3059      1.27%     93.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2507      1.04%     94.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2073      0.86%     95.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1889      0.78%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1712      0.71%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         7866      3.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       241315                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               23784384                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            17083136                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                11.865570                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.522447                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.16                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        680891820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        361894995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       861819420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      475322760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 158232306960.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 206402631030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 595910376480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   962925243465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    480.384809                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1547143228250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  66934140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 390409918750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1042118700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        553895430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1791625920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      918020520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 158232306960.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 275757736710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 537506076960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   975801781200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    486.808666                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1394750754500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  66934140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 542802392500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              176802                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        266953                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            121512                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             212688                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            212688                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         176802                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port      1167445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1167445                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port     42012352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 42012352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             389490                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   389490    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               389490                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2004487287000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1845767000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2092809000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         777955                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       388465                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
