Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.example_5_3_1_EGO1
Compiling module xil_defaultlib.example_5_3_1_sim_EGO1
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_5_3_1_sim_EGO1_behav
