Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 22 18:55:10 2025
| Host         : LAPTOP-HANVO9H8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zyNet_control_sets_placed.rpt
| Design       : zyNet
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   186 |
|    Minimum number of control sets                        |   186 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   353 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   186 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   102 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |          153 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             143 |           67 |
| Yes          | No                    | No                     |            1456 |          483 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3468 |         1316 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+
|  s_axi_aclk_IBUF_BUFG | alw/axi_arready0             | alw/axi_wready_i_1_n_30            |                1 |              3 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | alw/axi_awready0             | alw/axi_wready_i_1_n_30            |                1 |              3 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_16[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_11[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_15[0]        |                1 |              5 |         5.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_14[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_12[0]        |                1 |              5 |         5.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_18[0]        |                1 |              5 |         5.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_13[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_10[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_9[0]         |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_3             | alw/controlReg_reg[0]_17[0]        |                2 |              5 |         2.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_3[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_8[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_10[0] |                1 |              6 |         6.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_2[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_15[0] |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_13[0] |                4 |              6 |         1.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_11[0] |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_9[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | l3/n_0/clear                       |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_4            |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_8            |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_12[0] |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_5            |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_6            |                1 |              6 |         6.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_7            |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_14[0] |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_1[0]  |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/SR[0]                          |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_26    |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_27    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_22    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_23    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_25    |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_19[0] |                4 |              6 |         1.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_28    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_20    |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_24    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_21    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | l2/n_0/clear                       |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_3[0]         |                4 |              6 |         1.50 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_2[0]         |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_0[0]         |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_2             | alw/controlReg_reg[0]_1[0]         |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_5[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_4[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_6[0]  |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_7[0]  |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_16[0] |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_17[0] |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | data_out_valid_1             | alw/controlReg_reg[0]_rep__0_18[0] |                2 |              6 |         3.00 |
|  s_axi_aclk_IBUF_BUFG |                              | alw/axi_wready_i_1_n_30            |                3 |              7 |         2.33 |
|  s_axi_aclk_IBUF_BUFG |                              | l4/n_0/muxValid_f_reg_0            |               10 |             10 |         1.00 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_47           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_29           |                3 |             11 |         3.67 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_48           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_28           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_21           |                3 |             11 |         3.67 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_27           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_40           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_19           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_34[0]        |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_25           |                3 |             11 |         3.67 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_30           |                3 |             11 |         3.67 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_23           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_33           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_22           |                3 |             11 |         3.67 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_43           |                6 |             11 |         1.83 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_26           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_35           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_46           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_32           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_37           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_31           |                6 |             11 |         1.83 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_20           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_39           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_42           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_41           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_45           |                5 |             11 |         2.20 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_38           |                6 |             11 |         1.83 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_44           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_36           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      | alw/controlReg_reg[0]_24           |                4 |             11 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | mFind/maxValue[15]_i_1_n_30  |                                    |                4 |             16 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | alw/axi_rd_en_reg_0          | alw/axi_rd_en_reg_1                |                7 |             16 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | axis_in_data_valid_IBUF      |                                    |               11 |             27 |         2.45 |
|  s_axi_aclk_IBUF_BUFG |                              | l1/n_0/muxValid_f_reg_0            |               30 |             30 |         1.00 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/p_0_in                | l3/n_0/clear                       |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_6      | alw/controlReg_reg[0]_8            |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_4      | alw/controlReg_reg[0]_6            |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_2      | alw/controlReg_reg[0]_4            |               12 |             31 |         2.58 |
|  s_axi_aclk_IBUF_BUFG | l2/n_28/sum[30]_i_2__29_n_30 | alw/controlReg_reg[0]_rep__0_27    |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_5      | alw/controlReg_reg[0]_7            |               11 |             31 |         2.82 |
|  s_axi_aclk_IBUF_BUFG | l2/n_12/sum[30]_i_2__26_n_30 | alw/controlReg_reg[0]_rep__0_23    |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l2/n_14/sum[30]_i_2__27_n_30 | alw/controlReg_reg[0]_rep__0_24    |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l2/n_2/sum[30]_i_2__24_n_30  | alw/controlReg_reg[0]_rep__0_20    |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l2/n_3/sum[30]_i_2__25_n_30  | alw/controlReg_reg[0]_rep__0_21    |               11 |             31 |         2.82 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_22     | alw/controlReg_reg[0]_rep__0_28    |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_20     | alw/controlReg_reg[0]_rep__0_22    |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_21     | alw/controlReg_reg[0]_rep__0_25    |               11 |             31 |         2.82 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_19     | alw/controlReg_reg[0]_23           |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_15     | alw/controlReg_reg[0]_25           |               12 |             31 |         2.58 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_2      | alw/controlReg_reg[0]_36           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_12     | alw/controlReg_reg[0]_41           |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_1      | alw/controlReg_reg[0]_32           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_11     | alw/controlReg_reg[0]_27           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_18     | alw/controlReg_reg[0]_44           |               12 |             31 |         2.58 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_4      | alw/controlReg_reg[0]_37           |               11 |             31 |         2.82 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_25     | alw/controlReg_reg[0]_20           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_5      | alw/controlReg_reg[0]_30           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_26     | alw/controlReg_reg[0]_48           |                8 |             31 |         3.88 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_20     | alw/controlReg_reg[0]_45           |               13 |             31 |         2.38 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_6      | alw/controlReg_reg[0]_38           |               10 |             31 |         3.10 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_23     | alw/controlReg_reg[0]_21           |                9 |             31 |         3.44 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_0      | alw/controlReg_reg[0]_35           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_7[0]   | alw/controlReg_reg[0]_2[0]         |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | alw/biasReg                  | alw/axi_wready_i_1_n_30            |               19 |             32 |         1.68 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_0[0]   | alw/controlReg_reg[0]_0[0]         |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | mFind/maxValue               | l4/n_0/outvalid_reg_0              |                4 |             32 |         8.00 |
|  s_axi_aclk_IBUF_BUFG | mFind/counter                | l4/n_0/outvalid_reg_0              |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | mFind/E[0]                   | alw/axi_wready_i_1_n_30            |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/p_0_in                | alw/controlReg_reg[0]_34[0]        |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_9[0]   | alw/controlReg_reg[0]_28           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | alw/weightReg                | alw/axi_wready_i_1_n_30            |               17 |             32 |         1.88 |
|  s_axi_aclk_IBUF_BUFG | alw/slv_reg_rden             | alw/axi_wready_i_1_n_30            |               19 |             32 |         1.68 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_7[0]   | alw/controlReg_reg[0]_29           |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_3[0]   | alw/controlReg_reg[0]_31           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | alw/layerReg                 | alw/axi_wready_i_1_n_30            |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_13[0]  | alw/controlReg_reg[0]_26           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_21[0]  | alw/controlReg_reg[0]_22           |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | alw/neuronReg                | alw/axi_wready_i_1_n_30            |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_24[0]  | alw/controlReg_reg[0]_47           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_22[0]  | alw/controlReg_reg[0]_46           |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_17[0]  | alw/controlReg_reg[0]_24           |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_10[0]  | alw/controlReg_reg[0]_40           |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_27[0]  | alw/controlReg_reg[0]_19           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_8[0]   | alw/controlReg_reg[0]_39           |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/E[0]                  | alw/controlReg_reg[0]_33           |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_12[0]  | alw/controlReg_reg[0]_rep__0_12[0] |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_6[0]   | alw/controlReg_reg[0]_rep__0_6[0]  |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_13[0]  | alw/controlReg_reg[0]_rep__0_13[0] |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_7[0]   | alw/controlReg_reg[0]_rep__0_7[0]  |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_3[0]   | alw/controlReg_reg[0]_rep__0_3[0]  |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_2[0]   | alw/controlReg_reg[0]_rep__0_2[0]  |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_15[0]  | alw/controlReg_reg[0]_rep__0_15[0] |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_11[0]  | alw/controlReg_reg[0]_rep__0_11[0] |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_10[0]  | alw/controlReg_reg[0]_rep__0_10[0] |               10 |             32 |         3.20 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_0[0]   | alw/SR[0]                          |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_9[0]   | alw/controlReg_reg[0]_rep__0_9[0]  |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_18[0]  | alw/controlReg_reg[0]_rep__0_18[0] |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_4[0]   | alw/controlReg_reg[0]_rep__0_4[0]  |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_5[0]   | alw/controlReg_reg[0]_rep__0_5[0]  |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_17[0]  | alw/controlReg_reg[0]_rep__0_17[0] |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_16[0]  | alw/controlReg_reg[0]_rep__0_16[0] |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_1[0]   | alw/controlReg_reg[0]_rep__0_1[0]  |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_19[0]  | alw/controlReg_reg[0]_rep__0_19[0] |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_14[0]  | alw/controlReg_reg[0]_rep__0_14[0] |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/p_0_in                | l2/n_0/clear                       |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG |                              | alw/count_2                        |                8 |             32 |         4.00 |
|  s_axi_aclk_IBUF_BUFG |                              | alw/count_1                        |                8 |             32 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_16[0]  | alw/controlReg_reg[0]_43           |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG |                              | alw/count_3                        |                8 |             32 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/mult_valid_reg_8[0]   | alw/controlReg_reg[0]_rep__0_8[0]  |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/p_0_in                | alw/controlReg_reg[0]_9[0]         |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_0[0]   | alw/controlReg_reg[0]_10[0]        |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_4[0]   | alw/controlReg_reg[0]_14[0]        |               10 |             32 |         3.20 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_5[0]   | alw/controlReg_reg[0]_15[0]        |               11 |             32 |         2.91 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_1[0]   | alw/controlReg_reg[0]_11[0]        |               14 |             32 |         2.29 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_6[0]   | alw/controlReg_reg[0]_16[0]        |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_7[0]   | alw/controlReg_reg[0]_17[0]        |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_3[0]   | alw/controlReg_reg[0]_13[0]        |               16 |             32 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_8[0]   | alw/controlReg_reg[0]_18[0]        |               12 |             32 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/mult_valid_reg_2[0]   | alw/controlReg_reg[0]_12[0]        |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_1[0]   | alw/controlReg_reg[0]_1[0]         |               15 |             32 |         2.13 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_8[0]   | alw/controlReg_reg[0]_3[0]         |               13 |             32 |         2.46 |
|  s_axi_aclk_IBUF_BUFG | l2/n_22/sum[30]_i_2__28_n_30 | alw/controlReg_reg[0]_rep__0_26    |               12 |             33 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/mult_valid_reg_3      | alw/controlReg_reg[0]_5            |               12 |             33 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/mult_valid_reg_14     | alw/controlReg_reg[0]_42           |               12 |             33 |         2.75 |
|  s_axi_aclk_IBUF_BUFG | alw/controlReg               | alw/axi_wready_i_1_n_30            |               14 |             34 |         2.43 |
|  s_axi_aclk_IBUF_BUFG | alw/axi_rd_en_reg_0          |                                    |               54 |            144 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | l3/n_0/siginst.s1/holdData_3 |                                    |               44 |            148 |         3.36 |
|  s_axi_aclk_IBUF_BUFG | l4/n_0/outvalid_reg_0        |                                    |               43 |            160 |         3.72 |
|  s_axi_aclk_IBUF_BUFG |                              |                                    |              153 |            260 |         1.70 |
|  s_axi_aclk_IBUF_BUFG | l2/n_0/siginst.s1/holdData_2 |                                    |              171 |            468 |         2.74 |
|  s_axi_aclk_IBUF_BUFG | l1/n_0/siginst.s1/holdData_1 |                                    |              156 |            493 |         3.16 |
+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+


