# â±ï¸ D Flip-Flop (Edge-Triggered)

## ğŸ“˜ Theory
The **D (Data or Delay) Flip-Flop** is one of the most commonly used sequential logic circuits.  
It stores a single bit of data and transfers the input **D** to the output **Q** on the **clock edge**.  

- **On rising edge of CLK (â†‘)** â†’ Q takes the value of D.  
- **If Reset = 0** â†’ Q is cleared to 0.  
- **If Reset = 1 and CLK doesnâ€™t trigger** â†’ Q retains its previous value.  

It eliminates the **invalid state problem** of the SR latch.

---

## ğŸ“ Truth Table

| CLK (â†‘ edge) | D | Reset | Q(next)   |
|--------------|---|-------|-----------|
|      â†‘       | 0 |   1   |     0     |
|      â†‘       | 1 |   1   |     1     |
|      -       | x |   1   | Q (Hold)  |
|      x       | x |   0   |     0     |

---

## ğŸ“ Code

[d_ff.v](d_ff.v) â€“ RTL Design  

[d_ff_tb.v](d_ff_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](d_ff_waveform.png)



Output Verified!
