# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_task2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:57 on Jan 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 19:31:58 on Jan 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:58 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 19:31:58 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:58 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 19:31:58 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/DE1_SoC_task2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:58 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/DE1_SoC_task2.sv 
# -- Compiling module DE1_SoC_task2
# -- Compiling module DE1_SoC_task2_testbench
# 
# Top level modules:
# 	DE1_SoC_task2_testbench
# End time: 19:31:58 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_task2_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_task2_testbench -Lf altera_mf_ver 
# Start time: 19:33:00 on Jan 19,2023
# Loading sv_std.std
# Loading work.DE1_SoC_task2_testbench
# Loading work.DE1_SoC_task2
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.counter
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/DE1_SoC_task2_testbench/CLOCK_PERIOD
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX0
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX1
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX2
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX3
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX4
add wave -position end  sim:/DE1_SoC_task2_testbench/HEX5
add wave -position end  sim:/DE1_SoC_task2_testbench/KEY
add wave -position end  sim:/DE1_SoC_task2_testbench/SW
add wave -position end  sim:/DE1_SoC_task2_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_task2_testbench/addr_w
add wave -position end  sim:/DE1_SoC_task2_testbench/data_in
add wave -position end  sim:/DE1_SoC_task2_testbench/write
add wave -position end  sim:/DE1_SoC_task2_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/DE1_SoC_task2.sv(84)
#    Time: 3250 ps  Iteration: 1  Instance: /DE1_SoC_task2_testbench
# Break in Module DE1_SoC_task2_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/DE1_SoC_task2.sv line 84
vsim work.seg7_testbench
# End time: 20:43:10 on Jan 25,2023, Elapsed time: 145:10:10
# Errors: 0, Warnings: 0
# vsim work.seg7_testbench 
# Start time: 20:43:11 on Jan 25,2023
# Loading sv_std.std
# Loading work.seg7_testbench
# Loading work.seg7
add wave -position end  sim:/seg7_testbench/HEX0
add wave -position end  sim:/seg7_testbench/HEX1
add wave -position end  sim:/seg7_testbench/HEX2
add wave -position end  sim:/seg7_testbench/HEX3
add wave -position end  sim:/seg7_testbench/HEX4
add wave -position end  sim:/seg7_testbench/HEX5
add wave -position end  sim:/seg7_testbench/addr_r
add wave -position end  sim:/seg7_testbench/addr_w
add wave -position end  sim:/seg7_testbench/data_in
add wave -position end  sim:/seg7_testbench/data_out
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/seg7.sv(56)
#    Time: 30 ps  Iteration: 0  Instance: /seg7_testbench
# Break in Module seg7_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/seg7.sv line 56
vsim work.counter_testbench
# End time: 20:44:49 on Jan 25,2023, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim work.counter_testbench 
# Start time: 20:44:49 on Jan 25,2023
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
add wave -position end  sim:/counter_testbench/CLOCK_50
add wave -position end  sim:/counter_testbench/CLOCK_PERIOD
add wave -position end  sim:/counter_testbench/addr_r
add wave -position end  sim:/counter_testbench/clk
add wave -position end  sim:/counter_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/counter.sv(58)
#    Time: 4450 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/counter.sv line 58
vsim work.ram32x4
# End time: 20:46:53 on Jan 25,2023, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim work.ram32x4 
# Start time: 20:46:53 on Jan 25,2023
# Loading work.ram32x4
# ** Error: (vsim-3033) C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/ram32x4.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram32x4 File: C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/ram32x4.v
#         Searched libraries:
#             C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.2/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:46:55 on Jan 25,2023, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
