WARNING: Hls::stream 'hls::stream<int, 0>.2' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 26 hls::stream() instances in the design is 0

C:\E\HLS\Lab\Lab_B\HLS_Lab_B\deadlock\proj\solution1\sim\verilog>set PATH= 

C:\E\HLS\Lab\Lab_B\HLS_Lab_B\deadlock\proj\solution1\sim\verilog>call C:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s example  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_autofifo_A_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_A_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_autofifo_B_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_B_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d10_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d1_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_1_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_proc_1_1
Compiling module xil_defaultlib.example_proc_1_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d10_S
Compiling module xil_defaultlib.example_fifo_w32_d1_S_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d1_S
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2_1
Compiling module xil_defaultlib.example_proc_2_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x
Compiling module xil_defaultlib.example_fifo_w32_d1_S_x_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d1_S_x
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0_shiftR...
Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0
Compiling module xil_defaultlib.example_fifo_w32_d1_S_x0_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d1_S_x0
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_autofifo_A_V
Compiling module xil_defaultlib.AESL_autofifo_B_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 23 12:14:44 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"
// RTL Simulation : 1 / 4 [151.72%] @ "1194000"
// RTL Simulation : 2 / 4 [151.72%] @ "1768000"
// RTL Simulation : 3 / 4 [151.72%] @ "2341000"
// RTL Simulation : 4 / 4 [100.00%] @ "2915000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2968150 ps : File "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.autotb.v" Line 272
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 23 12:14:51 2021...
WARNING: Hls::stream 'hls::stream<int, 0>.2' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 2 hls::stream() instances in the design is 0
