;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 0, @2
	SPL 0, 2
	SUB 10, 200
	ADD 2, 20
	DAT #30, #9
	ADD 2, 20
	JMP @270, @9
	JMP -1, @-20
	SPL 0, 2
	JMP -1, @-20
	JMZ 440, 9
	SPL <0, #2
	JMN 0, 2
	ADD @121, 106
	ADD 440, 9
	SUB @121, 106
	CMP @2, 2
	JMZ -1, @-20
	SUB @2, 2
	SPL <0, #2
	SUB #0, -40
	SUB #0, -40
	SPL 0, <402
	MOV -1, <-26
	MOV -1, <-26
	ADD @2, 2
	ADD @2, 2
	SPL @300, 90
	JMN 0, 2
	SPL 100, 207
	ADD @2, 2
	ADD 210, 330
	JMN 0, 2
	SPL 0, <402
	ADD 10, 20
	MOV -7, <-20
	SUB @2, 2
	JMN 0, 2
	ADD 10, 20
	SPL 0, <402
	CMP -207, <-128
	MOV -7, <-20
	SPL 180, 207
	MOV -7, <-20
	MOV -7, <-20
	SPL 180, 207
	MOV -7, <-20
