{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706188954764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706188954804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 21:22:34 2024 " "Processing started: Thu Jan 25 21:22:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706188954804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188954804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_top -c uart_loopback_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_top -c uart_loopback_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188954804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706188955525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706188955525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_wave/rom_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_wave/rom_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wave " "Found entity 1: rom_wave" {  } { { "ip_core/rom_wave/rom_wave.v" "" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/uart_loopback_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_loopback_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_loopback_top " "Found entity 1: uart_loopback_top" {  } { { "../rtl/uart_loopback_top.v" "" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_recv " "Found entity 1: uart_recv" {  } { { "../rtl/uart_recv.v" "" { Text "D:/diansai/fpga/rtl/uart_recv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "D:/diansai/fpga/rtl/uart_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/concat.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../rtl/concat.v" "" { Text "D:/diansai/fpga/rtl/concat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/diansai/fpga/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970126 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 key_ctrl.v(22) " "Verilog HDL Expression warning at key_ctrl.v(22): truncated literal to match 4 bits" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/diansai/fpga/rtl/key_ctrl.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1706188970126 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 key_ctrl.v(24) " "Verilog HDL Expression warning at key_ctrl.v(24): truncated literal to match 4 bits" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/diansai/fpga/rtl/key_ctrl.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1706188970126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/diansai/fpga/rtl/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds_ctrl.v(41) " "Verilog HDL information at dds_ctrl.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706188970136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/dds_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/dds_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_ctrl " "Found entity 1: dds_ctrl" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/diansai/fpga/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /diansai/fpga/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../rtl/dds.v" "" { Text "D:/diansai/fpga/rtl/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_loopback_top.v " "Can't analyze file -- file uart_loopback_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706188970146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_loopback_top " "Elaborating entity \"uart_loopback_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706188970241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_recv:u_uart_recv " "Elaborating entity \"uart_recv\" for hierarchy \"uart_recv:u_uart_recv\"" {  } { { "../rtl/uart_loopback_top.v" "u_uart_recv" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:concat_inst " "Elaborating entity \"concat\" for hierarchy \"concat:concat_inst\"" {  } { { "../rtl/uart_loopback_top.v" "concat_inst" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 concat.v(16) " "Verilog HDL assignment warning at concat.v(16): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/concat.v" "" { Text "D:/diansai/fpga/rtl/concat.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706188970276 "|uart_loopback_top|concat:concat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:dds_inst1 " "Elaborating entity \"dds\" for hierarchy \"dds:dds_inst1\"" {  } { { "../rtl/uart_loopback_top.v" "dds_inst1" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ctrl dds:dds_inst1\|dds_ctrl:dds_ctrl_inst " "Elaborating entity \"dds_ctrl\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\"" {  } { { "../rtl/dds.v" "dds_ctrl_inst" { Text "D:/diansai/fpga/rtl/dds.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 12 dds_ctrl.v(89) " "Verilog HDL assignment warning at dds_ctrl.v(89): truncated value with size 15 to match size of target (12)" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706188970306 "|uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 12 dds_ctrl.v(96) " "Verilog HDL assignment warning at dds_ctrl.v(96): truncated value with size 15 to match size of target (12)" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706188970306 "|uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wave dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst " "Elaborating entity \"rom_wave\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\"" {  } { { "../rtl/dds_ctrl.v" "rom_wave_inst" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_wave/rom_wave.v" "altsyncram_component" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_wave/rom_wave.v" "" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../matlab/wave_16384x8.mif " "Parameter \"init_file\" = \"../matlab/wave_16384x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706188970437 ""}  } { { "ip_core/rom_wave/rom_wave.v" "" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706188970437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ga1 " "Found entity 1: altsyncram_9ga1" {  } { { "db/altsyncram_9ga1.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ga1 dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated " "Elaborating entity \"altsyncram_9ga1\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_9ga1.tdf" "rden_decode" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188970878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188970878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_9ga1.tdf" "mux2" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl_inst " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl_inst\"" {  } { { "../rtl/uart_loopback_top.v" "key_ctrl_inst" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_ctrl:key_ctrl_inst\|key_filter:key_filter_inst3 " "Elaborating entity \"key_filter\" for hierarchy \"key_ctrl:key_ctrl_inst\|key_filter:key_filter_inst3\"" {  } { { "../rtl/key_ctrl.v" "key_filter_inst3" { Text "D:/diansai/fpga/rtl/key_ctrl.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188970928 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "wave_sel dds_ctrl_inst 1 4 " "Port \"wave_sel\" on the entity instantiation of \"dds_ctrl_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "../rtl/dds.v" "dds_ctrl_inst" { Text "D:/diansai/fpga/rtl/dds.v" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1706188970978 "|uart_loopback_top|dds:dds_inst1|dds_ctrl:dds_ctrl_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6624 " "Found entity 1: altsyncram_6624" {  } { { "db/altsyncram_6624.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_6624.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188973559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188973559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188973849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188973849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188973999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188973999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188974762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188974762 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706188975494 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706188975714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.25.21:23:01 Progress: Loading sld3ba01d81/alt_sld_fab_wrapper_hw.tcl " "2024.01.25.21:23:01 Progress: Loading sld3ba01d81/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188981539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188987046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188987228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188996896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188997050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188997203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188997397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188997404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188997405 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706188998137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3ba01d81/alt_sld_fab.v" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/diansai/fpga/quartus_prj/db/ip/sld3ba01d81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706188998921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706188998921 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|Mult0\"" {  } { { "../rtl/dds_ctrl.v" "Mult0" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706189000968 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dds:dds_inst2\|dds_ctrl:dds_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dds:dds_inst2\|dds_ctrl:dds_ctrl_inst\|Mult0\"" {  } { { "../rtl/dds_ctrl.v" "Mult0" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706189000968 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1706189000968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189001081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706189001081 ""}  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706189001081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189001201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189001270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189001359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tgh " "Found entity 1: add_sub_tgh" {  } { { "db/add_sub_tgh.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/add_sub_tgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706189001452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706189001452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189001548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706189002056 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706189002161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706189002161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189002849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706189004111 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"dds:dds_inst1\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9ga1.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_wave/rom_wave.v" "" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 81 0 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 121 0 0 } } { "../rtl/dds.v" "" { Text "D:/diansai/fpga/rtl/dds.v" 25 0 0 } } { "../rtl/uart_loopback_top.v" "" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 70 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189004119 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dds:dds_inst2\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"dds:dds_inst2\|dds_ctrl:dds_ctrl_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_9ga1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9ga1.tdf" "" { Text "D:/diansai/fpga/quartus_prj/db/altsyncram_9ga1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/learning/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_wave/rom_wave.v" "" { Text "D:/diansai/fpga/quartus_prj/ip_core/rom_wave/rom_wave.v" 81 0 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/diansai/fpga/rtl/dds_ctrl.v" 121 0 0 } } { "../rtl/dds.v" "" { Text "D:/diansai/fpga/rtl/dds.v" 25 0 0 } } { "../rtl/uart_loopback_top.v" "" { Text "D:/diansai/fpga/rtl/uart_loopback_top.v" 81 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189004119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/diansai/fpga/quartus_prj/output_files/uart_loopback_top.map.smsg " "Generated suppressed messages file D:/diansai/fpga/quartus_prj/output_files/uart_loopback_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706189004452 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 67 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1706189006177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706189006214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706189006214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1682 " "Implemented 1682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706189006595 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706189006595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1603 " "Implemented 1603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706189006595 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706189006595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706189006595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706189006632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 21:23:26 2024 " "Processing ended: Thu Jan 25 21:23:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706189006632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706189006632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706189006632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706189006632 ""}
