Analysis & Synthesis report for KBDINTF
Thu Aug 20 11:49:30 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur2_st
 11. State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur1_st
 12. State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|data_type
 13. State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur_st
 14. State Machine - |TOP_KBD_DEMO|KBDINTF:inst|lpf:inst5|cur_st
 15. State Machine - |TOP_KBD_DEMO|KBDINTF:inst|bitrec:inst4|cur_st
 16. State Machine - |TOP_KBD_DEMO|KBDINTF:inst|byterec:inst3|present_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for KBDINTF:inst|bitrec:inst4
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: keyToggle_decoder:inst4
 26. Parameter Settings for User Entity Instance: KBDINTF:inst|lpf:inst5
 27. Parameter Settings for User Entity Instance: keyToggle_decoder:inst3
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. SignalTap II Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 32. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 20 11:49:29 2020       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; KBDINTF                                     ;
; Top-level Entity Name           ; TOP_KBD_DEMO                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 827                                         ;
; Total pins                      ; 7                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 425,984                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_KBD_DEMO       ; KBDINTF            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; rtl/KBDINTF.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBDINTF.bdf                                                    ;             ;
; rtl/lpf.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/lpf.sv                                                         ;             ;
; rtl/bitrec.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/bitrec.sv                                                      ;             ;
; rtl/byterec.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/byterec.sv                                                     ;             ;
; rtl/TOP_KBD_DEMO.bdf                                               ; yes             ; User Block Diagram/Schematic File            ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/TOP_KBD_DEMO.bdf                                               ;             ;
; rtl/keyToggle_decoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/keyToggle_decoder.sv                                           ;             ;
; rtl/KBD_EMULATOR.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_bl84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/altsyncram_bl84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/decode_8la.tdf                                                  ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/mux_5hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_v8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sldf2d55fbb/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 489            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 614            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 124            ;
;     -- 5 input functions                    ; 128            ;
;     -- 4 input functions                    ; 63             ;
;     -- <=3 input functions                  ; 297            ;
;                                             ;                ;
; Dedicated logic registers                   ; 827            ;
;                                             ;                ;
; I/O pins                                    ; 7              ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 425984         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 498            ;
; Total fan-out                               ; 6925           ;
; Average fan-out                             ; 4.57           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_KBD_DEMO                                                                                                                           ; 614 (0)             ; 827 (0)                   ; 425984            ; 0          ; 7    ; 0            ; |TOP_KBD_DEMO                                                                                                                                                                                                                                                                                                                                            ; TOP_KBD_DEMO                      ; work         ;
;    |KBDINTF:inst|                                                                                                                       ; 62 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|KBDINTF:inst                                                                                                                                                                                                                                                                                                                               ; KBDINTF                           ; work         ;
;       |bitrec:inst4|                                                                                                                    ; 37 (37)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                                                  ; bitrec                            ; work         ;
;       |byterec:inst3|                                                                                                                   ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                                                 ; byterec                           ; work         ;
;       |lpf:inst5|                                                                                                                       ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                                                     ; lpf                               ; work         ;
;    |KBD_EMULATOR:inst1|                                                                                                                 ; 163 (163)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1                                                                                                                                                                                                                                                                                                                         ; KBD_EMULATOR                      ; work         ;
;    |keyToggle_decoder:inst3|                                                                                                            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|keyToggle_decoder:inst3                                                                                                                                                                                                                                                                                                                    ; keyToggle_decoder                 ; work         ;
;    |keyToggle_decoder:inst4|                                                                                                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|keyToggle_decoder:inst4                                                                                                                                                                                                                                                                                                                    ; keyToggle_decoder                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 292 (2)             ; 582 (26)                  ; 425984            ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 290 (0)             ; 556 (0)                   ; 425984            ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 290 (67)            ; 556 (142)                 ; 425984            ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 425984            ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_bl84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 425984            ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bl84:auto_generated                                                                                                                                                 ; altsyncram_bl84                   ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bl84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                        ; work         ;
;                   |mux_5hb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bl84:auto_generated|mux_5hb:mux3                                                                                                                                    ; mux_5hb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 17 (1)              ; 81 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 13 (0)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 13 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 56 (11)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 13           ; 32768        ; 13           ; 425984 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur2_st                                ;
+------------------------+------------------+--------------------+------------------------+
; Name                   ; cur2_st.IDLE2_ST ; cur2_st.wait80u_ST ; cur2_st.Data_Trnsmt_ST ;
+------------------------+------------------+--------------------+------------------------+
; cur2_st.IDLE2_ST       ; 0                ; 0                  ; 0                      ;
; cur2_st.Data_Trnsmt_ST ; 1                ; 0                  ; 1                      ;
; cur2_st.wait80u_ST     ; 1                ; 1                  ; 0                      ;
+------------------------+------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur1_st                                            ;
+--------------------+--------------------+-------------------+--------------------+------------------+
; Name               ; cur1_st.high40u_ST ; cur1_st.low40u_ST ; cur1_st.wait20u_ST ; cur1_st.IDLE1_ST ;
+--------------------+--------------------+-------------------+--------------------+------------------+
; cur1_st.IDLE1_ST   ; 0                  ; 0                 ; 0                  ; 0                ;
; cur1_st.wait20u_ST ; 0                  ; 0                 ; 1                  ; 1                ;
; cur1_st.low40u_ST  ; 0                  ; 1                 ; 0                  ; 1                ;
; cur1_st.high40u_ST ; 1                  ; 0                 ; 0                  ; 1                ;
+--------------------+--------------------+-------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|data_type                              ;
+------------------------+------------------------+-------------------+-------------------+
; Name                   ; data_type.keycode_type ; data_type.F0_type ; data_type.E0_type ;
+------------------------+------------------------+-------------------+-------------------+
; data_type.E0_type      ; 0                      ; 0                 ; 0                 ;
; data_type.keycode_type ; 1                      ; 0                 ; 1                 ;
; data_type.F0_type      ; 0                      ; 1                 ; 1                 ;
+------------------------+------------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBD_EMULATOR:inst1|cur_st                                                                                                                                                             ;
+------------------------------+------------------------+------------------------+------------------------------+-----------------------+------------------------------+-----------------------------+----------------+
; Name                         ; cur_st.F0break_Trns_ST ; cur_st.E0break_Trns_ST ; cur_st.keycode_break_Trns_ST ; cur_st.E0make_Trns_ST ; cur_st.wait_between_chars_ST ; cur_st.keycode_make_Trns_ST ; cur_st.IDLE_ST ;
+------------------------------+------------------------+------------------------+------------------------------+-----------------------+------------------------------+-----------------------------+----------------+
; cur_st.IDLE_ST               ; 0                      ; 0                      ; 0                            ; 0                     ; 0                            ; 0                           ; 0              ;
; cur_st.keycode_make_Trns_ST  ; 0                      ; 0                      ; 0                            ; 0                     ; 0                            ; 1                           ; 1              ;
; cur_st.wait_between_chars_ST ; 0                      ; 0                      ; 0                            ; 0                     ; 1                            ; 0                           ; 1              ;
; cur_st.E0make_Trns_ST        ; 0                      ; 0                      ; 0                            ; 1                     ; 0                            ; 0                           ; 1              ;
; cur_st.keycode_break_Trns_ST ; 0                      ; 0                      ; 1                            ; 0                     ; 0                            ; 0                           ; 1              ;
; cur_st.E0break_Trns_ST       ; 0                      ; 1                      ; 0                            ; 0                     ; 0                            ; 0                           ; 1              ;
; cur_st.F0break_Trns_ST       ; 1                      ; 0                      ; 0                            ; 0                     ; 0                            ; 0                           ; 1              ;
+------------------------------+------------------------+------------------------+------------------------------+-----------------------+------------------------------+-----------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+-----------------------------------------------+
; Name        ; cur_st.ONE                                    ;
+-------------+-----------------------------------------------+
; cur_st.ZERO ; 0                                             ;
; cur_st.ONE  ; 1                                             ;
+-------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBDINTF:inst|bitrec:inst4|cur_st                                                       ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_KBD_DEMO|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                             ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; KBDINTF:inst|bitrec:inst4|cur_st.NEW_DATA_ST ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[0]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[8]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[7]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[6]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[5]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[4]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[3]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[2]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[1]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cur_st.CHK_DATA_ST ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cur_st.LOW_CLK_ST  ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|shift_reg[9]       ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cntr[3]            ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cntr[2]            ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cntr[1]            ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cntr[0]            ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cur_st.IDLE_ST     ; yes                                                              ; yes                                        ;
; KBDINTF:inst|bitrec:inst4|cur_st.HI_CLK_ST   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19    ;                                                                  ;                                            ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; KBD_EMULATOR:inst1|Data[5]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; KBD_EMULATOR:inst1|Data[1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; KBD_EMULATOR:inst1|Data[8]                                                                                                                                                              ; Merged with KBD_EMULATOR:inst1|Data[4]                                                                                                                                                              ;
; KBD_EMULATOR:inst1|Data[3]                                                                                                                                                              ; Merged with KBD_EMULATOR:inst1|Data[0]                                                                                                                                                              ;
; KBD_EMULATOR:inst1|cur1_st~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; KBD_EMULATOR:inst1|cur1_st~5                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; KBD_EMULATOR:inst1|cur_st~4                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; KBD_EMULATOR:inst1|cur_st~5                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; KBD_EMULATOR:inst1|cur_st~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|bitrec:inst4|cur_st~4                                                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|bitrec:inst4|cur_st~5                                                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|byterec:inst3|present_state~4                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|byterec:inst3|present_state~5                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|byterec:inst3|present_state~6                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; KBDINTF:inst|byterec:inst3|present_state~7                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; KBD_EMULATOR:inst1|data_type.E0_type                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 16                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 34                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 827   ;
; Number of registers using Synchronous Clear  ; 191   ;
; Number of registers using Synchronous Load   ; 170   ;
; Number of registers using Asynchronous Clear ; 402   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 481   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KBD_EMULATOR:inst1|KBD_DAT                                                                                                                                                                                                                                                                                                      ; 4       ;
; KBD_EMULATOR:inst1|KBD_CLK                                                                                                                                                                                                                                                                                                      ; 7       ;
; KBD_EMULATOR:inst1|triggerN                                                                                                                                                                                                                                                                                                     ; 5       ;
; KBD_EMULATOR:inst1|first_char                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_KBD_DEMO|keyToggle_decoder:inst3|keyIsPressed                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 25 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; Yes        ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1|between_chars_cntr[23]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1|time_cntr[0]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1|Trans_time_cntr[0]                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1|Selector96                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |TOP_KBD_DEMO|KBD_EMULATOR:inst1|Selector72                                                                                                                                                                                                                                                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |TOP_KBD_DEMO|KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_KBD_DEMO|KBDINTF:inst|byterec:inst3|Selector3                                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TOP_KBD_DEMO|KBDINTF:inst|bitrec:inst4|Selector4                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0]                                                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TOP_KBD_DEMO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |TOP_KBD_DEMO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for KBDINTF:inst|bitrec:inst4                 ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; cur_st.IDLE_ST     ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_st.LOW_CLK_ST  ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_st.HI_CLK_ST   ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_st.CHK_DATA_ST ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_st.NEW_DATA_ST ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[3]            ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[2]            ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[1]            ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[0]            ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nxt_st.IDLE_ST     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nxt_st.IDLE_ST     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nxt_st.LOW_CLK_ST  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nxt_st.LOW_CLK_ST  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nxt_st.HI_CLK_ST   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nxt_st.HI_CLK_ST   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nxt_st.CHK_DATA_ST ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nxt_st.CHK_DATA_ST ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nxt_st.NEW_DATA_ST ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nxt_st.NEW_DATA_ST ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nextCntr[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nextCntr[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nextCntr[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nextCntr[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nextCntr[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nextCntr[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; nextCntr[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; nextCntr[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[0]       ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyToggle_decoder:inst4 ;
+----------------+-----------+-----------------------------------------+
; Parameter Name ; Value     ; Type                                    ;
+----------------+-----------+-----------------------------------------+
; KEY_VALUE      ; 101110100 ; Unsigned Binary                         ;
+----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBDINTF:inst|lpf:inst5 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyToggle_decoder:inst3 ;
+----------------+-----------+-----------------------------------------+
; Parameter Name ; Value     ; Type                                    ;
+----------------+-----------+-----------------------------------------+
; KEY_VALUE      ; 000101001 ; Unsigned Binary                         ;
+----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 13                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 13                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                    ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                ; Untyped        ;
; sld_segment_size                                ; 32768                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                 ; String         ;
; sld_inversion_mask_length                       ; 68                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 13                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 13                  ; 13               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 86                          ;
;     ENA               ; 5                           ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SCLR      ; 53                          ;
;     ENA CLR SLD       ; 1                           ;
; arriav_lcell_comb     ; 231                         ;
;     arith             ; 66                          ;
;         1 data inputs ; 66                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 163                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.52                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 582                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 73                                                     ;
;     ENA               ; 93                                                     ;
;     ENA CLR           ; 90                                                     ;
;     ENA CLR SCLR      ; 46                                                     ;
;     ENA SCLR          ; 43                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 44                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 145                                                    ;
; arriav_lcell_comb     ; 292                                                    ;
;     arith             ; 106                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 101                                                    ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 186                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 16                                                     ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 13                                                     ;
;         4 data inputs ; 25                                                     ;
;         5 data inputs ; 57                                                     ;
;         6 data inputs ; 65                                                     ;
; boundary_port         ; 149                                                    ;
; stratixv_ram_block    ; 52                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.55                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                          ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                              ; N/A     ;
; brake                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|present_state.new_break_ST ; N/A     ;
; brake                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|present_state.new_break_ST ; N/A     ;
; keyCode[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[0]                 ; N/A     ;
; keyCode[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[0]                 ; N/A     ;
; keyCode[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[1]                 ; N/A     ;
; keyCode[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[1]                 ; N/A     ;
; keyCode[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[2]                 ; N/A     ;
; keyCode[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[2]                 ; N/A     ;
; keyCode[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[3]                 ; N/A     ;
; keyCode[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[3]                 ; N/A     ;
; keyCode[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[4]                 ; N/A     ;
; keyCode[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[4]                 ; N/A     ;
; keyCode[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[5]                 ; N/A     ;
; keyCode[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[5]                 ; N/A     ;
; keyCode[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[6]                 ; N/A     ;
; keyCode[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[6]                 ; N/A     ;
; keyCode[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[7]                 ; N/A     ;
; keyCode[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[7]                 ; N/A     ;
; keyCode[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[8]                 ; N/A     ;
; keyCode[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|keyCode[8]                 ; N/A     ;
; keyIsPressed         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyToggle_decoder:inst3|keyIsPressed                  ; N/A     ;
; keyIsPressed         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyToggle_decoder:inst3|keyIsPressed                  ; N/A     ;
; keyToggle            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyToggle_decoder:inst4|keyToggle                     ; N/A     ;
; keyToggle            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyToggle_decoder:inst4|keyToggle                     ; N/A     ;
; make                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|present_state.new_make_ST  ; N/A     ;
; make                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KBDINTF:inst|byterec:inst3|present_state.new_make_ST  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Aug 20 11:48:36 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KBD -c KBDINTF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/random.sv
    Info (12023): Found entity 1: random File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_kbd_demo.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_random.bdf
    Info (12023): Found entity 1: TOP_RANDOM
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hexss.sv
    Info (12023): Found entity 1: HexSS File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/HexSS.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_kbdintf.bdf
    Info (12023): Found entity 1: TOP_KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/kbd_emulator.sv
    Info (12023): Found entity 1: KBD_EMULATOR File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/byterec.sv Line: 37
Info (12127): Elaborating entity "TOP_KBD_DEMO" for the top level hierarchy
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "keyToggle_decoder:inst4"
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "KBDINTF:inst|bitrec:inst4"
Warning (10230): Verilog HDL assignment warning at bitrec.sv(65): truncated value with size 32 to match size of target (4) File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/bitrec.sv Line: 65
Info (12128): Elaborating entity "lpf" for hierarchy "KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "KBD_EMULATOR" for hierarchy "KBD_EMULATOR:inst1"
Warning (10036): Verilog HDL or VHDL warning at KBD_EMULATOR.sv(55): object "between_chars_delay" assigned a value but never read File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv Line: 55
Warning (10230): Verilog HDL assignment warning at KBD_EMULATOR.sv(93): truncated value with size 32 to match size of target (25) File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv Line: 93
Warning (10230): Verilog HDL assignment warning at KBD_EMULATOR.sv(164): truncated value with size 32 to match size of target (25) File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv Line: 164
Warning (10230): Verilog HDL assignment warning at KBD_EMULATOR.sv(167): truncated value with size 32 to match size of target (25) File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/rtl/KBD_EMULATOR.sv Line: 167
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "keyToggle_decoder:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bl84.tdf
    Info (12023): Found entity 1: altsyncram_bl84 File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/altsyncram_bl84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/mux_5hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.08.20.11:49:08 Progress: Loading sldf2d55fbb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2d55fbb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/db/ip/sldf2d55fbb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/KBDINTF.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1091 logic cells
    Info (21064): Implemented 52 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Thu Aug 20 11:49:30 2020
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/TECHNION/gitLab/Lab/4/DebugLabSchematics/KBDINTF.map.smsg.


