# Implementation of RISC-V CPU with external debug support

This repository hosts the source code, documentation, and materials for the Bachelor of Science thesis titled **"Implementation of RISC-V CPU with External Debug Support"** conducted at *School of Electrical Engineering, University of Belgrade*. Supervised by *professor PhD Zaharije RadivojeviÄ‡*, the project explores the development of a RISC-V CPU with external debug capabilities. For detailed information, please refer to:

[**Thesis**](thesis/DiplomskiRad_LPremovic.pdf)  
[**Presentation**](demo/Prezentacija.pdf)  
[**Demo Video**](https://lazar2222.github.io/resources/projects/riscv_debug_demo)  