INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/facultateAn2/CN1/lab3_4/aparat_cafea/aparat_cafea/aparat_cafea.srcs/sources_1/new/cafea.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cafea
WARNING: [VRFC 10-3676] redeclaration of ansi port 'B' is not allowed [/home/ghostpants/Documents/facultateAn2/CN1/lab3_4/aparat_cafea/aparat_cafea/aparat_cafea.srcs/sources_1/new/cafea.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/facultateAn2/CN1/lab3_4/aparat_cafea/aparat_cafea/aparat_cafea.srcs/sim_1/new/cafea_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cafea_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/ghostpants/Documents/facultateAn2/CN1/lab3_4/aparat_cafea/aparat_cafea/aparat_cafea.srcs/sim_1/new/cafea_sim.v:42]
