# FPGA_CNN_accelerator
Source folder contains verilog and testbench code. Top file is a 4x4x3x3 convolutional kernel design with 72 Arithmetic Units through pruning redundant connections and quatificating.
