<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 513, 69, 0, 0, 33, 0, 0, 0, 'opacity: 0.1', 492, 'opacity: 0.1', 223, 'opacity: 0.1'],
      ['top.sv', 0, 513, 108, 0, 0, 70, 0, 0, 0, 'opacity: 0.1', 587, 'opacity: 0.1', 233, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 58, 110, 53, 0, 0, 129, 'opacity: 0.1', 474, 'opacity: 0.1', 158, 'opacity: 0.1'],
      ['SV Total', 0, 513, 108, 58, 110, 123, 0, 0, 129, 'opacity: 0.1', 1061, 'opacity: 0.1', 391, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;





</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For $reset.
</span><span class="tlx_declarations">logic L0_reset_a0;

</span><span class="tlx_comments">// For $val.
</span><span class="tlx_declarations">logic [31:0] L0_val_a0,
             L0_val_a1,
             L0_val_a2;


</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">
   // For $val.
   </span><span class="tlx_staging">always_ff @(posedge clk) L0_val_a1[31:0] &lt;= L0_val_a0[31:0];
   always_ff @(posedge clk) L0_val_a2[31:0] &lt;= L0_val_a1[31:0];



</span><span class="tlx_structure">endgenerate




</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS

      logic  \@0$reset ;
      assign \@0$reset = L0_reset_a0;
      logic [31:0] \@0$val ;
      assign \@0$val = L0_val_a0;


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
   </span><span class="tlx_comments">// A simple example of a SV testbench and a TLV DUT.
   // Note that Verilator (compiler/simulator) only supports synthesizable SystemVerilog.

   // Testbench.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */  // Expanded in Nav-TLV pane.
      </span><span class="tlx_untouched">logic run;          </span><span class="tlx_comments">// Assert to start the series.
      </span><span class="tlx_untouched">logic [31:0] val;   </span><span class="tlx_comments">// The value from the Fibonacci Series.

      </span><span class="tlx_untouched">assign run = cyc_cnt &gt;= 5;
      dut dut(clk, reset, run, val);

      </span><span class="tlx_comments">// Pass if Fibinocci value is correct after hardcoded # cycles; fail o/w.
      </span><span class="tlx_untouched">assign passed = cyc_cnt == 32'h10 &amp;&amp; val == 32'h179;
      assign failed = cyc_cnt &gt;  32'h10;
   endmodule


   </span><span class="tlx_comments">// DUT.
   </span><span class="tlx_untouched">module dut(input logic clk, input logic reset, input logic run, output logic [31:0] val);
</span><span class="tlx_structure">\TLV
   </span><span class="tlx_logic">$reset = *reset;

   </span><span class="tlx_comments">// Fibonacci.
   </span><span class="tlx_logic">$val[31:0] = ($reset || ! *run) ? 1 : &gt;&gt;1$val + &gt;&gt;2$val;
   *val = $val;
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV
   // A simple example of a SV testbench and a TLV DUT.
   // Note that Verilator (compiler/simulator) only supports synthesizable SystemVerilog.

   // Testbench.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */  // Expanded in Nav-TLV pane.
      </span><span class="tlx_untouched">logic run;          </span><span class="tlx_comments">// Assert to start the series.
      </span><span class="tlx_untouched">logic [31:0] val;   </span><span class="tlx_comments">// The value from the Fibonacci Series.

      </span><span class="tlx_untouched">assign run = cyc_cnt &gt;= 5;
      dut dut(clk, reset, run, val);

      </span><span class="tlx_comments">// Pass if Fibinocci value is correct after hardcoded # cycles; fail o/w.
      </span><span class="tlx_untouched">assign passed = cyc_cnt == 32'h10 &amp;&amp; val == 32'h179;
      assign failed = cyc_cnt &gt;  32'h10;
   endmodule


   </span><span class="tlx_comments">// DUT.
   </span><span class="tlx_untouched">module dut(input logic clk, input logic reset, input logic run, output logic [31:0] val);
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV
   </span><span class="tlx_logic">assign L0_reset_a0 = reset;

   </span><span class="tlx_comments">// Fibonacci.
   </span><span class="tlx_logic">assign L0_val_a0[31:0] = (L0_reset_a0 || ! run) ? 1 : L0_val_a1 + L0_val_a2;
   assign val = L0_val_a0; </span><span class="tlx_structure">endgenerate
</span><span class="tlx_comments">//_\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
