// Seed: 3316656779
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    output supply0 module_0,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    output tri id_8
    , id_17,
    input tri0 id_9,
    output supply1 id_10,
    input wire id_11,
    output logic id_12,
    output tri0 id_13,
    input tri id_14,
    output supply1 id_15
);
  always repeat (-1'd0) #(-1) id_12 <= id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output wand  id_2,
    output wire  id_3
);
  always @(posedge 1'h0 or id_1)
    @(posedge id_1#(.id_1(1)
    ))
    begin : LABEL_0
      id_0 = id_1 - id_1;
    end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_2
  );
endmodule
