module count_down(clock_div, reset, state, count);
input clock_div, reset;
intput [1:0] state;
output reg [3:0] count;
reg [3:0] tmp;

always@(posedge clock_div or negedge reset)
begin
	if(!reset) // reset == 0
		count = 4'b0000;
        state = 0;
	else // reset == 1
	begin
		if(state == 0)
			count = count - 1;
		else if(state == 1)
			count = count - 1;
        else (state == 2)
            count 
	end
end
endmodule
