
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001254                       # Number of seconds simulated
sim_ticks                                  1254302000                       # Number of ticks simulated
final_tick                               2255694814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29033874                       # Simulator instruction rate (inst/s)
host_op_rate                                 29033810                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              371660891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.37                       # Real time elapsed on the host
sim_insts                                    97984743                       # Number of instructions simulated
sim_ops                                      97984743                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       455360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1001536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1456896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       455360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        455360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       608064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          608064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9501                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9501                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    363038566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    798480749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1161519315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    363038566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363038566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       484782772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            484782772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       484782772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    363038566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    798480749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646302087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9501                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9501                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1453632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  606784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1456896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               608064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              511                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1254271000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.984086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.973266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.616144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3670     45.63%     45.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2028     25.21%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          659      8.19%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          322      4.00%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          210      2.61%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      1.90%     87.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          130      1.62%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      1.31%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          766      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.755973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.784769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.427421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             52      8.87%      8.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           164     27.99%     36.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            78     13.31%     50.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            68     11.60%     61.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            62     10.58%     72.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            46      7.85%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            37      6.31%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            19      3.24%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      2.73%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      1.54%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.37%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      1.19%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      1.02%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.68%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.34%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           586                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.602255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              536     91.47%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.51%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      6.66%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           586                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    411109500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               836978250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18100.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36850.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1158.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1161.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38874.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30119040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16434000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37700640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81878160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            815451975                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             36999000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1104796215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.125748                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     56791000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1155486500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30686040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16743375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90885600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23632560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81878160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            829226025                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             24916500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1097968260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            875.680140                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     36129250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1175870750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1142419000     91.23%     91.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1623000      0.13%     91.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               108196000      8.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1252238000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          881949500     70.43%     70.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            370281500     29.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18285                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.943724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.399994                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.600006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.047656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.952344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1186237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1186237                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133963                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58716                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2208                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2208                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2377                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2377                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192679                       # number of overall hits
system.cpu.dcache.overall_hits::total          192679                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26796                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67523                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          404                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94319                       # number of overall misses
system.cpu.dcache.overall_misses::total         94319                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1655002249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1655002249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5035320673                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5035320673                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28522750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28522750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6690322922                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6690322922                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6690322922                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6690322922                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286998                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166684                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534882                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.154671                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154671                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328640                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61763.033624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61763.033624                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74571.933608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74571.933608                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 70600.866337                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70600.866337                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        34001                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70932.928911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70932.928911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70932.928911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70932.928911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       391831                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.911897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10987                       # number of writebacks
system.cpu.dcache.writebacks::total             10987                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17817                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58430                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76247                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18072                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    642792001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    642792001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    780826044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    780826044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15299250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15299250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1423618045                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1423618045                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1423618045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1423618045                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062969                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71588.372981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71588.372981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85871.114484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85871.114484                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 68300.223214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68300.223214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78774.792220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78774.792220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78774.792220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78774.792220                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10490                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.759427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.580648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.037670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.721757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            340436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           340436                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152455                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152455                       # number of overall hits
system.cpu.icache.overall_hits::total          152455                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12513                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12513                       # number of overall misses
system.cpu.icache.overall_misses::total         12513                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    772347499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    772347499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    772347499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    772347499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    772347499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    772347499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164968                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075851                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075851                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61723.607368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61723.607368                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61723.607368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61723.607368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61723.607368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61723.607368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2294                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.820513                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2013                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2013                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2013                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2013                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10500                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10500                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10500                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10500                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10500                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10500                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    641565251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    641565251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    641565251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    641565251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    641565251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    641565251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063649                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063649                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063649                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063649                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61101.452476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61101.452476                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61101.452476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61101.452476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61101.452476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61101.452476                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23889                       # number of replacements
system.l2.tags.tagsinuse                  2383.332958                       # Cycle average of tags in use
system.l2.tags.total_refs                        7553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.316171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      878.263963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        114.343346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        183.301669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   583.461329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   623.962651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.120972                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    669153                       # Number of tag accesses
system.l2.tags.data_accesses                   669153                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3373                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1902                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5275                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10987                       # number of Writeback hits
system.l2.Writeback_hits::total                 10987                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   735                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2637                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6010                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3373                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2637                       # number of overall hits
system.l2.overall_hits::total                    6010                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7299                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14414                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8351                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15650                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22765                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7115                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15650                       # number of overall misses
system.l2.overall_misses::total                 22765                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    595565750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    628018500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1223584250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    762763250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     762763250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    595565750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1390781750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1986347500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    595565750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1390781750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1986347500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19689                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10987                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10987                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9086                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18287                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28775                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18287                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28775                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.678394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.793283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.732084                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.919106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919106                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.678394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.855799                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791138                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.678394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.855799                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791138                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83705.657063                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86041.718044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84888.597891                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91337.953538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91337.953538                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83705.657063                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88867.843450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87254.447617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83705.657063                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88867.843450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87254.447617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9502                       # number of writebacks
system.l2.writebacks::total                      9502                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14414                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8351                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22765                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    506298750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    536634000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1042932750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       125006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       125006                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    659452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    659452750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    506298750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1196086750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1702385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    506298750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1196086750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1702385500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.678394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.793283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.732084                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.919106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.919106                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.678394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.855799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.678394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.855799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791138                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71159.346451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73521.578298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72355.539753                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17858                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17858                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78966.920129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78966.920129                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71159.346451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76427.268371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74780.825829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71159.346451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76427.268371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74780.825829                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14414                       # Transaction distribution
system.membus.trans_dist::ReadResp              14413                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9501                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2064960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2064968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2064968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32275                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76301500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120938493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          246005                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       204056                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11311                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       180900                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83888                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.372582                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14289                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          505                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               198871                       # DTB read hits
system.switch_cpus.dtb.read_misses               2991                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60687                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136789                       # DTB write hits
system.switch_cpus.dtb.write_misses              1135                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25161                       # DTB write accesses
system.switch_cpus.dtb.data_hits               335660                       # DTB hits
system.switch_cpus.dtb.data_misses               4126                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85848                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60453                       # ITB hits
system.switch_cpus.itb.fetch_misses               944                       # ITB misses
system.switch_cpus.itb.fetch_acv                   37                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61397                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2508604                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       439862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1272001                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              246005                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        98177                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1342326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32372                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        22035                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164968                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1821126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.698470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.013951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1582324     86.89%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16197      0.89%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            29077      1.60%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18164      1.00%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46145      2.53%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10318      0.57%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18158      1.00%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7904      0.43%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92839      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1821126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.098065                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.507055                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           313435                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1305551                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152722                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34577                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14840                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12497                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1377                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1078312                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4378                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14840                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           331574                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          497996                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       516807                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167978                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        291930                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1023617                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           988                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28685                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15665                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         215467                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       684140                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1309825                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1306580                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2828                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493840                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           190292                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31926                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3587                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            234233                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34860                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21337                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             936505                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            893595                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1549                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       236582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18571                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1821126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.490683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.203885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1453092     79.79%     79.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146937      8.07%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73184      4.02%     91.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59727      3.28%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46487      2.55%     97.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23513      1.29%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11771      0.65%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4350      0.24%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2065      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1821126                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1368      4.47%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17837     58.27%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11405     37.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        520210     58.22%     58.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          762      0.09%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211409     23.66%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139944     15.66%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         893595                       # Type of FU issued
system.switch_cpus.iq.rate                   0.356212                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30610                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034255                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3631790                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1196887                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       833143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8684                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4494                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4131                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         919216                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4529                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7580                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54378                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1035                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18463                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34060                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14840                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          230529                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        230276                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       983689                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192742                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147265                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21922                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        228446                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1035                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13979                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        880670                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203071                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12924                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19875                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               341425                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119416                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138354                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.351060                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 844642                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                837274                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403749                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            540823                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.333761                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746546                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       232820                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12746                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1780454                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.416693                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.342761                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1509297     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126727      7.12%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49747      2.79%     94.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21355      1.20%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22541      1.27%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8208      0.46%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6896      0.39%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6428      0.36%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29255      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1780454                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741902                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267166                       # Number of memory references committed
system.switch_cpus.commit.loads                138364                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98737                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712678                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433568     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142552     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129148     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29255                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2708708                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1990545                       # The number of ROB writes
system.switch_cpus.timesIdled                    7011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  687478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727227                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.449547                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.449547                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.289893                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.289893                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1164148                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          577151                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2710                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25412                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19701                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19699                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9086                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       671232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1873416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2544648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39785                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39785    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39785                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30880000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17150249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29832506                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.154310                       # Number of seconds simulated
sim_ticks                                154309614500                       # Number of ticks simulated
final_tick                               2411248657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 639092                       # Simulator instruction rate (inst/s)
host_op_rate                                   639092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              153097213                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741396                       # Number of bytes of host memory used
host_seconds                                  1007.92                       # Real time elapsed on the host
sim_insts                                   644152762                       # Number of instructions simulated
sim_ops                                     644152762                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     11904064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     53821760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65726912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     11904064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11904064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25933888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25933888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       186001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       840965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1026983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        405217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405217                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     77144020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    348790710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            7051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             425941781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     77144020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77144020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       168063980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168063980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       168063980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     77144020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    348790710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           7051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            594005761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1026981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     476577                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1026981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   476577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63951232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1775616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26951040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65726784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30500928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27744                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55479                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           63                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             54629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             68114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             53794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             60331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26582                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       328                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  154309525000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1026981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               476577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  663481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  225081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   74269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       361608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.390367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.560771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.069456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       154295     42.67%     42.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96048     26.56%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33234      9.19%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18621      5.15%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14462      4.00%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6649      1.84%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5591      1.55%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6198      1.71%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26510      7.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       361608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.975593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.889044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14595     61.31%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          4796     20.15%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1692      7.11%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          933      3.92%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          536      2.25%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          424      1.78%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          397      1.67%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          234      0.98%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          109      0.46%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           39      0.16%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           24      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           12      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.689490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.982631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     16.010869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         23648     99.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            72      0.30%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            13      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            9      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            8      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23806                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15284264976                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             34019977476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4996190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15295.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.01                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34045.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       414.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    425.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   724516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102629.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1318199400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                719255625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3578195400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1405764720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          10241889840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          86561156745                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          18153690000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           121978151730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.884437                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  29556623686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5152940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  119606125064                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1536622920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                838435125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4566751800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1445124240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          10241889840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          88337005425                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          16595940000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           123561769350                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            787.983452                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  26991628500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5152940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  122171050000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      392                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     180601                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14806     38.85%     38.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.36%     39.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     158      0.41%     39.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   23013     60.38%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                38114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14789     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.46%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      158      0.53%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14789     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 29873                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             145279697500     94.15%     94.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               142086000      0.09%     94.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               136635500      0.09%     94.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8752168000      5.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         154310587000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998852                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.642637                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.783780                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          1      0.12%      0.12% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.12%      0.25% # number of syscalls executed
system.cpu.kern.syscall::3                        624     77.23%     77.48% # number of syscalls executed
system.cpu.kern.syscall::4                          8      0.99%     78.47% # number of syscalls executed
system.cpu.kern.syscall::6                         24      2.97%     81.44% # number of syscalls executed
system.cpu.kern.syscall::17                        16      1.98%     83.42% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.12%     83.54% # number of syscalls executed
system.cpu.kern.syscall::45                        24      2.97%     86.51% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.12%     86.63% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.12%     86.76% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.12%     86.88% # number of syscalls executed
system.cpu.kern.syscall::71                        52      6.44%     93.32% # number of syscalls executed
system.cpu.kern.syscall::73                        18      2.23%     95.54% # number of syscalls executed
system.cpu.kern.syscall::74                        33      4.08%     99.63% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.12%     99.75% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.12%     99.88% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    808                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2115      3.64%      3.64% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.02%      3.65% # number of callpals executed
system.cpu.kern.callpal::swpipl                 33712     57.98%     61.63% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.79%     63.42% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     63.42% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     63.42% # number of callpals executed
system.cpu.kern.callpal::rti                     4107      7.06%     70.48% # number of callpals executed
system.cpu.kern.callpal::callsys                 3019      5.19%     75.68% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     75.68% # number of callpals executed
system.cpu.kern.callpal::rdunique               14139     24.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  58149                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6179                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3938                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  43                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3953                      
system.cpu.kern.mode_good::user                  3938                      
system.cpu.kern.mode_good::idle                    15                      
system.cpu.kern.mode_switch_good::kernel     0.639748                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.348837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.778150                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20687937000     13.41%     13.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         122805227500     79.58%     92.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          10817422500      7.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2115                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2058776                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111815236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2058776                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.311511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         471734732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        471734732                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     95229684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95229684                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     16450753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16450753                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        70979                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        70979                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        70891                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        70891                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    111680437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111680437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    111680437                       # number of overall hits
system.cpu.dcache.overall_hits::total       111680437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3386304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3386304                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2204877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2204877                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5495                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5495                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5591181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5591181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5591181                       # number of overall misses
system.cpu.dcache.overall_misses::total       5591181                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 157737961759                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157737961759                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 136208873200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 136208873200                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    323601241                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    323601241                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       161504                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       161504                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 293946834959                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 293946834959                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 293946834959                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 293946834959                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     98615988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     98615988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     18655630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18655630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        76474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        70897                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        70897                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    117271618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117271618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    117271618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117271618                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.034338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034338                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.118188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.118188                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.071854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000085                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000085                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.047677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.047677                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047677                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 46581.158029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46581.158029                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 61776.177628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61776.177628                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 58890.125751                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58890.125751                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 26917.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26917.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52573.299802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52573.299802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52573.299802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52573.299802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8373117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       322977                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            189127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4197                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.272457                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.954253                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       440199                       # number of writebacks
system.cpu.dcache.writebacks::total            440199                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1649433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1649433                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1886502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1886502                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1899                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1899                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3535935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3535935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3535935                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3535935                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1736871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1736871                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       318375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318375                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2055246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2055246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2055246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2055246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2612                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2612                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4684                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4684                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  61600381922                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61600381922                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  23029616296                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23029616296                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    200032009                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    200032009                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       152496                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       152496                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  84629998218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84629998218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  84629998218                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84629998218                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    389060000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    389060000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    456485000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    456485000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    845545000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    845545000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017612                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017612                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.017066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.047023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000085                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017526                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35466.296531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35466.296531                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 72334.876470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72334.876470                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 55626.253893                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55626.253893                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        25416                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        25416                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 41177.551601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41177.551601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 41177.551601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41177.551601                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187770.270270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187770.270270                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174764.548239                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174764.548239                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180517.719898                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180517.719898                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            480747                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.317958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60592857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            480747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.038971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.317958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122655604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122655604                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     60570009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60570009                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     60570009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60570009                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     60570009                       # number of overall hits
system.cpu.icache.overall_hits::total        60570009                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       517385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        517385                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       517385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         517385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       517385                       # number of overall misses
system.cpu.icache.overall_misses::total        517385                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  21548412192                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21548412192                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  21548412192                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21548412192                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  21548412192                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21548412192                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     61087394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61087394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     61087394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61087394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     61087394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61087394                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008470                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008470                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 41648.699116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41648.699116                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 41648.699116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41648.699116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 41648.699116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41648.699116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15720                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               256                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.406250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        36571                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        36571                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        36571                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        36571                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        36571                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        36571                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       480814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       480814                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       480814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       480814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       480814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       480814                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  19157687237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19157687237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  19157687237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19157687237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  19157687237                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19157687237                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007871                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007871                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007871                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007871                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39844.279154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39844.279154                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 39844.279154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39844.279154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 39844.279154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39844.279154                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73972                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2612                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4578332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               941000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               162000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              105000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1330000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4758000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           414711406                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6756000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71834549                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                71561                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        71360                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        71360                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          201                       # number of demand (read+write) misses
system.iocache.demand_misses::total               201                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          201                       # number of overall misses
system.iocache.overall_misses::total              201                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     26798628                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26798628                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  15690212229                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  15690212229                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     26798628                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     26798628                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     26798628                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     26798628                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          201                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             201                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          201                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            201                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 133326.507463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 133326.507463                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219874.050294                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219874.050294                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 133326.507463                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 133326.507463                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 133326.507463                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 133326.507463                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        145574                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                22617                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.436486                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          201                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          201                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     16205128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     16205128                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  11978894827                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  11978894827                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     16205128                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     16205128                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     16205128                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     16205128                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 80622.527363                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 80622.527363                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167865.678629                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167865.678629                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 80622.527363                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 80622.527363                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 80622.527363                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 80622.527363                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1071289                       # number of replacements
system.l2.tags.tagsinuse                  2542.842288                       # Cycle average of tags in use
system.l2.tags.total_refs                     1562847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1071289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.458847                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      544.989018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.057184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   431.654750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1566.141336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.033263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.026346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.095590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.155203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.217896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49068273                       # Number of tag accesses
system.l2.tags.data_accesses                 49068273                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       294728                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1171093                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1465821                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           440199                       # number of Writeback hits
system.l2.Writeback_hits::total                440199                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   21                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        46697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46697                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        294728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1217790                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1512518                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       294728                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1217790                       # number of overall hits
system.l2.overall_hits::total                 1512518                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       186002                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       569057                       # number of ReadReq misses
system.l2.ReadReq_misses::total                755059                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       271936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              271936                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       186002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       840993                       # number of demand (read+write) misses
system.l2.demand_misses::total                1026995                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       186002                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       840993                       # number of overall misses
system.l2.overall_misses::total               1026995                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  15578871182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47712710408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     63291581590                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  22216482227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22216482227                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  15578871182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  69929192635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85508063817                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  15578871182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  69929192635                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85508063817                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       480730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1740150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2220880                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       440199                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            440199                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       318633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            318633                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       480730                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2058783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2539513                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       480730                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2058783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2539513                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.386916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.327016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.339982                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.644068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.644068                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.853446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853446                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.386916                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.408490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404406                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.386916                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.408490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404406                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83756.471339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83845.221846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83823.358956                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81697.466415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81697.466415                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83756.471339                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83150.742795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83260.448023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83756.471339                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83150.742795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83260.448023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               333857                       # number of writebacks
system.l2.writebacks::total                    333857                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       186002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       569057                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           755059                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       271936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         271936                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       186002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       840993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1026995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       186002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       840993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1026995                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2612                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2612                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4684                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4684                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  13240933818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40603144092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  53844077910                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       681033                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       681033                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  18848323773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18848323773                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  13240933818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  59451467865                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  72692401683                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  13240933818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  59451467865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72692401683                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    360052000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    360052000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    422529000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    422529000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    782581000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    782581000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.386916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.327016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.339982                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.644068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.644068                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.853446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853446                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.386916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.408490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.386916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.408490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404406                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71187.050774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71351.629260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71311.086829                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17921.921053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17921.921053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17876                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69311.616605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69311.616605                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71187.050774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70691.988952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70781.651014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71187.050774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70691.988952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70781.651014                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 173770.270270                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 173770.270270                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 161764.548239                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161764.548239                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 167075.362938                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 167075.362938                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              757332                       # Transaction distribution
system.membus.trans_dist::ReadResp             757327                       # Transaction distribution
system.membus.trans_dist::WriteReq               2612                       # Transaction distribution
system.membus.trans_dist::WriteResp              2612                       # Transaction distribution
system.membus.trans_dist::Writeback            405217                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        71360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               59                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              63                       # Transaction distribution
system.membus.trans_dist::ReadExReq            271915                       # Transaction distribution
system.membus.trans_dist::ReadExResp           271915                       # Transaction distribution
system.membus.trans_dist::BadAddressError            7                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2387916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2397298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2611596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9135168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9135168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     87092672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     87102356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96237524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              187                       # Total snoops (count)
system.membus.snoop_fanout::samples           1508827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1508827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1508827                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8468000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3657844917                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72734451                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5459069280                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        58165299                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     47418990                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       622753                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     39196962                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        24550692                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     62.634170                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1092298                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        12976                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            103725769                       # DTB read hits
system.switch_cpus.dtb.read_misses             374890                       # DTB read misses
system.switch_cpus.dtb.read_acv                   744                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        101084185                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19533902                       # DTB write hits
system.switch_cpus.dtb.write_misses             67149                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        17454426                       # DTB write accesses
system.switch_cpus.dtb.data_hits            123259671                       # DTB hits
system.switch_cpus.dtb.data_misses             442039                       # DTB misses
system.switch_cpus.dtb.data_acv                   808                       # DTB access violations
system.switch_cpus.dtb.data_accesses        118538611                       # DTB accesses
system.switch_cpus.itb.fetch_hits            58512084                       # ITB hits
system.switch_cpus.itb.fetch_misses             44895                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2098                       # ITB acv
system.switch_cpus.itb.fetch_accesses        58556979                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                287108155                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     74195975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              612035389                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            58165299                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     25642990                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             184247905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1986466                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 66                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        27592                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5596001                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        54458                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          507                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          61087397                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        335573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    265115750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.308559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.347814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        167360390     63.13%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6357711      2.40%     65.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4588355      1.73%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4870795      1.84%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12070555      4.55%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3846899      1.45%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4025482      1.52%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5745528      2.17%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         56250035     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    265115750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.202590                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.131724                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         61929765                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     112300922                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          79257700                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10663549                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         963814                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      9149976                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         29626                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      594250488                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         88561                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         963814                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         66120340                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        44912414                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     24453188                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          85284233                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      43381761                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      588622216                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6259718                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15040681                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       18436800                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        4447946                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    507000864                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     822149071                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    538504561                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    283638449                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     475610762                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         31390100                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2009016                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        88497                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          57464806                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    104787526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     20337211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10141543                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5843985                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          579137230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1728391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         566949670                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        71067                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35424061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     22660205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1477235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    265115750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.138499                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.289806                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     99902191     37.68%     37.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     27248252     10.28%     47.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     41712624     15.73%     63.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     30649101     11.56%     75.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15273777      5.76%     81.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     22569796      8.51%     89.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11351138      4.28%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8993017      3.39%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7415854      2.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    265115750                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          254630      1.45%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          50618      0.29%      1.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1302912      7.44%      9.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            92      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt       1168764      6.68%     15.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10876105     62.14%     78.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        488906      2.79%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        15231      0.09%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2651807     15.15%     96.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        692256      3.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          143      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     248605730     43.85%     43.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6060885      1.07%     44.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     44.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     96419897     17.01%     61.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2850903      0.50%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     35888295      6.33%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     50547981      8.92%     77.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       676530      0.12%     77.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       239473      0.04%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    104552040     18.44%     96.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     19667089      3.47%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1440704      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      566949670                       # Type of FU issued
system.switch_cpus.iq.rate                   1.974690                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            17501321                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.030869                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    957348940                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    378260549                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    343238310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    459238539                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    238118736                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    220718509                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      346759968                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       237690880                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4444824                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5820617                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        13974                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        90586                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1603963                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       169240                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       523386                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         963814                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12891468                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9786906                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    583884624                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       194336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     104787526                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     20337211                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1603423                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         415691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       9146385                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        90586                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       351338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       461561                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       812899                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     565678784                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     104147945                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1270887                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               3019003                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            123755850                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49975562                       # Number of branches executed
system.switch_cpus.iew.exec_stores           19607905                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.970264                       # Inst execution rate
system.switch_cpus.iew.wb_sent              564575417                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             563956819                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         396181661                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         460324778                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.964266                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.860657                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     31788214                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       251156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       773935                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    260431030                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.104731                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.164522                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    143946518     55.27%     55.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37391837     14.36%     69.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10876650      4.18%     73.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5389023      2.07%     75.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2842754      1.09%     76.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2840527      1.09%     78.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3534512      1.36%     79.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2829233      1.09%     80.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50779976     19.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    260431030                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    548137368                       # Number of instructions committed
system.switch_cpus.commit.committedOps      548137368                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              117700157                       # Number of memory references committed
system.switch_cpus.commit.loads              98966909                       # Number of loads committed
system.switch_cpus.commit.membars              107002                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47449464                       # Number of branches committed
system.switch_cpus.commit.fp_insts          214689794                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         394173089                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       842441                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2695949      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    239873877     43.76%     44.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5497567      1.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     93038293     16.97%     62.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2833905      0.52%     62.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     35128856      6.41%     69.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     48928347      8.93%     78.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       664583      0.12%     78.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       222000      0.04%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99073911     18.07%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     18739381      3.42%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1440699      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    548137368                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      50779976                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            787982611                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1164544116                       # The number of ROB writes
system.switch_cpus.timesIdled                  334777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                21992405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             21512205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           545441562                       # Number of Instructions Simulated
system.switch_cpus.committedOps             545441562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.526377                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.526377                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.899777                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.899777                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        520589852                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       285877162                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         273681950                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        205207194                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       254813331                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         787271                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2223237                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2223161                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2612                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2612                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           440199                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        71557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              59                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           318633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          318633                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       961546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4567393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5528939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     30766848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    159952404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190719252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           71972                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3056303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.023479                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2984545     97.65%     97.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71758      2.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3056303                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1933777500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           195000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         758343507                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3229468377                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.345887                       # Number of seconds simulated
sim_ticks                                345887318000                       # Number of ticks simulated
final_tick                               2757135975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 735769                       # Simulator instruction rate (inst/s)
host_op_rate                                   735769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              167894972                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746516                       # Number of bytes of host memory used
host_seconds                                  2060.14                       # Real time elapsed on the host
sim_insts                                  1515787888                       # Number of instructions simulated
sim_ops                                    1515787888                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     17714688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    139338432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          157053120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     17714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     36275648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36275648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       276792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2177163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2453955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        566807                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             566807                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     51215200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    402843425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             454058625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     51215200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51215200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       104877069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104877069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       104877069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     51215200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    402843425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            558935694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2453955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     568663                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2453955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   568663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              148764864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8288256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34865664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               157053120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36394432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 129504                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            128752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             76388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            159478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            176924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            150491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            148734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           273203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            86027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37610                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  345887401500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2453955                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               568663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1657007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  510144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  122027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    149                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       870916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.846327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.223397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.534524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       386136     44.34%     44.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       259879     29.84%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87769     10.08%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39562      4.54%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23941      2.75%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16273      1.87%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12259      1.41%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9246      1.06%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35851      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       870916                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.459266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.122262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.971864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          12073     37.12%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          7604     23.38%     60.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          4626     14.22%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2416      7.43%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1617      4.97%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1518      4.67%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1440      4.43%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          766      2.35%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          256      0.79%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          104      0.32%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           57      0.18%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           20      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           11      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32528                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.747909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21036     64.67%     64.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              544      1.67%     66.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9449     29.05%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1205      3.70%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      0.70%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32528                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  31508146750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             75091603000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11622255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13555.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32305.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       430.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    454.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1575272                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  423030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114433.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4430976480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2417695500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11419566600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3060983520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32833142160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         295501359375                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          42401289000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           392065012635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            779.936546                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  38995683250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11549720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  295335394250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5007781800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2732420625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14855490000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3319950240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32833142160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         298786100085                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          39519937500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           397054822410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            789.862795                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  36765105000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   11549720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  297567215000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     614937                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    11238     38.67%     38.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.02%     38.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     354      1.22%     39.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17461     60.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29058                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11230     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.02%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      354      1.55%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11230     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22819                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             339773208000     98.23%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5628000      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               303724000      0.09%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5803717000      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         345886277000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999288                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.643148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785291                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      4.95%      4.95% # number of syscalls executed
system.cpu.kern.syscall::3                        308     47.68%     52.63% # number of syscalls executed
system.cpu.kern.syscall::4                        228     35.29%     87.93% # number of syscalls executed
system.cpu.kern.syscall::6                          9      1.39%     89.32% # number of syscalls executed
system.cpu.kern.syscall::17                        12      1.86%     91.18% # number of syscalls executed
system.cpu.kern.syscall::45                         9      1.39%     92.57% # number of syscalls executed
system.cpu.kern.syscall::71                        10      1.55%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                        38      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    646                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  1533      3.47%      3.47% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      3.47% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25564     57.81%     61.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1217      2.75%     64.03% # number of callpals executed
system.cpu.kern.callpal::rti                     3135      7.09%     71.12% # number of callpals executed
system.cpu.kern.callpal::callsys                 2349      5.31%     76.44% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     76.44% # number of callpals executed
system.cpu.kern.callpal::rdunique               10419     23.56%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  44219                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              4664                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3111                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3113                      
system.cpu.kern.mode_good::user                  3111                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.667453                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800360                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13182825500      3.81%      3.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         332651501500     96.17%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             51950000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1533                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           8069099                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           208393935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8069099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.826172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         907575655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        907575655                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    157507742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157507742                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     50843265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50843265                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        53371                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        53371                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        50930                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50930                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    208351007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        208351007                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    208351007                       # number of overall hits
system.cpu.dcache.overall_hits::total       208351007                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11122122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11122122                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5294437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5294437                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         4768                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4768                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16416559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16416559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16416559                       # number of overall misses
system.cpu.dcache.overall_misses::total      16416559                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 389603429851                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 389603429851                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 298874677391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 298874677391                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    243693500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    243693500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       115003                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       115003                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 688478107242                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 688478107242                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 688478107242                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 688478107242                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    168629864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    168629864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     56137702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56137702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        58139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        58139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        50934                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50934                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    224767566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    224767566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    224767566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    224767566                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.065956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065956                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.094312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094312                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.082010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.082010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000079                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000079                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.073038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.073038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073038                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35029.595058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35029.595058                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56450.700498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56450.700498                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 51110.213926                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 51110.213926                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 28750.750000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 28750.750000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 41938.027771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41938.027771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 41938.027771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41938.027771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10346602                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8334607                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            419701                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           86648                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.652317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.189260                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       906712                       # number of writebacks
system.cpu.dcache.writebacks::total            906712                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3691785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3691785                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4658377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4658377                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2038                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2038                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      8350162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8350162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      8350162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8350162                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7430337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7430337                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       636060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       636060                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2730                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2730                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8066397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8066397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8066397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8066397                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          437                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          437                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          535                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          535                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 207666775330                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 207666775330                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  36944460787                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36944460787                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    141802250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141802250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       108997                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       108997                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 244611236117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 244611236117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 244611236117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 244611236117                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     20144000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20144000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     94660000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     94660000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    114804000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    114804000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.046956                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046956                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000079                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035888                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035888                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035888                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27948.500227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27948.500227                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 58083.295266                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58083.295266                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 51942.216117                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51942.216117                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 27249.250000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 27249.250000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30324.720705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30324.720705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30324.720705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30324.720705                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205551.020408                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205551.020408                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 216613.272311                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 216613.272311                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 214586.915888                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 214586.915888                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1101956                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.901455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109396125                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1101956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.274495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.901455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         222421796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        222421796                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    109485266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       109485266                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    109485266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        109485266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    109485266                       # number of overall hits
system.cpu.icache.overall_hits::total       109485266                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1174635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1174635                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1174635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1174635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1174635                       # number of overall misses
system.cpu.icache.overall_misses::total       1174635                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  36658639953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36658639953                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  36658639953                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36658639953                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  36658639953                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36658639953                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    110659901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110659901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    110659901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110659901                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    110659901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110659901                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.010615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010615                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.010615                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010615                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.010615                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010615                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31208.537080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31208.537080                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31208.537080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31208.537080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31208.537080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31208.537080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3830                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.102564                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        72640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        72640                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        72640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        72640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        72640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        72640                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1101995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1101995                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1101995                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1101995                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1101995                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1101995                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  32432714992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32432714992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  32432714992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32432714992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  32432714992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32432714992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.009958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.009958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009958                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29430.909389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29430.909389                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29430.909389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29430.909389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29430.909389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29430.909389                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   118784                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  103                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 103                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2293                       # Transaction distribution
system.iobus.trans_dist::WriteResp                437                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1070                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3141                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       118824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       118824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121965                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               725000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            10762031                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              633000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1868001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1861                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1861                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                16749                       # Number of tag accesses
system.iocache.tags.data_accesses               16749                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1856                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1856                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       597997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       597997                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    416248033                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    416248033                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       597997                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       597997                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       597997                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       597997                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119599.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119599.400000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224271.569504                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224271.569504                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119599.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119599.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119599.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119599.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3978                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  642                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.196262                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1856                       # number of writebacks
system.iocache.writebacks::total                 1856                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       333997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       333997                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    319734035                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    319734035                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       333997                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       333997                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       333997                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       333997                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66799.400000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172270.492996                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172270.492996                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66799.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66799.400000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2535599                       # number of replacements
system.l2.tags.tagsinuse                  3584.529492                       # Cycle average of tags in use
system.l2.tags.total_refs                     6925998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2535599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.731504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      359.426867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   436.883558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2788.219066                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.026665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.170179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.218782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1862                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.217896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 164417997                       # Number of tag accesses
system.l2.tags.data_accesses                164417997                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       825171                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5721805                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6546976                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           906712                       # number of Writeback hits
system.l2.Writeback_hits::total                906712                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       170077                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                170077                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        825171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5891882                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6717053                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       825171                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5891882                       # number of overall hits
system.l2.overall_hits::total                 6717053                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       276793                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1709861                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1986654                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       467359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              467359                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       276793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2177220                       # number of demand (read+write) misses
system.l2.demand_misses::total                2454013                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       276793                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2177220                       # number of overall misses
system.l2.overall_misses::total               2454013                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  22660746750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 140109051250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    162769798000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       124496                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  34551306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34551306500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  22660746750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 174660357750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     197321104500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  22660746750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 174660357750                       # number of overall miss cycles
system.l2.overall_miss_latency::total    197321104500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1101964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7431666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8533630                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       906712                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            906712                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       637436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            637436                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1101964                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8069102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9171066                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1101964                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8069102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9171066                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.251182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.230078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232803                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.733186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.733186                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.251182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.269822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267582                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.251182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.269822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267582                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81868.930031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81941.778455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81931.628759                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  5928.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5928.380952                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 73928.835221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73928.835221                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81868.930031                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80221.731267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80407.522087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81868.930031                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80221.731267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80407.522087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               564951                       # number of writebacks
system.l2.writebacks::total                    564951                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       276793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1709861                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1986654                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       467359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         467359                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       276793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2177220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2454013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       276793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2177220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2454013                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           98                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          437                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          437                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          535                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          535                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  19181405250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 118744620750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 137926026000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       372521                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       372521                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        54003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        54003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  28773683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28773683500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  19181405250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 147518304250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 166699709500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  19181405250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 147518304250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 166699709500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     18772000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     18772000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     88979000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     88979000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    107751000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    107751000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.251182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.230078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.232803                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.733186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.733186                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.251182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.269822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.251182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.269822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267582                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69298.736782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69446.943787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69426.294664                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17739.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17739.095238                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 61566.554833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61566.554833                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69298.736782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67755.350516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67929.432118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69298.736782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67755.350516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67929.432118                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 191551.020408                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 191551.020408                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 203613.272311                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 203613.272311                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 201403.738318                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 201403.738318                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1986756                       # Transaction distribution
system.membus.trans_dist::ReadResp            1986753                       # Transaction distribution
system.membus.trans_dist::WriteReq                437                       # Transaction distribution
system.membus.trans_dist::WriteResp               437                       # Transaction distribution
system.membus.trans_dist::Writeback            566807                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1856                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            467359                       # Transaction distribution
system.membus.trans_dist::ReadExResp           467359                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5472963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5474039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5479612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3141                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193209984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    193213125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193450693                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               59                       # Total snoops (count)
system.membus.snoop_fanout::samples           3023262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3023262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3023262                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1062500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5950982485                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1883999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13045497976                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       117923292                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     99053759                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2415056                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     81289370                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36814066                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.287675                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3744408                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        10037                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            186564040                       # DTB read hits
system.switch_cpus.dtb.read_misses            1762995                       # DTB read misses
system.switch_cpus.dtb.read_acv                  4302                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        186265041                       # DTB read accesses
system.switch_cpus.dtb.write_hits            59662981                       # DTB write hits
system.switch_cpus.dtb.write_misses            252172                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        58317973                       # DTB write accesses
system.switch_cpus.dtb.data_hits            246227021                       # DTB hits
system.switch_cpus.dtb.data_misses            2015167                       # DTB misses
system.switch_cpus.dtb.data_acv                  4305                       # DTB access violations
system.switch_cpus.dtb.data_accesses        244583014                       # DTB accesses
system.switch_cpus.itb.fetch_hits           108858066                       # ITB hits
system.switch_cpus.itb.fetch_misses             30083                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3037                       # ITB acv
system.switch_cpus.itb.fetch_accesses       108888149                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                691765919                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    142326687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1164702883                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           117923292                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     40558474                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             511170392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7717770                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1460                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        38316                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2996826                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          944                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         110659903                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1142529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    660393677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.763649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.063271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        471348459     71.37%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13459241      2.04%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8972150      1.36%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8719109      1.32%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         22216447      3.36%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         11333069      1.72%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11788378      1.79%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9573978      1.45%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        102982846     15.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    660393677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.170467                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.683666                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         96177508                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     405731223                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         105846232                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      48831538                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3807176                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13799311                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         51913                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1087278575                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        149641                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3807176                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        114946118                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       171406077                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     63987773                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         133981214                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     172265319                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1063526949                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      15695468                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       72779350                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       61517903                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15779500                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    882851245                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1568955309                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    941562924                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    627387766                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     739051881                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        143799363                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7593073                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        67831                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         258824899                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    191785578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     62826933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     41995506                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22965262                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1026735623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5410417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         969235448                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       256669                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    160510911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    103511646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5227951                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    660393677                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.467663                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    317023798     48.01%     48.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     93782379     14.20%     62.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     83379786     12.63%     74.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     64541364      9.77%     84.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     47176258      7.14%     91.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     23979671      3.63%     95.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     14942399      2.26%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7732552      1.17%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7835470      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    660393677                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          435775      1.18%      1.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         220782      0.60%      1.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        268634      0.73%      2.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1010      0.00%      2.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt        234072      0.63%      3.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     25069711     67.70%     70.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       2394241      6.47%     77.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        72571      0.20%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5915497     15.98%     93.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2416797      6.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          274      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     366464962     37.81%     37.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     23213523      2.40%     40.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    177537585     18.32%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2191654      0.23%     58.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     37360055      3.85%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    102204420     10.54%     73.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3378212      0.35%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1190292      0.12%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    189760725     19.58%     93.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     60058723      6.20%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      5875023      0.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      969235448                       # Type of FU issued
system.switch_cpus.iq.rate                   1.401103                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37029090                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038204                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1761392902                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    690897336                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    540700187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    874757429                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    502122023                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    416444996                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      552157358                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       454106906                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     15922882                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26263277                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        59959                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       364666                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6634725                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       832947                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1345150                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3807176                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        52746787                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      27588744                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1042595642                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       666040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     191785578                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     62826933                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5323431                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2052766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      24451234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       364666                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1469606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1660383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3129989                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     963894396                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     188429942                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5341051                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              10449602                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            248350080                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         86451779                       # Number of branches executed
system.switch_cpus.iew.exec_stores           59920138                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.393382                       # Inst execution rate
system.switch_cpus.iew.wb_sent              959866790                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             957145183                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         717413129                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         895585011                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.383626                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.801055                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    142345396                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       182466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2978284                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    639734035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.377022                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.666344                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    431220600     67.41%     67.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     77351667     12.09%     79.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     19905919      3.11%     82.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     12715338      1.99%     84.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5861995      0.92%     85.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7065727      1.10%     86.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5508516      0.86%     87.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7043365      1.10%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73060908     11.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    639734035                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    880928049                       # Number of instructions committed
system.switch_cpus.commit.committedOps      880928049                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              221714509                       # Number of memory references committed
system.switch_cpus.commit.loads             165522301                       # Number of loads committed
system.switch_cpus.commit.membars               76924                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74899025                       # Number of branches committed
system.switch_cpus.commit.fp_insts          386705615                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         602004204                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2881539                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      9293197      1.05%      1.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    328275755     37.26%     38.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     20448763      2.32%     40.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    160848578     18.26%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2089025      0.24%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     33632103      3.82%     62.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     94242211     10.70%     73.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      3320821      0.38%     74.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1107040      0.13%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    165599225     18.80%     92.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56196308      6.38%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      5875023      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    880928049                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73060908                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1582526007                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2067240500                       # The number of ROB writes
system.switch_cpus.timesIdled                  633299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                31372242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                14391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           871635126                       # Number of Instructions Simulated
system.switch_cpus.committedOps             871635126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.793642                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.793642                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.260015                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.260015                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        863331901                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       443887462                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         578351564                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        366860462                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       507127805                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2530114                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8533764                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8533759                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               437                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              437                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           906712                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1872                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              25                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           637436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          637436                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2203958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17046048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19250006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     70525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    574455301                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              644980933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1912                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10080250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10078373     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1877      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10080250                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5946117000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1707778757                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12447443683                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002193                       # Number of seconds simulated
sim_ticks                                  2192985000                       # Number of ticks simulated
final_tick                               2759328960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              243594765                       # Simulator instruction rate (inst/s)
host_op_rate                                243594466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              352027869                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746516                       # Number of bytes of host memory used
host_seconds                                     6.23                       # Real time elapsed on the host
sim_insts                                  1517489001                       # Number of instructions simulated
sim_ops                                    1517489001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       631232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1388480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2019712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       631232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        631232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       789632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          789632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        21695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12338                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12338                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    287841458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    633146146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             920987604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    287841458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        287841458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       360071774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360071774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       360071774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    287841458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    633146146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1281059378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       31558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12338                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12338                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2015808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  789120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2019712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               789632                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     61                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              697                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2192985000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12338                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.042697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.151791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.349676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6193     49.70%     49.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3072     24.65%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          997      8.00%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          452      3.63%     85.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          358      2.87%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      1.76%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.34%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          150      1.20%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          852      6.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.439474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.570263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.290191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             54      7.11%      7.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           199     26.18%     33.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           104     13.68%     46.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           109     14.34%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            75      9.87%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            54      7.11%     78.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            40      5.26%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            23      3.03%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            29      3.82%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      1.71%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             9      1.18%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      1.58%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      1.32%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.39%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.26%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            8      1.05%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.92%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.13%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.26%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.13%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.13%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.703814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              681     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.18%     90.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      7.24%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      1.58%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           760                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    534775000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1125343750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  157485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16978.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35728.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       919.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       359.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    920.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8004                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49958.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4478869080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2443827375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11545404000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3109330800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32976556080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         296882761500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          42506966250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           393943715085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            780.265688                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    166884000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      73320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1955518500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5054094360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2757690375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14975422800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3351501360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32976556080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         300152617515                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          39638676000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           398906558490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.095345                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    187601500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      73320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1933679000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5250                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1589     48.14%     48.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.24%     48.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.06%     48.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1702     51.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3301                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1587     49.84%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.25%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.06%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1587     49.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3184                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1852492000     84.47%     84.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7353000      0.34%     84.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1793000      0.08%     84.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               331468000     15.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           2193106000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998741                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.932432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.964556                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          4     15.38%     26.92% # number of syscalls executed
system.cpu.kern.syscall::6                          3     11.54%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         2      7.69%     46.15% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     53.85% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     65.38% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     76.92% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   120      3.42%      3.42% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.14%      3.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3087     87.87%     91.43% # number of callpals executed
system.cpu.kern.callpal::rdps                      12      0.34%     91.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     91.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     91.83% # number of callpals executed
system.cpu.kern.callpal::rti                      204      5.81%     97.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      1.20%     98.83% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.23%     99.06% # number of callpals executed
system.cpu.kern.callpal::rdunique                  33      0.94%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3513                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               324                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 192                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 192                      
system.cpu.kern.mode_good::user                   192                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.592593                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744186                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1328735000     60.59%     60.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            864371000     39.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      120                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             25564                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              568277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.793105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2397452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2397452                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       306686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          306686                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       157069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         157069                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9508                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9508                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9771                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       463755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           463755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       463755                       # number of overall hits
system.cpu.dcache.overall_hits::total          463755                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        39546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69743                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          648                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          648                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       109289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       109289                       # number of overall misses
system.cpu.dcache.overall_misses::total        109289                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2617526249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2617526249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5168655634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5168655634                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     47555250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     47555250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        33501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7786181883                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7786181883                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7786181883                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7786181883                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       346232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       346232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       226812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       226812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        10156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9772                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9772                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       573044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       573044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       573044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       573044                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.114218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.114218                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.307493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.307493                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.063805                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063805                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000102                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000102                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.190717                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.190717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.190717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.190717                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 66189.405983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66189.405983                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74110.027300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74110.027300                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73387.731481                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73387.731481                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        33501                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        33501                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 71243.966758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71243.966758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 71243.966758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71243.966758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       402767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.835760                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        15062                       # number of writebacks
system.cpu.dcache.writebacks::total             15062                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        24254                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24254                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59836                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59836                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          278                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          278                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        84090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        84090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        84090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        84090                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        15292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15292                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9907                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        25199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        25199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25199                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1106875001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1106875001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    832603260                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    832603260                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     25953750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     25953750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1939478261                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1939478261                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1939478261                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1939478261                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29961000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29961000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97408500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97408500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.043679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.036432                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036432                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000102                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.043974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.043974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043974                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72382.618428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72382.618428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 84041.915817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84041.915817                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 70145.270270                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70145.270270                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        31999                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        31999                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 76966.477281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76966.477281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 76966.477281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76966.477281                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223589.552239                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223589.552239                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224443.548387                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224443.548387                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             14595                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.813300                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15107                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.720792                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.813300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            671242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           671242                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       311131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          311131                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       311131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           311131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       311131                       # number of overall hits
system.cpu.icache.overall_hits::total          311131                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        17187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17187                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        17187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        17187                       # number of overall misses
system.cpu.icache.overall_misses::total         17187                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1057606243                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1057606243                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1057606243                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1057606243                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1057606243                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1057606243                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       328318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       328318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       328318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       328318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       328318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       328318                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.052349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052349                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.052349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.052349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052349                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61535.244254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61535.244254                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61535.244254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61535.244254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61535.244254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61535.244254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2541                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.525000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2582                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2582                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2582                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2582                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2582                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2582                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        14605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14605                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        14605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        14605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14605                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    885987506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    885987506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    885987506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    885987506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    885987506                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    885987506                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.044484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.044484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.044484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044484                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60663.300650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60663.300650                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 60663.300650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60663.300650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 60663.300650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60663.300650                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     34395                       # number of replacements
system.l2.tags.tagsinuse                  3867.139088                       # Cycle average of tags in use
system.l2.tags.total_refs                       15286                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.411135                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      899.479691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   946.088636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2021.570761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.057745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.123387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.236031                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.169983                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    927215                       # Number of tag accesses
system.l2.tags.data_accesses                   927215                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         4737                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         2873                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7610                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15062                       # number of Writeback hits
system.l2.Writeback_hits::total                 15062                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   996                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          4737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3869                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8606                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         4737                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3869                       # number of overall hits
system.l2.overall_hits::total                    8606                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9862                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        12786                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22648                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8909                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        21695                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31557                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9862                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        21695                       # number of overall misses
system.l2.overall_misses::total                 31557                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    821558000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1085858500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1907416500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    811257250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     811257250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    821558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1897115750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2718673750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    821558000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1897115750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2718673750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        14599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               30258                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15062                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15062                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9905                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        14599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        25564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40163                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        14599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        25564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40163                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.675526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.816527                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.748496                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.899445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899445                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.675526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.848654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785723                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.675526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.848654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785723                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83305.414723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84925.582669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84220.085659                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91060.416433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91060.416433                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83305.414723                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87444.837520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86151.210508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83305.414723                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87444.837520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86151.210508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12338                       # number of writebacks
system.l2.writebacks::total                     12338                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        12786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22648                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8909                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        21695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31557                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        21695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31557                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    697767000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    925553500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1623320500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    700952750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    700952750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    697767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1626506250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2324273250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    697767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1626506250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2324273250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28219000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28219000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91466500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91466500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.675526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.816527                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.748496                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.899445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899445                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.675526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.848654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.785723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.675526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.848654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.785723                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70753.092679                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72388.041608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71676.108266                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78679.172747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78679.172747                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70753.092679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74971.479604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73653.175207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70753.092679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74971.479604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73653.175207                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210825                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210825                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210589.552239                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210589.552239                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210752.304147                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210752.304147                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               22949                       # Transaction distribution
system.membus.trans_dist::ReadResp              22949                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback             12338                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8909                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8909                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        75458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2809344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2809904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2809904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             44332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   44332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               44332                       # Request fanout histogram
system.membus.reqLayer0.occupancy              676500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           102460000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          168627248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          545003                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       453094                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        14861                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       399245                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          176784                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.279578                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34389                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          612                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               400830                       # DTB read hits
system.switch_cpus.dtb.read_misses               3431                       # DTB read misses
system.switch_cpus.dtb.read_acv                    36                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           177279                       # DTB read accesses
system.switch_cpus.dtb.write_hits              251611                       # DTB write hits
system.switch_cpus.dtb.write_misses              1429                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           98853                       # DTB write accesses
system.switch_cpus.dtb.data_hits               652441                       # DTB hits
system.switch_cpus.dtb.data_misses               4860                       # DTB misses
system.switch_cpus.dtb.data_acv                    92                       # DTB access violations
system.switch_cpus.dtb.data_accesses           276132                       # DTB accesses
system.switch_cpus.itb.fetch_hits              157185                       # ITB hits
system.switch_cpus.itb.fetch_misses              3074                       # ITB misses
system.switch_cpus.itb.fetch_acv                   69                       # ITB acv
system.switch_cpus.itb.fetch_accesses          160259                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  4385970                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       715294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2559571                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              545003                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       211173                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2587364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           47438                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2575                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        61946                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            328319                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         10228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      3392261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.754532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.082908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2906941     85.69%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            44006      1.30%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            45659      1.35%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            55974      1.65%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            72756      2.14%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            27337      0.81%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            29189      0.86%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            29710      0.88%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           180689      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3392261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.124261                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.583582                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           512190                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2474129                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            332786                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         51243                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          21913                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        32447                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1835                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        2243303                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5959                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          21913                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           541974                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          577340                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1573521                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            352655                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        324858                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        2152052                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5670                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28956                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          18556                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         219053                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1465549                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2715079                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2711439                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3187                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1190060                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           275486                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        56565                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        11168                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            346974                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       399479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       265466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        76771                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        54336                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1988874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        65076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1936311                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       352838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       184513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      3392261                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.570802                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.378944                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2671710     78.76%     78.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       268542      7.92%     86.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       132322      3.90%     90.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       109142      3.22%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        85812      2.53%     96.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        53951      1.59%     97.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        38532      1.14%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        26496      0.78%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5754      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3392261                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11848     19.13%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32062     51.76%     70.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18038     29.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          495      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1220837     63.05%     63.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2278      0.12%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1313      0.07%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            6      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          246      0.01%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       424643     21.93%     85.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       255709     13.21%     98.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        30781      1.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1936311                       # Type of FU issued
system.switch_cpus.iq.rate                   0.441478                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               61948                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031993                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      7318632                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      2403434                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1863198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5137                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4670                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1992577                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5187                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        13952                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        72840                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1836                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        28544                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          626                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        35811                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          21913                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          257063                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        241400                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2094811                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        399479                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       265466                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        49599                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        238913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1836                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        13052                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19773                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1916762                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        405620                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19549                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 40861                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               659127                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           306443                       # Number of branches executed
system.switch_cpus.iew.exec_stores             253507                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.437021                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1877005                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1867868                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            959977                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1300881                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.425873                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.737944                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       350541                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        27668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        18305                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      3331974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.520442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.584802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2775718     83.31%     83.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       242457      7.28%     90.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        95598      2.87%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        37435      1.12%     94.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        38331      1.15%     95.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        20473      0.61%     96.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        13645      0.41%     96.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        15955      0.48%     97.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        92362      2.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3331974                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1734098                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1734098                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 563561                       # Number of memory references committed
system.switch_cpus.commit.loads                326639                       # Number of loads committed
system.switch_cpus.commit.membars               13611                       # Number of memory barriers committed
system.switch_cpus.commit.branches             277915                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4419                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1665565                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        25389                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        33479      1.93%      1.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1088586     62.78%     64.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2159      0.12%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1305      0.08%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            5      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          246      0.01%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       340250     19.62%     84.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       237285     13.68%     98.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        30781      1.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1734098                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         92362                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              5301299                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4229966                       # The number of ROB writes
system.switch_cpus.timesIdled                   10525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  993709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             1701113                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1701113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.578294                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.578294                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.387853                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.387853                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          2498903                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1317556                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3071                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2786                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           53185                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          35502                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30564                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30565                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9905                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        29205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        67070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 96275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       934400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2600624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3535024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            55671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55671    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55671                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42964500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23857994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          42372000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
