Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 00:03:59 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {hdmi_top|sys_clk} [get_ports {sys_clk}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL|u_pll/u_gpll/CLKOUT0} [get_pins {u_pll/u_gpll.CLKOUT0}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_2|pll_inst/u_gpll/CLKOUT1} [get_pins {pll_inst/u_gpll.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_2|pll_inst/u_gpll/CLKOUT2} [get_pins {pll_inst/u_gpll.CLKOUT2}] -add
create_clock -period {1000} -waveform {0 500} -name {ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll.CLKOUTPHY}] -add
create_clock -period {1000} -waveform {0 500} -name {ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv.CLKDIVOUT}] -add
create_clock -period {1000} -waveform {0 500} -name {ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll.CLKOUTPHY}] -add
create_clock -period {1000} -waveform {0 500} -name {ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv.CLKDIVOUT}] -add
create_clock -period {1000} -waveform {0 500} -name {ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll.CLKOUT0}] -add
create_clock -period {1000} -waveform {0 500} -name {ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} [get_pins {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll.CLKOUT0}] -add
create_clock -period {1000} -waveform {0 500} -name {PLL_2|pll_inst/u_gpll/CLKOUT0} [get_pins {pll_inst/u_gpll.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {hdmi_top|sys_clk}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {PLL|u_pll/u_gpll/CLKOUT0}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {PLL_2|pll_inst/u_gpll/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_3} -asynchronous -group [get_clocks {PLL_2|pll_inst/u_gpll/CLKOUT2}]
set_clock_groups -name {Inferred_clock_group_4} -asynchronous -group [get_clocks {ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY}]
set_clock_groups -name {Inferred_clock_group_5} -asynchronous -group [get_clocks {ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}]
set_clock_groups -name {Inferred_clock_group_6} -asynchronous -group [get_clocks {ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY}]
set_clock_groups -name {Inferred_clock_group_7} -asynchronous -group [get_clocks {ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}]
set_clock_groups -name {Inferred_clock_group_8} -asynchronous -group [get_clocks {ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0}]
set_clock_groups -name {Inferred_clock_group_9} -asynchronous -group [get_clocks {ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0}]
set_clock_groups -name {Inferred_clock_group_10} -asynchronous -group [get_clocks {PLL_2|pll_inst/u_gpll/CLKOUT0}]


Logical Constraint:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Object                                                                                                              | Attribute                     | Value     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| p:hd_sda                                                                                                            | PAP_IO_REGISTER               | TRUE      
| p:b_out[0]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[1]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[2]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[3]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[4]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[5]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[6]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:b_out[7]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:de_out                                                                                                            | PAP_IO_REGISTER               | TRUE      
| p:g_out[0]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[1]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[2]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[3]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[4]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[5]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[6]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:g_out[7]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:hd_scl                                                                                                            | PAP_IO_REGISTER               | TRUE      
| p:hs_out                                                                                                            | PAP_IO_REGISTER               | TRUE      
| p:pixclk_out                                                                                                        | PAP_IO_REGISTER               | TRUE      
| p:r_out[0]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[1]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[2]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[3]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[4]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[5]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[6]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:r_out[7]                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:rstn_out                                                                                                          | PAP_IO_REGISTER               | TRUE      
| p:vs_out                                                                                                            | PAP_IO_REGISTER               | TRUE      
| p:sys_clk                                                                                                           | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[0]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[1]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[2]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[3]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[4]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[5]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[6]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:b_out_obuf[7]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:de_out_obuf                                                                                                       | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[0]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[1]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[2]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[3]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[4]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[5]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[6]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:g_out_obuf[7]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:hd_scl_obuf                                                                                                       | PAP_IO_REGISTER               | TRUE      
| i:hs_out_obuf                                                                                                       | PAP_IO_REGISTER               | TRUE      
| i:ms7210_ctrl_iic_top_inst.iic_sda_tri                                                                              | PAP_IO_REGISTER               | TRUE      
| i:pixclk_out_obuf                                                                                                   | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[0]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[1]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[2]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[3]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[4]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[5]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[6]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:r_out_obuf[7]                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:rstn_out_obuf                                                                                                     | PAP_IO_REGISTER               | TRUE      
| i:sys_clk_ibuf                                                                                                      | PAP_IO_REGISTER               | TRUE      
| i:vs_out_obuf                                                                                                       | PAP_IO_REGISTER               | TRUE      
| i:ms7210_ctrl_iic_top_inst/ND2[0]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[1]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[2]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[3]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[4]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[5]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[6]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[7]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[8]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[9]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[10]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[11]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[12]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[13]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[14]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND2[15]                                                                                  | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[0]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[1]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[2]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[3]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[4]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[5]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[6]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND3[7]                                                                                   | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND4                                                                                      | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND5                                                                                      | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND6                                                                                      | PAP_MARK_DEBUG                | true      
| i:ms7210_ctrl_iic_top_inst/ND7                                                                                      | PAP_MARK_DEBUG                | true      
| i:pll_inst/u_gpll                                                                                                   | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:ms7210_ctrl_iic_top_inst/iic_dri/ND18                                                                             | PAP_MARK_DEBUG                | true      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq     | PAP_DONT_TOUCH                | TRUE      
| i:ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs     | PAP_DONT_TOUCH                | TRUE      
| n:nt_pixclk_out                                                                                                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:ms7210_ctrl_iic_top_inst/addr [0]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [1]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [2]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [3]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [4]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [5]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [6]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [7]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [8]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [9]                                                                                 | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [10]                                                                                | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/addr [11]                                                                                | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/byte_over                                                                                | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [0]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [1]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [2]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [3]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [4]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [5]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [6]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/data_out [7]                                                                             | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/sda_out_en                                                                               | PAP_MARK_DEBUG                | true      
| n:ms7210_ctrl_iic_top_inst/sda_out_rnmt                                                                             | PAP_MARK_DEBUG                | true      
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Constraint :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME         | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hd_sda           | inout             | K23     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| mem_dq[0]        | inout             | G5      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[1]        | inout             | J6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[2]        | inout             | F5      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[3]        | inout             | L8      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[4]        | inout             | G4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[5]        | inout             | K7      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[6]        | inout             | F4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[7]        | inout             | J5      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[8]        | inout             | H6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[9]        | inout             | F8      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[10]       | inout             | H8      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[11]       | inout             | D6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[12]       | inout             | G8      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[13]       | inout             | E6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[14]       | inout             | H9      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[15]       | inout             | G6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[16]       | inout             | C4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[17]       | inout             | D4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[18]       | inout             | A4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[19]       | inout             | E3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[20]       | inout             | C3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[21]       | inout             | F3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[22]       | inout             | B4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[23]       | inout             | D3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[24]       | inout             | F2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[25]       | inout             | D1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[26]       | inout             | G1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[27]       | inout             | A2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[28]       | inout             | E1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[29]       | inout             | A3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[30]       | inout             | G2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dq[31]       | inout             | C2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs[0]       | inout             | J4      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs[1]       | inout             | H7      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs[2]       | inout             | B5      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs[3]       | inout             | C1      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs_n[0]     | inout             | H4      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs_n[1]     | inout             | G7      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs_n[2]     | inout             | A5      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dqs_n[3]     | inout             | B1      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| b_out[0]         | output            | P19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[1]         | output            | P21     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[2]         | output            | P20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[3]         | output            | M22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[4]         | output            | M21     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[5]         | output            | N18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[6]         | output            | R22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| b_out[7]         | output            | T22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| de_out           | output            | N19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[0]         | output            | T25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[1]         | output            | P25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[2]         | output            | R25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[3]         | output            | P24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[4]         | output            | P23     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[5]         | output            | N24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[6]         | output            | N23     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| g_out[7]         | output            | N22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| hd_scl           | output            | K22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| hs_out           | output            | R20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| led[0]           | output            | A20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]           | output            | C18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]           | output            | C19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]           | output            | E18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[4]           | output            | A17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[5]           | output            | A18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[6]           | output            | C17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[7]           | output            | B17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[0]         | output            | J1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[1]         | output            | L3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[2]         | output            | L2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[3]         | output            | P3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[4]         | output            | T2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[5]         | output            | M1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[6]         | output            | U1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[7]         | output            | K1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[8]         | output            | U2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[9]         | output            | K2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[10]        | output            | T3      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[11]        | output            | P1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[12]        | output            | T4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[13]        | output            | M2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_a[14]        | output            | N1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ba[0]        | output            | P4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ba[1]        | output            | R2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ba[2]        | output            | T5      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_cas_n        | output            | T7      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ck           | output            | U6      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ck_n         | output            | U5      | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_cke          | output            | R1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_cs_n         | output            | N4      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dm[0]        | output            | K6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dm[1]        | output            | F7      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dm[2]        | output            | D5      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_dm[3]        | output            | E2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_odt          | output            | H2      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_ras_n        | output            | P6      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_rst_n        | output            | H1      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| mem_we_n         | output            | T8      | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| pixclk_out       | output            | T24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[0]         | output            | N21     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[1]         | output            | L23     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[2]         | output            | L22     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[3]         | output            | L25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[4]         | output            | L24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[5]         | output            | K26     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[6]         | output            | K25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| r_out[7]         | output            | P16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| rstn_out         | output            | G25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| sd_clk           | output            | F19     | 3.3       | LVCMOS33       | 4         |                | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sd_cs_n          | output            | H15     | 3.3       | LVCMOS33       | 4         |                | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sd_mosi          | output            | H14     | 3.3       | LVCMOS33       | 4         |                | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| vs_out           | output            | R21     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
| rstn_in          | input             | C22     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sd_miso          | input             | F18     | 3.3       | LVCMOS33       |           |                |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk          | input             | D18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              | TRUE            |                
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                                               | Clk_Inst_Name                                                                      | Net_Name                                                                  | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKOUT2             | pll_inst/u_gpll                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk                          | 2          
| CLKOUT0             | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk                             | 163        
| CLKOUT0             | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg                                | ddr_rw_inst/ui_clk                                                        | 4158       
| CLKOUT              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | 1          
| CLKOUT              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | 1          
| CLKOUT0             | pll_inst/u_gpll                                               | clkbufg_0                                                                          | ntclkbufg_0                                                               | 272        
| CLKOUT0             | u_pll/u_gpll                                                  | clkbufg_1                                                                          | ntclkbufg_1                                                               | 143        
| CLKOUT1             | pll_inst/u_gpll                                               | clkbufg_2                                                                          | ntclkbufg_2                                                               | 99         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                          | Rst_Source_Inst                                                                   | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N5                                                                                | N5                                                                                | 14         
| data_rd_ctrl_inst/N92                                                             | data_rd_ctrl_inst/N92                                                             | 75         
| ddr_rw_inst/axi_ctrl_inst/N128                                                    | ddr_rw_inst/axi_ctrl_inst/N127                                                    | 383        
| _$$_GND_$$_                                                                       | _$$_GND_$$_                                                                       | 2          
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N581                                       | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N581                                       | 2          
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1                                       | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1                                       | 51         
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539                                       | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539                                       | 22         
| ms7210_ctrl_iic_top_inst/iic_dri/N434                                             | ms7210_ctrl_iic_top_inst/iic_dri/N434                                             | 5          
| ms7210_ctrl_iic_top_inst/iic_dri/N151                                             | ms7210_ctrl_iic_top_inst/iic_dri/N495                                             | 8          
| ms7210_ctrl_iic_top_inst/iic_dri/N445                                             | ms7210_ctrl_iic_top_inst/iic_dri/N445                                             | 1          
| ms7210_ctrl_iic_top_inst/iic_dri/N499                                             | ms7210_ctrl_iic_top_inst/iic_dri/N499_inv                                         | 3          
| ms7210_ctrl_iic_top_inst/iic_dri/start                                            | ms7210_ctrl_iic_top_inst/iic_dri/N39                                              | 4          
| sd_ctrl_inst/sd_init_inst/N227                                                    | sd_ctrl_inst/sd_init_inst/N227                                                    | 177        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10                        | 2261       
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0                          | 95         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_pll_rst                                 | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/phy_pll_rst               | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32                       | 65         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26_1                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26_1                      | 283        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_iol_rst                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_iol_rst            | 14         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dqs_rst                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst            | 97         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/N0                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/N0                   | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0                  | 8          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst     | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_apb_cross_v1_2/N28                   | 1295       
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0     | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/N0         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/N0         | 2          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                                        | CE_Source_Inst                                                                                                                                                                  | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| data_rd_ctrl_inst/N138                                                                                                                                                          | data_rd_ctrl_inst/N138                                                                                                                                                          | 11         
| data_rd_ctrl_inst/N150                                                                                                                                                          | data_rd_ctrl_inst/N150                                                                                                                                                          | 32         
| vga_ctrl_inst/N95                                                                                                                                                               | vga_ctrl_inst/N95_17                                                                                                                                                            | 10         
| ddr_rw_inst/rd_burst_finish                                                                                                                                                     | ddr_rw_inst/axi_master_read_inst/rd_state_reg[5]                                                                                                                                | 25         
| ddr_rw_inst/wr_burst_finish                                                                                                                                                     | ddr_rw_inst/axi_master_write_inst/wr_state_reg[6]                                                                                                                               | 25         
| ddr_rw_inst/axi_master_read_inst/N111                                                                                                                                           | ddr_rw_inst/axi_master_read_inst/N111_9                                                                                                                                         | 6          
| ddr_rw_inst/axi_master_read_inst/N105                                                                                                                                           | ddr_rw_inst/axi_master_read_inst/N105                                                                                                                                           | 21         
| ddr_rw_inst/axi_master_write_inst/N142                                                                                                                                          | ddr_rw_inst/axi_master_write_inst/N142_5                                                                                                                                        | 4          
| ddr_rw_inst/axi_master_write_inst/N162                                                                                                                                          | ddr_rw_inst/axi_master_write_inst/N162                                                                                                                                          | 21         
| ddr_rw_inst/axi_master_write_inst/N172                                                                                                                                          | ddr_rw_inst/axi_master_write_inst/N172                                                                                                                                          | 7          
| _$$_VCC_$$_                                                                                                                                                                     | _$$_VCC_$$_                                                                                                                                                                     | 70         
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591                                                                                                                                     | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589                                                                                                                                     | 20         
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N580                                                                                                                                     | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N580                                                                                                                                     | 6          
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N537                                                                                                                                     | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N537_1                                                                                                                                   | 5          
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5                                                                                                                              | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix                                                                                                                         | 1          
| ms7210_ctrl_iic_top_inst/iic_dri/N165                                                                                                                                           | ms7210_ctrl_iic_top_inst/iic_dri/N165_5                                                                                                                                         | 8          
| ms7210_ctrl_iic_top_inst/iic_dri/full_cycle_1                                                                                                                                   | ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]_ce_fix                                                                                                                          | 1          
| ms7210_ctrl_iic_top_inst/iic_dri/full_cycle                                                                                                                                     | ms7210_ctrl_iic_top_inst/iic_dri/N310_8                                                                                                                                         | 7          
| ms7210_ctrl_iic_top_inst/iic_dri/N72_1                                                                                                                                          | ms7210_ctrl_iic_top_inst/iic_dri/scl_out_ce_fix_2                                                                                                                               | 1          
| ms7210_ctrl_iic_top_inst/iic_dri/N460                                                                                                                                           | ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]_ce_fix                                                                                                                          | 8          
| ms7210_ctrl_iic_top_inst/iic_dri/dsu                                                                                                                                            | ms7210_ctrl_iic_top_inst/iic_dri/N313_7                                                                                                                                         | 3          
| ms7210_ctrl_iic_top_inst/iic_dri/N504                                                                                                                                           | ms7210_ctrl_iic_top_inst/iic_dri/N504                                                                                                                                           | 4          
| ms7210_ctrl_iic_top_inst/iic_dri/start                                                                                                                                          | ms7210_ctrl_iic_top_inst/iic_dri/N39                                                                                                                                            | 2          
| ms7210_ctrl_iic_top_inst/iic_dri/twr_en                                                                                                                                         | ms7210_ctrl_iic_top_inst/iic_dri/twr_en                                                                                                                                         | 4          
| sd_ctrl_inst/sd_init_inst/N435                                                                                                                                                  | sd_ctrl_inst/sd_init_inst/N435_5                                                                                                                                                | 40         
| sd_ctrl_inst/sd_init_inst/N423                                                                                                                                                  | sd_ctrl_inst/sd_init_inst/N423_0_5                                                                                                                                              | 6          
| sd_ctrl_inst/sd_init_inst/N410                                                                                                                                                  | sd_ctrl_inst/sd_init_inst/N410_5                                                                                                                                                | 1          
| sd_ctrl_inst/sd_read_inst/N414                                                                                                                                                  | sd_ctrl_inst/sd_read_inst/N414                                                                                                                                                  | 8          
| sd_ctrl_inst/sd_read_inst/N450                                                                                                                                                  | sd_ctrl_inst/sd_read_inst/N450_3                                                                                                                                                | 12         
| sd_ctrl_inst/sd_read_inst/N459                                                                                                                                                  | sd_ctrl_inst/sd_read_inst/N459                                                                                                                                                  | 16         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N334                                                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N334                                                                                                                      | 10         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325                                                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325                                                                                                                      | 10         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done                                                                                                                                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done                                                                                              | 1          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N127                                                                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N127                                                                                                               | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N107                                                                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N107_6                                                                                                             | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N287                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N287_1                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N354                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N354_1                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N421                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N421_1                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N488                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N488_1                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N352                                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N352                                                                                                                    | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N338                                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N338                                                                                                                    | 11         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N165                                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N165_3                                                                                                                  | 6          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/N18                                                                                                                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/N18                                                                                                                  | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_pls                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N4                                                                                                                | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N141                                                                                                     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N141                                                                                                     | 10         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2053                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N1796                                                                                                                          | 14         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N749                                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N749                                                                                                                           | 9          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N1796                                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N1796                                                                                                                          | 3          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N754                                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N754                                                                                                                           | 3          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N282                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N282                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N254                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N254                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N258                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N258                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N262                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N262                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N266                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N266                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N270                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N270                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N274                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N274                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N278                                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N278                                                                                                                        | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N54                                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N54                                                                                                                         | 24         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/rd_en                                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy                                                                                                       | 2          
| ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N87_1                                                                                             | ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N87_1                                                                                             | 13         
| ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N0_1                                                                                              | ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N0_1                                                                                              | 11         
| nt_de_out                                                                                                                                                                       | vga_ctrl_inst/N46_1                                                                                                                                                             | 2          
| _$$_GND_$$_                                                                                                                                                                     | _$$_GND_$$_                                                                                                                                                                     | 8          
| ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N77_1                                                                                             | ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N77_1                                                                                             | 11         
| ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N0_1                                                                                              | ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N0_1                                                                                              | 13         
| ddr_rw_inst/wr_fifo_re                                                                                                                                                          | ddr_rw_inst/axi_master_write_inst/N4                                                                                                                                            | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316                                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316_6                                                                                                     | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275                                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275                                                                                                       | 10         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [1]                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[1]                                                                                        | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318                                                                                                         | 20         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N347                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N347                                                                                                         | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N854                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N854                                                                                                        | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_14                                                                                                     | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785                                                                                                        | 20         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [2]                                                                                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[2]                                                                                  | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N543                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_fsm[3:0]_4_inv                                                                                  | 18         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [1]                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[1]                                                                                          | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N498                                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N127                                                                                                        | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43                                                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43                                                                                            | 19         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172_1                                                                                                         | 9          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N335_1                                                                                                         | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252                                                                                                           | 2          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201                                                                                                           | 2          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172                                                                                                           | 13         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N304                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N9                                                                                            | 15         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418                                                                                                           | 4          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458                                                                                                           | 7          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N461                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458_4                                                                                                         | 18         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N99_1                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N99_1                                                                                                          | 4          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371                                                                                                           | 6          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/ctrl_back_rdy                                                                                                              | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/ctrl_back_rdy                                                                                           | 37         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                    | 37         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N187_1                                                                                                        | 36         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                          | 36         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220                                                                                                          | 36         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10                                                                                                          | 23         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N14                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10                                                                                                          | 23         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                         | 39         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                         | 39         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_1                                                        | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537_1                                                          | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [0]                                                                                                     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1                                                          | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | 14         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3                                                          | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61                                                             | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3                                                        | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3                                                        | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107                                                            | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5                                                           | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897_3                                                             | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1                                                             | 18         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_1                                                        | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537_1                                                          | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [1]                                                                                                     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done                                            | 16         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1                                                          | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | 14         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3                                                          | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61                                                             | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3                                                        | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3                                                        | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5                                                           | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897_3                                                             | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1                                                             | 18         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_1                                                        | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1                                                          | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | 14         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3                                                          | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61                                                             | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3                                                        | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3                                                        | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5                                                           | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897_3                                                             | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_4                                                             | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1                                                             | 18         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_1                                                        | 4          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537_1                                                          | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [3]                                                                                                     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1                                                          | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454                                                            | 14         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3                                                          | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61                                                             | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617                                                            | 5          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3                                                        | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616                                                            | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3                                                        | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124                                                            | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5                                                           | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971                                                               | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897_3                                                             | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35                                                            | 8          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791                                                               | 12         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1                                                             | 18         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050                                                              | 9          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28                                                                                           | 8          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208                                                                                                    | 2          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222_3                                    | 6          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N43                                       | 7          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222_3                                    | 6          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N43                                       | 7          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222_3                                    | 6          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N43                                       | 7          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | 3          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222_1                                    | 6          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | 7          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108                                      | 3          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19                                                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19_5                                                                | 4          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19                                                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19_5                                                                | 4          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19                                                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19_5                                                                | 4          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1                    | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1                    | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                                 | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                                 | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1     | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1     | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1     | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N7_1     | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N0_1                                  | 5          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N3_1                                                                                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N3_1                                                                                                  | 6          
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/data_in_ready_1                                | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N0_1                                                                                                  | 6          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                      | Driver                                                                                                                                                                                      | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/ui_clk                                                                                                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg                                                                                                                                         | 4158       
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10                                                                                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/N10                                                                                                                                  | 2261       
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst                                                                                 | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_apb_cross_v1_2/N28                                                                                                                             | 1295       
| ddr_rw_inst/axi_ctrl_inst/N128                                                                                                                                | ddr_rw_inst/axi_ctrl_inst/N127                                                                                                                                                              | 383        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26_1                                                                                                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26_1                                                                                                                                | 283        
| ntclkbufg_0                                                                                                                                                   | clkbufg_0                                                                                                                                                                                   | 272        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done                                                                                                              | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done                                                                                                          | 228        
| sd_ctrl_inst/sd_init_inst/N227                                                                                                                                | sd_ctrl_inst/sd_init_inst/N227                                                                                                                                                              | 177        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk                                                                                                                 | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg                                                                                                                                        | 163        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_start                                                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrcal_start                                                                                                         | 153        
| ntclkbufg_1                                                                                                                                                   | clkbufg_1                                                                                                                                                                                   | 143        
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dqs_rst                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst                                                                                                                      | 106        
| ntclkbufg_2                                                                                                                                                   | clkbufg_2                                                                                                                                                                                   | 99         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0                                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N0                                                                                                                                    | 95         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/ctrl_back_rdy                                                                                            | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/ctrl_back_rdy                                                                                                       | 95         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll                                                                                                     | 89         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv                                                                                                      | 88         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [275]                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]                                                              | 84         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]                                                              | 84         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [68]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]                                                              | 84         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [68]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]                                                              | 84         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [67]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[0]                                                              | 83         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [67]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[0]                                                              | 82         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [67]                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[0]                                                              | 82         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [274]                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[0]                                                              | 82         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208                                                                                                                | 81         
| data_rd_ctrl_inst/N92                                                                                                                                         | data_rd_ctrl_inst/N92                                                                                                                                                                       | 75         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32                                                                                                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N32                                                                                                                                 | 65         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96]                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[96]                                                                                                        | 64         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/calib_done_r                                                                                                 | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/calib_done_r                                                                                                                               | 55         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/eye_calibration                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eye_calibration                                                                                                        | 54         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214                                                                                                                | 53         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N252                                                                                                                | 53         
| ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1                                                                                                                   | ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1                                                                                                                                                 | 52         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N20_4                                                                                                                                | 50         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_start                                                                                             | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/init_start                                                                                                          | 50         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr                                                                                                                    | 50         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N268                                                                                                                | 48         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                                      | 48         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N187_1                                                                                                                    | 48         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N240_8                                                                                                              | 48         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1070                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N759                                                                           | 48         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14237     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5                   | 44         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [27]                                                                                             | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27]                                                                                                                            | 40         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [1]                                                                 | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[1]                                                                                                | 40         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                                     | 40         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10                                                                                                                     | 40         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14306     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12                  | 40         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [26]                                                                                             | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[26]                                                                                                                            | 40         
| sd_ctrl_inst/sd_init_inst/N435                                                                                                                                | sd_ctrl_inst/sd_init_inst/N435_5                                                                                                                                                            | 40         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N217                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N187_1                                                                                                                    | 38         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                  | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104                                                                                                                | 38         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N203                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126                                                                                                                      | 37         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220                                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220                                                                                                                      | 36         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N248                                                                                                                | 36         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out [1]                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]                                                                                                                          | 36         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ioclk_fb                                                                                                            | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll                                                                                                     | 36         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gatecal_start                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/gatecal_start                                                                                                           | 35         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb                                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv                                                                                                      | 35         
| data_rd_ctrl_inst/state_reg [0]                                                                                                                               | data_rd_ctrl_inst/state_reg[0]                                                                                                                                                              | 34         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd                                                                         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208                                                                                                                | 34         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_2ck [16]                                                                     | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/N16_9[64]_1                                                                                                           | 34         
| data_rd_ctrl_inst/N150                                                                                                                                        | data_rd_ctrl_inst/N150                                                                                                                                                                      | 33         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [4]                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[4]                                                                                                                            | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192]                                                                                     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[192]                                                                                                       | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64]                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[64]                                                                                                        | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [1]                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]                                                                                                                            | 32         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N260                                                                                                                | 32         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N38821                                                                                      | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N267_or[0]_4                                                                                                               | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [5]                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[5]                                                                                                                            | 32         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda                                                                        | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N232_2                                                                                                              | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [0]                                                                                                          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[0]                                                                                                                            | 32         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10]                                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]                                                                  | 30         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0]         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[0]     | 30         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10]                                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]                                                                  | 30         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0]         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[0]     | 30         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10]                                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]                                                                  | 30         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10]                                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]                                                                  | 30         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0]                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]                                                                   | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0]                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]                                                                   | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0]                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]                                                                   | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [0]                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]                                                                                                        | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl [1]                                                                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N173_sum1_3                                                                                                                               | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0]                                    | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]                                                                   | 29         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [6]                           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[6]                                                          | 28         
| data_rd_ctrl_inst/N169 [0]                                                                                                                                    | data_rd_ctrl_inst/N113_26                                                                                                                                                                   | 27         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl [0]                                                                                                               | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N173_sum0                                                                                                                                 | 27         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1]         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]     | 27         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_start                                                                                           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/eyecal_start                                                                                                        | 27         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1]         | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]     | 27         
| data_rd_ctrl_inst/state_reg [2]                                                                                                                               | data_rd_ctrl_inst/state_reg[2]                                                                                                                                                              | 27         
| ddr_rw_inst/rd_burst_finish                                                                                                                                   | ddr_rw_inst/axi_master_read_inst/rd_state_reg[5]                                                                                                                                            | 27         
| ddr_rw_inst/wr_burst_finish                                                                                                                                   | ddr_rw_inst/axi_master_write_inst/wr_state_reg[6]                                                                                                                                           | 26         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N54                                                                                                       | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N54                                                                                                                                     | 26         
| sd_ctrl_inst/sd_read_inst/state_reg [2]                                                                                                                       | sd_ctrl_inst/sd_read_inst/state_reg[2]                                                                                                                                                      | 26         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [36]                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[36]                                                                                                                           | 25         
| ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [25]                                                                                             | ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[25]                                                                                                                            | 25         
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [32]                                                                                                         | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[32]                                                                                                                           | 25         
| ddr_rw_inst/axi_ctrl_inst/N52                                                                                                                                 | ddr_rw_inst/axi_ctrl_inst/N52_mux31_13                                                                                                                                                      | 25         
| ddr_rw_inst/axi_ctrl_inst/N115                                                                                                                                | ddr_rw_inst/axi_ctrl_inst/N115_mux31_13                                                                                                                                                     | 25         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 4781     | 133200        | 4                  
| LUT                   | 4753     | 66600         | 8                  
| Distributed RAM       | 40       | 19900         | 1                  
| DRM                   | 4.5      | 155           | 3                  
| IO                    | 116      | 300           | 39                 
| RCKB                  | 2        | 24            | 9                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 5        | 32            | 16                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 7        | 24            | 30                 
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 4        | 6             | 67                 
| PPLL                  | 2        | 6             | 34                 
| DDRPHY_CPD            | 1        | 12            | 9                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 1        | 12            | 9                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 2        | 6             | 34                 
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 14       | 48            | 30                 
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 1.70 sec.


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                  
+--------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/synthesize/hdmi_top_syn.adf     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/device_map/hdmi_top_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/device_map/hdmi_top_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/device_map/hdmi_top.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/device_map/dmr.db               
+--------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 441 MB
Total CPU time to dev_map completion : 0h:0m:13s
Process Total CPU time to dev_map completion : 0h:0m:13s
Total real time to dev_map completion : 0h:0m:16s
