
*** Running vivado
    with args -log TEST_Bench.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TEST_Bench.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TEST_Bench.tcl -notrace
Command: synth_design -top TEST_Bench -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19096 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 304.871 ; gain = 98.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TEST_Bench' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/TEST_Bench.v:23]
INFO: [Synth 8-638] synthesizing module 'SimpleLC3' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/tb.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Regfile.v:21]
INFO: [Synth 8-226] default block is never used [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Regfile.v:70]
INFO: [Synth 8-226] default block is never used [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Regfile.v:82]
WARNING: [Synth 8-567] referenced signal 'RegFile' should be on the sensitivity list [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Regfile.v:69]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (1#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Regfile.v:21]
INFO: [Synth 8-638] synthesizing module 'Controller' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (2#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'Execute' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v:2]
INFO: [Synth 8-256] done synthesizing module 'Execute' (3#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v:2]
INFO: [Synth 8-638] synthesizing module 'Fetch' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/fetch.v:2]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (4#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/fetch.v:2]
INFO: [Synth 8-638] synthesizing module 'MemAccess' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/memaccess.v:1]
INFO: [Synth 8-256] done synthesizing module 'MemAccess' (5#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/memaccess.v:1]
INFO: [Synth 8-638] synthesizing module 'Writeback' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/writeback.v:22]
INFO: [Synth 8-226] default block is never used [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/writeback.v:31]
INFO: [Synth 8-256] done synthesizing module 'Writeback' (6#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/writeback.v:22]
INFO: [Synth 8-638] synthesizing module 'Decode' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:2]
INFO: [Synth 8-226] default block is never used [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:48]
INFO: [Synth 8-256] done synthesizing module 'Decode' (7#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:2]
INFO: [Synth 8-256] done synthesizing module 'SimpleLC3' (8#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/tb.v:23]
INFO: [Synth 8-638] synthesizing module 'mem' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Memory.v:22]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Memory.v:30]
INFO: [Synth 8-256] done synthesizing module 'mem' (9#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Memory.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'readdata' does not match port width (32) of module 'mem' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/TEST_Bench.v:34]
WARNING: [Synth 8-689] width (16) of port connection 'address' does not match port width (32) of module 'mem' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/TEST_Bench.v:34]
WARNING: [Synth 8-689] width (16) of port connection 'writedata' does not match port width (32) of module 'mem' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/TEST_Bench.v:34]
INFO: [Synth 8-256] done synthesizing module 'TEST_Bench' (10#1) [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/TEST_Bench.v:23]
WARNING: [Synth 8-3331] design mem has unconnected port address[31]
WARNING: [Synth 8-3331] design mem has unconnected port address[30]
WARNING: [Synth 8-3331] design mem has unconnected port address[29]
WARNING: [Synth 8-3331] design mem has unconnected port address[28]
WARNING: [Synth 8-3331] design mem has unconnected port address[27]
WARNING: [Synth 8-3331] design mem has unconnected port address[26]
WARNING: [Synth 8-3331] design mem has unconnected port address[25]
WARNING: [Synth 8-3331] design mem has unconnected port address[24]
WARNING: [Synth 8-3331] design mem has unconnected port address[23]
WARNING: [Synth 8-3331] design mem has unconnected port address[22]
WARNING: [Synth 8-3331] design mem has unconnected port address[21]
WARNING: [Synth 8-3331] design mem has unconnected port address[20]
WARNING: [Synth 8-3331] design mem has unconnected port address[19]
WARNING: [Synth 8-3331] design mem has unconnected port address[18]
WARNING: [Synth 8-3331] design mem has unconnected port address[17]
WARNING: [Synth 8-3331] design Execute has unconnected port D_Data[47]
WARNING: [Synth 8-3331] design Execute has unconnected port D_Data[46]
WARNING: [Synth 8-3331] design Execute has unconnected port D_Data[45]
WARNING: [Synth 8-3331] design Execute has unconnected port D_Data[44]
WARNING: [Synth 8-3331] design Execute has unconnected port D_Data[43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.578 ; gain = 209.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.578 ; gain = 209.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.578 ; gain = 209.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v:22]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/execute.v:31]
INFO: [Synth 8-5544] ROM "pc0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'din_reg' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/memaccess.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'sr1_reg' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'sr2_reg' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'dr_reg' [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/decode.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 416.578 ; gain = 209.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 8     
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  18 Input      4 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MemAccess 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     16 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
Module Writeback 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 463.852 ; gain = 257.180
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 464.563 ; gain = 257.891
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 464.563 ; gain = 257.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'M/readdata_reg' and it is trimmed from '32' to '16' bits. [F:/Testlc3/LC3_test_again/LC3_test_again.srcs/sources_1/new/Memory.v:35]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "M/memorycells_reg" due to constant propagation. Old ram width 16 bits, new ram width 16 bits.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TEST_Bench  | M/memorycells_reg | 128 K x 16(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 48     | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[15]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[14]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[13]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[12]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[11]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[10]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[9]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[8]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[7]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[6]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[5]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[4]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[3]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[2]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[1]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/M1/din_reg[0]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_49) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_50) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_51) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_52) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_53) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_54) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_55) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_56) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_57) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_58) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_59) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_60) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_61) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_62) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_63) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (din_reg__0i_64) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr1_reg[2]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr1_reg[1]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr1_reg[0]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr2_reg[2]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr2_reg[1]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/sr2_reg[0]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/dr_reg[2]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/dr_reg[1]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/dr_reg[0]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__0) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__1) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__2) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__3) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__4) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__5) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__6) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__7) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__8) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__9) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__10) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__11) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__12) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__13) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__14) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__15) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__16) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__17) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__18) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__19) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__20) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__21) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__22) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__23) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__24) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__25) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__26) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__27) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__28) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__29) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (M/memorycells_reg_mux_sel__30) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[15]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[14]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[13]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[12]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[11]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[10]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[9]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[8]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[7]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[6]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[5]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[4]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[3]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[2]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[1]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/F1/pc_reg[0]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[15]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[14]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[13]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[12]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[11]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[10]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[9]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[8]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[7]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[6]) is unused and will be removed from module TEST_Bench.
WARNING: [Synth 8-3332] Sequential element (P/D1/IR_reg[5]) is unused and will be removed from module TEST_Bench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 464.563 ; gain = 257.891
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 464.563 ; gain = 257.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 464.563 ; gain = 257.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 271 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.313 ; gain = 238.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 465.313 ; gain = 258.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 537.211 ; gain = 313.262
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 537.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 23 12:33:10 2021...
