[info] copying core's instructions and data to ram...

[info] copy down

[info] load nemu interpreter successfully!

[info] initing nemu...

[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'clint' at [0xa2000000, 0xa200ffff][0m
[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'sdhci' at [0xa3000000, 0xa300007f][0m
[1;34m[src/device/sdcard.c,121,init_sdcard] Can not find sdcard image: debian.img[0m
[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'difftest.serial' at [0xa10003f8, 0xa10003ff][0m
[info] init nemu down

[info] loading instructions and data from ram to nemu...

[info] load instructions and data from ram to nemu down

========================================== in cycle [0] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000000
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000004
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000000 
nemu's pc: 0x0000000080000004 
next instruction is 6400293
========================================== cycle [0] ends ==========================================
========================================== in cycle [1] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000004
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000008
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000004 
nemu's pc: 0x0000000080000008 
next instruction is 1f400093
========================================== cycle [1] ends ==========================================
========================================== in cycle [2] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000008
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000000c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000008 
nemu's pc: 0x000000008000000c 
next instruction is 1f500113
========================================== cycle [2] ends ==========================================
========================================== in cycle [3] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000000c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x0000000000000000 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000010
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000000c 
nemu's pc: 0x0000000080000010 
next instruction is 1f600193
========================================== cycle [3] ends ==========================================
========================================== in cycle [4] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000010
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000000064 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000014
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000010 
nemu's pc: 0x0000000080000014 
next instruction is 1f700213
========================================== cycle [4] ends ==========================================
========================================== in cycle [5] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000014
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000018
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000014 
nemu's pc: 0x0000000080000018 
next instruction is 1f800293
========================================== cycle [5] ends ==========================================
========================================== in cycle [6] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000018
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000001c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000018 
nemu's pc: 0x000000008000001c 
next instruction is 1f900313
========================================== cycle [6] ends ==========================================
========================================== in cycle [7] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000001c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000020
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000001c 
nemu's pc: 0x0000000080000020 
next instruction is 1fa00393
========================================== cycle [7] ends ==========================================
========================================== in cycle [8] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000020
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000024
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000020 
nemu's pc: 0x0000000080000024 
next instruction is 1fb00e13
========================================== cycle [8] ends ==========================================
========================================== in cycle [9] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000024
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000028
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000024 
nemu's pc: 0x0000000080000028 
next instruction is 1fc00e93
========================================== cycle [9] ends ==========================================
========================================== in cycle [10] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000000 pc : 0x0000000080000028
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000000 pc : 0x000000008000002c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000028 
nemu's pc: 0x000000008000002c 
next instruction is 1fd00f13
========================================== cycle [10] ends ==========================================
========================================== in cycle [11] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000002c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000030
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000002c 
nemu's pc: 0x0000000080000030 
next instruction is 20900f93
========================================== cycle [11] ends ==========================================
========================================== in cycle [12] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000030
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000034
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000030 
nemu's pc: 0x0000000080000034 
next instruction is 20a00413
========================================== cycle [12] ends ==========================================
========================================== in cycle [13] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000034
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000038
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000034 
nemu's pc: 0x0000000080000038 
next instruction is 20b00493
========================================== cycle [13] ends ==========================================
========================================== in cycle [14] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000038
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000003c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000038 
nemu's pc: 0x000000008000003c 
next instruction is 20c00913
========================================== cycle [14] ends ==========================================
========================================== in cycle [15] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000003c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000040
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000003c 
nemu's pc: 0x0000000080000040 
next instruction is 20d00993
========================================== cycle [15] ends ==========================================
========================================== in cycle [16] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000040
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000044
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000040 
nemu's pc: 0x0000000080000044 
next instruction is 20900a13
========================================== cycle [16] ends ==========================================
========================================== in cycle [17] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000044
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000048
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000044 
nemu's pc: 0x0000000080000048 
next instruction is 3200a93
========================================== cycle [17] ends ==========================================
========================================== in cycle [18] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000048
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000004c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000048 
nemu's pc: 0x000000008000004c 
next instruction is 4ba00b13
========================================== cycle [18] ends ==========================================
========================================== in cycle [19] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000004c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000050
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000004c 
nemu's pc: 0x0000000080000050 
next instruction is 51e00b93
========================================== cycle [19] ends ==========================================
========================================== in cycle [20] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000050
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000054
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000050 
nemu's pc: 0x0000000080000054 
next instruction is c00c13
========================================== cycle [20] ends ==========================================
========================================== in cycle [21] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000054
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000058
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000054 
nemu's pc: 0x0000000080000058 
next instruction is e0c00c93
========================================== cycle [21] ends ==========================================
========================================== in cycle [22] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000058
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0x0000000000000000 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000005c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000058 
nemu's pc: 0x000000008000005c 
next instruction is c8600d13
========================================== cycle [22] ends ==========================================
========================================== in cycle [23] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000005c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000060
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000005c 
nemu's pc: 0x0000000080000060 
next instruction is aec00d93
========================================== cycle [23] ends ==========================================
========================================== in cycle [24] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000060
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000064
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000060 
nemu's pc: 0x0000000080000064 
next instruction is 8700513
========================================== cycle [24] ends ==========================================
========================================== in cycle [25] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000064
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000068
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000064 
nemu's pc: 0x0000000080000068 
next instruction is 20800593
========================================== cycle [25] ends ==========================================
========================================== in cycle [26] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000068
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000006c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000068 
nemu's pc: 0x000000008000006c 
next instruction is 23200613
========================================== cycle [26] ends ==========================================
========================================== in cycle [27] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000006c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000070
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000006c 
nemu's pc: 0x0000000080000070 
next instruction is 8300693
========================================== cycle [27] ends ==========================================
========================================== in cycle [28] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000070
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000074
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000070 
nemu's pc: 0x0000000080000074 
next instruction is 20000713
========================================== cycle [28] ends ==========================================
========================================== in cycle [29] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000074
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000078
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000074 
nemu's pc: 0x0000000080000078 
next instruction is 22b00793
========================================== cycle [29] ends ==========================================
========================================== in cycle [30] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000078
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x0000000000000000 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000007c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000078 
nemu's pc: 0x000000008000007c 
next instruction is 22f00813
========================================== cycle [30] ends ==========================================
========================================== in cycle [31] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000007c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x000000000000020b 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000080
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000007c 
nemu's pc: 0x0000000080000080 
next instruction is 1f400893
========================================== cycle [31] ends ==========================================
========================================== in cycle [32] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000080
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x00000000000001f8 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000084
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000080 
nemu's pc: 0x0000000080000084 
next instruction is 200497
========================================== cycle [32] ends ==========================================
========================================== in cycle [33] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000084
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x00000000000001f9 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000088
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000084 
nemu's pc: 0x0000000080000088 
next instruction is 5002b7
========================================== cycle [33] ends ==========================================
========================================== in cycle [34] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000088
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x00000000000001fa s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000008c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000088 
nemu's pc: 0x000000008000008c 
next instruction is 820337
========================================== cycle [34] ends ==========================================
========================================== in cycle [35] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0xffffffffffce0000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000008c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0xffffffffffce0000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000090
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000008c 
nemu's pc: 0x0000000080000090 
next instruction is 406283b3
========================================== cycle [35] ends ==========================================
========================================== in cycle [36] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0xffffffffffce0000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000090
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0xffffffffffce0000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000094
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000090 
nemu's pc: 0x0000000080000094 
next instruction is 406283bb
========================================== cycle [36] ends ==========================================
========================================== in cycle [37] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000094
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000098
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000094 
nemu's pc: 0x0000000080000098 
next instruction is 62c3b3
========================================== cycle [37] ends ==========================================
========================================== in cycle [38] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000098
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000009c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000098 
nemu's pc: 0x000000008000009c 
next instruction is 6283b3
========================================== cycle [38] ends ==========================================
========================================== in cycle [39] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000009c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a0
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000009c 
nemu's pc: 0x00000000800000a0 
next instruction is 6283bb
========================================== cycle [39] ends ==========================================
========================================== in cycle [40] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a4
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000a0 
nemu's pc: 0x00000000800000a4 
next instruction is 62f3b3
========================================== cycle [40] ends ==========================================
========================================== in cycle [41] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000d20000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a8
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000a4 
nemu's pc: 0x00000000800000a8 
next instruction is 62e3b3
========================================== cycle [41] ends ==========================================
========================================== in cycle [42] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x000028a000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000a8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x000028a000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000ac
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000a8 
nemu's pc: 0x00000000800000ac 
next instruction is 26283b3
========================================== cycle [42] ends ==========================================
========================================== in cycle [43] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000ac
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b0
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000ac 
nemu's pc: 0x00000000800000b0 
next instruction is 26293b3
========================================== cycle [43] ends ==========================================
========================================== in cycle [44] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b4
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000b0 
nemu's pc: 0x00000000800000b4 
next instruction is 262a3b3
========================================== cycle [44] ends ==========================================
========================================== in cycle [45] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b8
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000b4 
nemu's pc: 0x00000000800000b8 
next instruction is 262b3b3
========================================== cycle [45] ends ==========================================
========================================== in cycle [46] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000b8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000bc
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000b8 
nemu's pc: 0x00000000800000bc 
next instruction is 26283bb
========================================== cycle [46] ends ==========================================
========================================== in cycle [47] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000bc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c0
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000bc 
nemu's pc: 0x00000000800000c0 
next instruction is 262e3b3
========================================== cycle [47] ends ==========================================
========================================== in cycle [48] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c4
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000c0 
nemu's pc: 0x00000000800000c4 
next instruction is 262f3b3
========================================== cycle [48] ends ==========================================
========================================== in cycle [49] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c8
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000c4 
nemu's pc: 0x00000000800000c8 
next instruction is 262f3bb
========================================== cycle [49] ends ==========================================
========================================== in cycle [50] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000c8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000cc
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000c8 
nemu's pc: 0x00000000800000cc 
next instruction is 262e3bb
========================================== cycle [50] ends ==========================================
========================================== in cycle [51] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000cc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d0
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000cc 
nemu's pc: 0x00000000800000d0 
next instruction is 262c3b3
========================================== cycle [51] ends ==========================================
========================================== in cycle [52] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d4
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000d0 
nemu's pc: 0x00000000800000d4 
next instruction is 262d3b3
========================================== cycle [52] ends ==========================================
========================================== in cycle [53] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d8
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000d4 
nemu's pc: 0x00000000800000d8 
next instruction is 262d3b3
========================================== cycle [53] ends ==========================================
========================================== in cycle [54] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000d8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000dc
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000d8 
nemu's pc: 0x00000000800000dc 
next instruction is 262d3bb
========================================== cycle [54] ends ==========================================
========================================== in cycle [55] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000dc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000e0
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000dc 
nemu's pc: 0x00000000800000e0 
next instruction is 262c3bb
========================================== cycle [55] ends ==========================================
========================================== in cycle [56] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x00000000800000e0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000011c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x00000000800000e0 
nemu's pc: 0x000000008000011c 
next instruction is 2629e63
========================================== cycle [56] ends ==========================================
========================================== in cycle [57] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000011c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000158
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000011c 
nemu's pc: 0x0000000080000158 
next instruction is 2535e63
========================================== cycle [57] ends ==========================================
========================================== in cycle [58] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000158
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000015c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000158 
nemu's pc: 0x000000008000015c 
next instruction is 30529073
========================================== cycle [58] ends ==========================================
========================================== in cycle [59] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000015c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000160
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000015c 
nemu's pc: 0x0000000080000160 
next instruction is 34191073
========================================== cycle [59] ends ==========================================
========================================== in cycle [60] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000160
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000820000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000164
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000160 
nemu's pc: 0x0000000080000164 
next instruction is 34299073
========================================== cycle [60] ends ==========================================
========================================== in cycle [61] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000164
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x0000000000000000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000168
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000164 
nemu's pc: 0x0000000080000168 
next instruction is 30502373
========================================== cycle [61] ends ==========================================
========================================== in cycle [62] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000168
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x0000000000500000 s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000016c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000168 
nemu's pc: 0x000000008000016c 
next instruction is 407303b3
========================================== cycle [62] ends ==========================================
========================================== in cycle [63] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000016c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x00000000000001fb t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000170
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000016c 
nemu's pc: 0x0000000080000170 
next instruction is 341023f3
========================================== cycle [63] ends ==========================================
========================================== in cycle [64] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000170
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x00000000000001f4 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000174
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000170 
nemu's pc: 0x0000000080000174 
next instruction is 34202e73
========================================== cycle [64] ends ==========================================
========================================== in cycle [65] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x0000000080000174
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000000209 pc : 0x000000008000017c
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000174 
nemu's pc: 0x000000008000017c 
next instruction is 8000ef
========================================== cycle [65] ends ==========================================
========================================== in cycle [66] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001000 pc : 0x000000008000017c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001000 pc : 0x0000000080000180
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x000000008000017c 
nemu's pc: 0x0000000080000180 
next instruction is 1fb7
========================================== cycle [66] ends ==========================================
========================================== in cycle [67] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000180
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000184
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000180 
nemu's pc: 0x0000000080000184 
next instruction is 245f8f9b
========================================== cycle [67] ends ==========================================
========================================== in cycle [68] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000184
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;31;40m[ERROR] core's regs is not equal with nemu's regs [0m 
core's pc: 0x0000000080000184 
nemu's pc: 0x0000000080000178 
next instruction is 8067
========================================== cycle [68] ends ==========================================
========================================== in cycle [69] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [69] ends ==========================================
========================================== in cycle [70] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [70] ends ==========================================
========================================== in cycle [71] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [71] ends ==========================================
========================================== in cycle [72] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [72] ends ==========================================
========================================== in cycle [73] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [73] ends ==========================================
========================================== in cycle [74] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [74] ends ==========================================
========================================== in cycle [75] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [75] ends ==========================================
========================================== in cycle [76] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [76] ends ==========================================
========================================== in cycle [77] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [77] ends ==========================================
========================================== in cycle [78] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [78] ends ==========================================
========================================== in cycle [79] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [79] ends ==========================================
========================================== in cycle [80] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [80] ends ==========================================
========================================== in cycle [81] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [81] ends ==========================================
========================================== in cycle [82] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [82] ends ==========================================
========================================== in cycle [83] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [83] ends ==========================================
========================================== in cycle [84] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [84] ends ==========================================
========================================== in cycle [85] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [85] ends ==========================================
========================================== in cycle [86] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [86] ends ==========================================
========================================== in cycle [87] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [87] ends ==========================================
========================================== in cycle [88] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [88] ends ==========================================
========================================== in cycle [89] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [89] ends ==========================================
========================================== in cycle [90] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [90] ends ==========================================
========================================== in cycle [91] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [91] ends ==========================================
========================================== in cycle [92] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [92] ends ==========================================
========================================== in cycle [93] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [93] ends ==========================================
========================================== in cycle [94] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [94] ends ==========================================
========================================== in cycle [95] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [95] ends ==========================================
========================================== in cycle [96] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [96] ends ==========================================
========================================== in cycle [97] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [97] ends ==========================================
========================================== in cycle [98] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [98] ends ==========================================
========================================== in cycle [99] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [99] ends ==========================================
========================================== in cycle [100] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [100] ends ==========================================
========================================== in cycle [101] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [101] ends ==========================================
========================================== in cycle [102] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [102] ends ==========================================
========================================== in cycle [103] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [103] ends ==========================================
========================================== in cycle [104] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [104] ends ==========================================
========================================== in cycle [105] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [105] ends ==========================================
========================================== in cycle [106] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [106] ends ==========================================
========================================== in cycle [107] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [107] ends ==========================================
========================================== in cycle [108] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [108] ends ==========================================
========================================== in cycle [109] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [109] ends ==========================================
========================================== in cycle [110] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [110] ends ==========================================
========================================== in cycle [111] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [111] ends ==========================================
========================================== in cycle [112] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [112] ends ==========================================
========================================== in cycle [113] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [113] ends ==========================================
========================================== in cycle [114] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [114] ends ==========================================
========================================== in cycle [115] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [115] ends ==========================================
========================================== in cycle [116] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [116] ends ==========================================
========================================== in cycle [117] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [117] ends ==========================================
========================================== in cycle [118] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [118] ends ==========================================
========================================== in cycle [119] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [119] ends ==========================================
========================================== in cycle [120] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [120] ends ==========================================
========================================== in cycle [121] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [121] ends ==========================================
========================================== in cycle [122] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [122] ends ==========================================
========================================== in cycle [123] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [123] ends ==========================================
========================================== in cycle [124] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [124] ends ==========================================
========================================== in cycle [125] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [125] ends ==========================================
========================================== in cycle [126] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [126] ends ==========================================
========================================== in cycle [127] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [127] ends ==========================================
========================================== in cycle [128] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [128] ends ==========================================
========================================== in cycle [129] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [129] ends ==========================================
========================================== in cycle [130] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [130] ends ==========================================
========================================== in cycle [131] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [131] ends ==========================================
========================================== in cycle [132] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [132] ends ==========================================
========================================== in cycle [133] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [133] ends ==========================================
========================================== in cycle [134] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [134] ends ==========================================
========================================== in cycle [135] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [135] ends ==========================================
========================================== in cycle [136] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [136] ends ==========================================
========================================== in cycle [137] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [137] ends ==========================================
========================================== in cycle [138] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [138] ends ==========================================
========================================== in cycle [139] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [139] ends ==========================================
========================================== in cycle [140] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [140] ends ==========================================
========================================== in cycle [141] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [141] ends ==========================================
========================================== in cycle [142] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [142] ends ==========================================
========================================== in cycle [143] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [143] ends ==========================================
========================================== in cycle [144] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [144] ends ==========================================
========================================== in cycle [145] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [145] ends ==========================================
========================================== in cycle [146] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [146] ends ==========================================
========================================== in cycle [147] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [147] ends ==========================================
========================================== in cycle [148] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [148] ends ==========================================
========================================== in cycle [149] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [149] ends ==========================================
========================================== in cycle [150] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [150] ends ==========================================
========================================== in cycle [151] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [151] ends ==========================================
========================================== in cycle [152] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [152] ends ==========================================
========================================== in cycle [153] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [153] ends ==========================================
========================================== in cycle [154] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [154] ends ==========================================
========================================== in cycle [155] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [155] ends ==========================================
========================================== in cycle [156] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [156] ends ==========================================
========================================== in cycle [157] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [157] ends ==========================================
========================================== in cycle [158] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [158] ends ==========================================
========================================== in cycle [159] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [159] ends ==========================================
========================================== in cycle [160] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [160] ends ==========================================
========================================== in cycle [161] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [161] ends ==========================================
========================================== in cycle [162] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [162] ends ==========================================
========================================== in cycle [163] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [163] ends ==========================================
========================================== in cycle [164] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [164] ends ==========================================
========================================== in cycle [165] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [165] ends ==========================================
========================================== in cycle [166] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [166] ends ==========================================
========================================== in cycle [167] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [167] ends ==========================================
========================================== in cycle [168] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [168] ends ==========================================
========================================== in cycle [169] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [169] ends ==========================================
========================================== in cycle [170] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [170] ends ==========================================
========================================== in cycle [171] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [171] ends ==========================================
========================================== in cycle [172] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [172] ends ==========================================
========================================== in cycle [173] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [173] ends ==========================================
========================================== in cycle [174] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [174] ends ==========================================
========================================== in cycle [175] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [175] ends ==========================================
========================================== in cycle [176] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [176] ends ==========================================
========================================== in cycle [177] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [177] ends ==========================================
========================================== in cycle [178] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [178] ends ==========================================
========================================== in cycle [179] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [179] ends ==========================================
========================================== in cycle [180] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [180] ends ==========================================
========================================== in cycle [181] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [181] ends ==========================================
========================================== in cycle [182] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [182] ends ==========================================
========================================== in cycle [183] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [183] ends ==========================================
========================================== in cycle [184] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [184] ends ==========================================
========================================== in cycle [185] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [185] ends ==========================================
========================================== in cycle [186] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [186] ends ==========================================
========================================== in cycle [187] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [187] ends ==========================================
========================================== in cycle [188] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [188] ends ==========================================
========================================== in cycle [189] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [189] ends ==========================================
========================================== in cycle [190] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [190] ends ==========================================
========================================== in cycle [191] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [191] ends ==========================================
========================================== in cycle [192] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [192] ends ==========================================
========================================== in cycle [193] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [193] ends ==========================================
========================================== in cycle [194] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [194] ends ==========================================
========================================== in cycle [195] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [195] ends ==========================================
========================================== in cycle [196] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [196] ends ==========================================
========================================== in cycle [197] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [197] ends ==========================================
========================================== in cycle [198] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [198] ends ==========================================
========================================== in cycle [199] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080000178 sp: 0x00000000000001f5 gp: 0x00000000000001f6 
tp: 0x00000000000001f7 t0: 0x0000000000500000 t1: 0x0000000000500000 
t2: 0x000000000000020c s0: 0x000000000000020a s1: 0x0000000080200080 
a0: 0x0000000000000087 a1: 0x0000000000000208 a2: 0x0000000000000232 
a3: 0x0000000000000083 a4: 0x0000000000000200 a5: 0x000000000000022b 
a6: 0x000000000000022f a7: 0x00000000000001f4 s2: 0x000000000000020c 
s3: 0x000000000000020d s4: 0x0000000000000209 s5: 0x0000000000000032 
s6: 0x00000000000004ba s7: 0x000000000000051e s8: 0x000000000000000c 
s9: 0xfffffffffffffe0c s10: 0xfffffffffffffc86 s11: 0xfffffffffffffaec 
t3: 0x000000000000020d t4: 0x00000000000001fc t5: 0x00000000000001fd 
t6: 0x0000000000001245 pc : 0x0000000080000178
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 6f
========================================== cycle [199] ends ==========================================
[1;32;40m[info] simulation successfully![0m 
[1;32;40m[info] correct rate : 65.50[0m 
[1;31;40m[info] error   rate : 34.50[0m 
