<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>rcosc_50mhz</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RCOSC_50MHZ_0/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>RCOSC_50MHZ_0:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/place_route.sdc</file><line>7</line></origin></clock><generated_clock Id="2"><name>RTG4FCCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/place_route.sdc</file><line>8</line></origin></generated_clock><generated_clock Id="3"><name>RTG4FCCC_0/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/place_route.sdc</file><line>9</line></origin></generated_clock></Scenario><Scenario Id="timing_analysis"><clock Id="7"><name>rcosc_50mhz</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RCOSC_50MHZ_0/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>RCOSC_50MHZ_0:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/timing_analysis.sdc</file><line>7</line></origin></clock><generated_clock Id="8"><name>RTG4FCCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/timing_analysis.sdc</file><line>8</line></origin></generated_clock><generated_clock Id="9"><name>RTG4FCCC_0/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/timing_analysis.sdc</file><line>9</line></origin></generated_clock></Scenario></TCML>