
`ifndef __UART_HEADER__
	`define __UART_HEADER__

/*
 * ï¿½yï¿½ï¿½ï¿½ï¿½ï¿½É‚Â‚ï¿½ï¿½Äz
 * ï¿½EUARTï¿½Íƒ`ï¿½bï¿½vï¿½Sï¿½Ì‚ÌŠï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ‚Éƒ{ï¿½[ï¿½ï¿½ï¿½[ï¿½gï¿½ğ¶ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 *	 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½[ï¿½ï¿½ï¿½[ï¿½gï¿½ï¿½ï¿½ÏXï¿½ï¿½ï¿½ï¿½ï¿½ê‡ï¿½ÍA
 *	 UART_DIV_RATEï¿½ï¿½UART_DIV_CNT_Wï¿½ï¿½UartDivCntBusï¿½ï¿½ï¿½ÏXï¿½ï¿½ï¿½Ä‰ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½B
 * ï¿½EUART_DIV_RATEï¿½Í•ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½gï¿½ï¿½ï¿½ï¿½ï¿½`ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 *	 UART_DIV_RATEï¿½ÍŠï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½[ï¿½ï¿½ï¿½[ï¿½gï¿½ÅŠï¿½ï¿½ï¿½ï¿½ï¿½lï¿½É‚È‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 * ï¿½EUART_DIV_CNT_Wï¿½Í•ï¿½ï¿½ï¿½ï¿½Jï¿½Eï¿½ï¿½ï¿½^ï¿½Ì•ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½`ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 *	 UART_DIV_CNT_Wï¿½ï¿½UART_DIV_RATEï¿½ï¿½log2ï¿½ï¿½ï¿½ï¿½ï¿½lï¿½É‚È‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 * ï¿½EUartDivCntBusï¿½ï¿½UART_DIV_CNT_Wï¿½Ìƒoï¿½Xï¿½Å‚ï¿½ï¿½B
 *	 UART_DIV_CNT_W-1:0ï¿½Æ‚ï¿½ï¿½Ä‰ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½B
 *
 * ï¿½yï¿½ï¿½ï¿½ï¿½ï¿½Ì—ï¿½ï¿½z
 * ï¿½EUARTï¿½Ìƒ{ï¿½[ï¿½ï¿½ï¿½[ï¿½gï¿½ï¿½38,400baudï¿½ÅAï¿½`ï¿½bï¿½vï¿½Sï¿½Ì‚ÌŠï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½ï¿½10MHzï¿½Ìê‡ï¿½A
 *	 UART_DIV_RATEï¿½ï¿½10,000,000ï¿½ï¿½38,400ï¿½ï¿½260ï¿½Æ‚È‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 *	 UART_DIV_CNT_Wï¿½ï¿½log2(260)ï¿½ï¿½9ï¿½Æ‚È‚ï¿½ï¿½Ü‚ï¿½ï¿½B
 */

	/********** ï¿½ï¿½ï¿½ï¿½ï¿½Jï¿½Eï¿½ï¿½ï¿½^ *********/
	`define UART_DIV_RATE	   9'd260  // frequency divider
	`define UART_DIV_CNT_W	   9	   //bit wide
	`define UartDivCntBus	   8:0	   //bit wide
	/**********bus**********/
	`define UartAddrBus		   0:0		//?
	`define UART_ADDR_W		   1			//
	`define UartAddrLoc		   0:0		//
	/**********control registers**********/
	`define UART_ADDR_STATUS   1'h0 //control register 0 : status
	`define UART_ADDR_DATA	   1'h1 //control register 1 : receive send data
	/********** ï¿½rï¿½bï¿½gï¿½}ï¿½bï¿½v **********/
	`define UartCtrlIrqRx	   0			//bit position in control register 0
	`define UartCtrlIrqTx	   1			//bit position in control register 0
	`define UartCtrlBusyRx	   2		//bit position in control register 0
	`define UartCtrlBusyTx	   3		//bit position in control register 0
	/**********bus status**********/
	`define UartStateBus	   0:0		//
	`define UART_STATE_IDLE	 1'b0 	//
	`define UART_STATE_TX	   1'b1 	//
	`define UART_STATE_RX	   1'b1 	//
	/**********bit count**********/
	`define UartBitCntBus	   3:0		//
	`define UART_BIT_CNT_W	   4		//
	`define UART_BIT_CNT_START 4'h0 //
	`define UART_BIT_CNT_MSB   4'h8 //
	`define UART_BIT_CNT_STOP  4'h9 //
	/**********start bit and stop bit**********/
	`define UART_START_BIT	   1'b0 //
	`define UART_STOP_BIT	   1'b1 	//

`endif
