/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_a.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_3c00
void arm64_coder__1332(void** vars) {
	/*Reduction for line 1778 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1333(void** vars) {
	/*Reduction for line 1777 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1334(void** vars) {
	/*Reduction for line 1776 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1335(void** vars) {
	/*Reduction for line 1775 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1336(void** vars) {
	/*Reduction for line 1774 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1337(void** vars) {
	/*Reduction for line 1773 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UMLAL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1338(void** vars) {
	/*Reduction for line 1725 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1339(void** vars) {
	/*Reduction for line 1724 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1340(void** vars) {
	/*Reduction for line 1723 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1341(void** vars) {
	/*Reduction for line 1722 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1342(void** vars) {
	/*Reduction for line 1721 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1343(void** vars) {
	/*Reduction for line 1720 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1344(void** vars) {
	/*Reduction for line 1718 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1345(void** vars) {
	/*Reduction for line 1717 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1346(void** vars) {
	/*Reduction for line 1716 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1347(void** vars) {
	/*Reduction for line 1715 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1348(void** vars) {
	/*Reduction for line 1714 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1349(void** vars) {
	/*Reduction for line 1713 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1350(void** vars) {
	/*Reduction for line 1711 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1351(void** vars) {
	/*Reduction for line 1710 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1352(void** vars) {
	/*Reduction for line 1709 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1353(void** vars) {
	/*Reduction for line 1708 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1354(void** vars) {
	/*Reduction for line 1707 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1355(void** vars) {
	/*Reduction for line 1706 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_UABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1356(void** vars) {
	/*Reduction for line 1661 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1357(void** vars) {
	/*Reduction for line 1660 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1358(void** vars) {
	/*Reduction for line 1659 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1359(void** vars) {
	/*Reduction for line 1658 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1360(void** vars) {
	/*Reduction for line 1657 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1361(void** vars) {
	/*Reduction for line 1656 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SUBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1362(void** vars) {
	/*Reduction for line 1456 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1363(void** vars) {
	/*Reduction for line 1455 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1364(void** vars) {
	/*Reduction for line 1454 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1365(void** vars) {
	/*Reduction for line 1453 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1366(void** vars) {
	/*Reduction for line 1452 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1367(void** vars) {
	/*Reduction for line 1451 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SSUBL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1368(void** vars) {
	/*Reduction for line 1440 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SSHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1369(void** vars) {
	/*Reduction for line 1439 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SSHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1370(void** vars) {
	/*Reduction for line 1438 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SSHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1371(void** vars) {
	/*Reduction for line 1437 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SSHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1372(void** vars) {
	/*Reduction for line 1436 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SSHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1373(void** vars) {
	/*Reduction for line 1435 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SSHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1374(void** vars) {
	/*Reduction for line 1388 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1375(void** vars) {
	/*Reduction for line 1387 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1376(void** vars) {
	/*Reduction for line 1386 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHRUN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1377(void** vars) {
	/*Reduction for line 1385 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1378(void** vars) {
	/*Reduction for line 1384 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1379(void** vars) {
	/*Reduction for line 1383 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHRUN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1380(void** vars) {
	/*Reduction for line 1379 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1381(void** vars) {
	/*Reduction for line 1378 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1382(void** vars) {
	/*Reduction for line 1377 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1383(void** vars) {
	/*Reduction for line 1376 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1384(void** vars) {
	/*Reduction for line 1375 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1385(void** vars) {
	/*Reduction for line 1374 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1386(void** vars) {
	/*Reduction for line 619 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMLA,ISET_ARM64,FM_FMA,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,1R2D,2RD);
}
void arm64_coder__1387(void** vars) {
	/*Reduction for line 623 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMLS,ISET_ARM64,FM_FMS,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,1R2D,2RD);
}
void arm64_coder__1388(void** vars) {
	/*Reduction for line 645 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMUL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,1R2D,2RD);
}
void arm64_coder__1389(void** vars) {
	/*Reduction for line 653 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1991(vars,BDFVar__RM,BDFVar__IDX1),I_FMULX,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_128b,1R2D,2RD);
}
void arm64_coder__1390(void** vars) {
	/*Reduction for line 1069 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_PMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1391(void** vars) {
	/*Reduction for line 1070 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_PMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b,W1Q,R1D);
}
void arm64_coder__1392(void** vars) {
	/*Reduction for line 1071 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_PMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1393(void** vars) {
	/*Reduction for line 1072 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_PMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_128b,W1Q,R2D);
}
void arm64_coder__1394(void** vars) {
	/*Reduction for line 1079 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1395(void** vars) {
	/*Reduction for line 1080 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1396(void** vars) {
	/*Reduction for line 1081 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1397(void** vars) {
	/*Reduction for line 1082 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN2,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1398(void** vars) {
	/*Reduction for line 1083 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN2,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1399(void** vars) {
	/*Reduction for line 1084 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RADDHN2,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1400(void** vars) {
	/*Reduction for line 1101 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_RSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1401(void** vars) {
	/*Reduction for line 1102 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_RSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1402(void** vars) {
	/*Reduction for line 1103 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_RSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1403(void** vars) {
	/*Reduction for line 1104 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_RSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1404(void** vars) {
	/*Reduction for line 1105 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_RSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1405(void** vars) {
	/*Reduction for line 1106 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_RSHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1406(void** vars) {
	/*Reduction for line 1107 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1407(void** vars) {
	/*Reduction for line 1108 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1408(void** vars) {
	/*Reduction for line 1109 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1409(void** vars) {
	/*Reduction for line 1110 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1410(void** vars) {
	/*Reduction for line 1111 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1411(void** vars) {
	/*Reduction for line 1112 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_RUSBHN2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1412(void** vars) {
	/*Reduction for line 1114 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1413(void** vars) {
	/*Reduction for line 1115 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1414(void** vars) {
	/*Reduction for line 1116 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1415(void** vars) {
	/*Reduction for line 1117 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1416(void** vars) {
	/*Reduction for line 1118 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1417(void** vars) {
	/*Reduction for line 1119 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABAL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1418(void** vars) {
	/*Reduction for line 1121 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1419(void** vars) {
	/*Reduction for line 1122 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1420(void** vars) {
	/*Reduction for line 1123 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1421(void** vars) {
	/*Reduction for line 1124 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1422(void** vars) {
	/*Reduction for line 1125 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1423(void** vars) {
	/*Reduction for line 1126 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SABDL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1424(void** vars) {
	/*Reduction for line 1128 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1425(void** vars) {
	/*Reduction for line 1129 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1426(void** vars) {
	/*Reduction for line 1130 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1427(void** vars) {
	/*Reduction for line 1131 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1428(void** vars) {
	/*Reduction for line 1132 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1429(void** vars) {
	/*Reduction for line 1133 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDL2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1430(void** vars) {
	/*Reduction for line 1138 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1431(void** vars) {
	/*Reduction for line 1139 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1432(void** vars) {
	/*Reduction for line 1140 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1433(void** vars) {
	/*Reduction for line 1141 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1434(void** vars) {
	/*Reduction for line 1142 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1435(void** vars) {
	/*Reduction for line 1143 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SADDW2,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1436(void** vars) {
	/*Reduction for line 1184 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1839(),I_SHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1437(void** vars) {
	/*Reduction for line 1185 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1840(),I_SHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1438(void** vars) {
	/*Reduction for line 1186 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1841(),I_SHLL,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1439(void** vars) {
	/*Reduction for line 1187 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1839(),I_SHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1440(void** vars) {
	/*Reduction for line 1188 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1840(),I_SHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1441(void** vars) {
	/*Reduction for line 1189 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1841(),I_SHLL2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1442(void** vars) {
	/*Reduction for line 1190 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__1443(void** vars) {
	/*Reduction for line 1191 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__1444(void** vars) {
	/*Reduction for line 1192 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__1445(void** vars) {
	/*Reduction for line 1193 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1853(vars),I_SHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__1446(void** vars) {
	/*Reduction for line 1194 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1854(vars),I_SHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__1447(void** vars) {
	/*Reduction for line 1195 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__1845(vars),I_SHRN2,ISET_ARM64,FM_SHIFT,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__1448(void** vars) {
	/*Reduction for line 1218 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R8B);
}
void arm64_coder__1449(void** vars) {
	/*Reduction for line 1219 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R4H);
}
void arm64_coder__1450(void** vars) {
	/*Reduction for line 1220 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R2S);
}
void arm64_coder__1451(void** vars) {
	/*Reduction for line 1221 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1452(void** vars) {
	/*Reduction for line 1222 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1453(void** vars) {
	/*Reduction for line 1223 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1454(void** vars) {
	/*Reduction for line 1228 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R8B);
}
void arm64_coder__1455(void** vars) {
	/*Reduction for line 1229 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R4H);
}
void arm64_coder__1456(void** vars) {
	/*Reduction for line 1230 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R2S);
}
void arm64_coder__1457(void** vars) {
	/*Reduction for line 1231 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_128b,W8H,R16B);
}
void arm64_coder__1458(void** vars) {
	/*Reduction for line 1232 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1459(void** vars) {
	/*Reduction for line 1233 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMLSL2,ISET_ARM64,FM_SUB,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
void arm64_coder__1460(void** vars) {
	/*Reduction for line 1245 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R8B);
}
void arm64_coder__1461(void** vars) {
	/*Reduction for line 1246 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R4H);
}
void arm64_coder__1462(void** vars) {
	/*Reduction for line 1247 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R2S);
}
void arm64_coder__1463(void** vars) {
	/*Reduction for line 1248 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_64b,W8H,R16B);
}
void arm64_coder__1464(void** vars) {
	/*Reduction for line 1249 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_64b,W4S,R8H);
}
void arm64_coder__1465(void** vars) {
	/*Reduction for line 1250 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SMULL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_64b,W2D,R4S);
}
void arm64_coder__1466(void** vars) {
	/*Reduction for line 1271 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R4H);
}
void arm64_coder__1467(void** vars) {
	/*Reduction for line 1272 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLAL,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R2S);
}
void arm64_coder__1468(void** vars) {
	/*Reduction for line 1273 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_128b,W4S,R8H);
}
void arm64_coder__1469(void** vars) {
	/*Reduction for line 1274 from the ISA description file*/
	INSN_OPCODE_3c00(vars[BDFVar__template],arm64_VARIANTID_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),arm64_coder__2088(vars,BDFVar__RM),I_SQDMLAL2,ISET_ARM64,FM_MUL,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_64b,DATASZ_32b,DATASZ_128b,W2D,R4S);
}
#endif
