// Seed: 3463352426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire module_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire _id_15;
  output wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_14,
      id_18,
      id_10,
      id_16,
      id_17,
      id_12,
      id_6,
      id_17,
      id_4,
      id_9,
      id_6,
      id_1,
      id_10
  );
  output wire id_1;
  final $clog2(96);
  ;
  assign id_13[id_15==-1'd0] = 1'd0 ? -1 : -1'b0;
endmodule
