###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc05)
#  Generated on:      Thu May 16 15:09:39 2019
#  Design:            router
#  Command:           report_timing > "$designName.hold.rpt"
###############################################################
Path 1: VIOLATED Hold Check with Pin cacheController/requesterPortBuffer_
reg[1][0]/CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[1][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.477
  Arrival Time                  0.252
  Slack Time                   -1.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                               |             |            |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                               | reset v     |            |       |   0.050 |    1.276 | 
     | cacheController/U2186                         | B0 v -> Y ^ | OAI22X1TS  | 0.202 |   0.252 |    1.477 | 
     | cacheController/requesterPortBuffer_reg[1][0] | D ^         | DFFNSRX2TS | 0.000 |   0.252 |    1.477 | 
     +-------------------------------------------------------------------------------------------------------+ 

