<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'list_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:36.038-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'list_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.992-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.347-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln127', cpp/StateBuffer.hpp:127) of variable 'list_free_head_V_load', cpp/StateBuffer.hpp:127 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/StateBuffer.hpp:139) on array 'list_nodes_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.219-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.212-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (cpp/StateBuffer.hpp:95:43) in function 'state_buffer_kernel' the outer loop is not a perfect loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.017-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_101_2'in function 'state_buffer_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-07-30T03:10:35.003-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
