INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/HyperRam_Register_Read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HyperRam_Register_Read
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'input_data' is not allowed [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/HyperRam_Register_Read.sv:161]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/tb_HyperRam_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_send_recieve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
