// Seed: 241919824
module module_0 (
    input id_0
    , id_4,
    output logic id_1,
    output id_2,
    input id_3
);
  generate
    begin
      for (id_5 = id_4; id_5; id_1 = 1) begin : id_6
        always @* id_6 = id_0;
        logic   id_7;
        integer id_8;
        defparam id_9.id_10 = 1;
        initial id_2 = 1;
        assign id_6 = id_0;
      end
    end
  endgenerate
endmodule
`default_nettype id_4
