
*** Running vivado
    with args -log design_1_convolution2D_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_convolution2D_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_convolution2D_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_convolution2D_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.363 ; gain = 60.027 ; free physical = 755 ; free virtual = 7294
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_convolution2D_0_0' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_convolution2D_0_0/synth/design_1_convolution2D_0_0.vhd:81]
	Parameter C_S_AXI_CONV_IO_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_CONV_IO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:12' bound to instance 'U0' of component 'convolution2D' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_convolution2D_0_0/synth/design_1_convolution2D_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'convolution2D' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:40]
	Parameter C_S_AXI_CONV_IO_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_CONV_IO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:282]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D_conv_io_s_axi' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:12' bound to instance 'convolution2D_conv_io_s_axi_U' of component 'convolution2D_conv_io_s_axi' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:349]
INFO: [Synth 8-638] synthesizing module 'convolution2D_conv_io_s_axi' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:129]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D_conv_io_s_axi_ram' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:938' bound to instance 'int_input_0' of component 'convolution2D_conv_io_s_axi_ram' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:290]
INFO: [Synth 8-638] synthesizing module 'convolution2D_conv_io_s_axi_ram' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convolution2D_conv_io_s_axi_ram' (1#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D_conv_io_s_axi_ram' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:938' bound to instance 'int_input_1' of component 'convolution2D_conv_io_s_axi_ram' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:311]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D_conv_io_s_axi_ram' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:938' bound to instance 'int_input_2' of component 'convolution2D_conv_io_s_axi_ram' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:332]
INFO: [Synth 8-638] synthesizing module 'convolution2D_conv_io_s_axi_ram__parameterized2' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convolution2D_conv_io_s_axi_ram__parameterized2' (1#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'convolution2D_conv_io_s_axi_ram' declared at '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:938' bound to instance 'int_output_r' of component 'convolution2D_conv_io_s_axi_ram' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:353]
INFO: [Synth 8-638] synthesizing module 'convolution2D_conv_io_s_axi_ram__parameterized4' [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convolution2D_conv_io_s_axi_ram__parameterized4' (1#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'convolution2D_conv_io_s_axi' (2#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D_conv_io_s_axi.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'convolution2D' (3#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_convolution2D_0_0' (4#1) [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_convolution2D_0_0/synth/design_1_convolution2D_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.113 ; gain = 107.777 ; free physical = 749 ; free virtual = 7291
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.113 ; gain = 107.777 ; free physical = 763 ; free virtual = 7305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.113 ; gain = 107.777 ; free physical = 763 ; free virtual = 7305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_convolution2D_0_0/constraints/convolution2D_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_convolution2D_0_0/constraints/convolution2D_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.runs/design_1_convolution2D_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.runs/design_1_convolution2D_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.137 ; gain = 0.000 ; free physical = 501 ; free virtual = 7057
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.137 ; gain = 0.000 ; free physical = 501 ; free virtual = 7057
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1754.137 ; gain = 0.000 ; free physical = 501 ; free virtual = 7057
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1754.137 ; gain = 461.801 ; free physical = 534 ; free virtual = 7089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1754.137 ; gain = 461.801 ; free physical = 534 ; free virtual = 7089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.runs/design_1_convolution2D_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1754.137 ; gain = 461.801 ; free physical = 534 ; free virtual = 7089
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'convolution2D_conv_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'convolution2D_conv_io_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond3_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:847]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:850]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:853]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:855]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:851]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:854]
DSP Debug: swapped A/B pins for adder 0x3878f270
DSP Debug: swapped A/B pins for adder 0x3878edc0
INFO: [Synth 8-5544] ROM "exitcond3_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'convolution2D_conv_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'convolution2D_conv_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1754.137 ; gain = 461.801 ; free physical = 543 ; free virtual = 7101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   5 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 66    
	               18 Bit    Registers := 6     
	               15 Bit    Registers := 18    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                32x32  Multipliers := 12    
+---RAMs : 
	              320 Bit         RAMs := 2     
	              288 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolution2D_conv_io_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolution2D_conv_io_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolution2D_conv_io_s_axi_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolution2D_conv_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module convolution2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   5 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 48    
	               18 Bit    Registers := 6     
	               15 Bit    Registers := 18    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1053_reg' and it is trimmed from '5' to '4' bits. [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:548]
INFO: [Synth 8-5544] ROM "exitcond3_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1042]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:852]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:848]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1043]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1044]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:849]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1050]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1047]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1045]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1046]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1048]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/3975/hdl/vhdl/convolution2D.vhd:1049]
DSP Report: Generating DSP tmp_1_0_0_1_fu_510_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: Generating DSP tmp_1_0_0_1_reg_883_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_0_0_1_reg_883_reg is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: Generating DSP tmp_1_0_0_1_fu_510_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: register A is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_fu_510_p2.
DSP Report: Generating DSP tmp_1_0_0_1_reg_883_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: register tmp_1_0_0_1_reg_883_reg is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: operator tmp_1_0_0_1_fu_510_p2 is absorbed into DSP tmp_1_0_0_1_reg_883_reg.
DSP Report: Generating DSP grp_fu_348_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_348_p2.
DSP Report: register B is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: Generating DSP grp_fu_348_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_348_p2.
DSP Report: register B is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: Generating DSP grp_fu_348_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_348_p2.
DSP Report: register A is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: operator grp_fu_348_p2 is absorbed into DSP grp_fu_348_p2.
DSP Report: Generating DSP grp_fu_373_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP grp_fu_373_p2.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP grp_fu_373_p2.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP grp_fu_373_p2.
DSP Report: Generating DSP reg_401_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register reg_401_reg is absorbed into DSP reg_401_reg.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP reg_401_reg.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP reg_401_reg.
DSP Report: Generating DSP grp_fu_373_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_373_p2.
DSP Report: register A is absorbed into DSP grp_fu_373_p2.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP grp_fu_373_p2.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP grp_fu_373_p2.
DSP Report: Generating DSP reg_401_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP reg_401_reg.
DSP Report: register reg_401_reg is absorbed into DSP reg_401_reg.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP reg_401_reg.
DSP Report: operator grp_fu_373_p2 is absorbed into DSP reg_401_reg.
DSP Report: Generating DSP grp_fu_353_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP grp_fu_353_p2.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP grp_fu_353_p2.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP grp_fu_353_p2.
DSP Report: Generating DSP reg_393_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register reg_393_reg is absorbed into DSP reg_393_reg.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP reg_393_reg.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP reg_393_reg.
DSP Report: Generating DSP grp_fu_353_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_353_p2.
DSP Report: register A is absorbed into DSP grp_fu_353_p2.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP grp_fu_353_p2.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP grp_fu_353_p2.
DSP Report: Generating DSP reg_393_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP reg_393_reg.
DSP Report: register reg_393_reg is absorbed into DSP reg_393_reg.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP reg_393_reg.
DSP Report: operator grp_fu_353_p2 is absorbed into DSP reg_393_reg.
DSP Report: Generating DSP grp_fu_363_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_363_p2.
DSP Report: register B is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: Generating DSP grp_fu_363_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_363_p2.
DSP Report: register B is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: Generating DSP grp_fu_363_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_363_p2.
DSP Report: register A is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: operator grp_fu_363_p2 is absorbed into DSP grp_fu_363_p2.
DSP Report: Generating DSP grp_fu_378_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_378_p2.
DSP Report: register B is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: Generating DSP grp_fu_378_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_378_p2.
DSP Report: register A is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: Generating DSP grp_fu_378_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_378_p2.
DSP Report: register A is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: operator grp_fu_378_p2 is absorbed into DSP grp_fu_378_p2.
DSP Report: Generating DSP grp_fu_388_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_388_p2.
DSP Report: register B is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: Generating DSP grp_fu_388_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_388_p2.
DSP Report: register A is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: Generating DSP grp_fu_388_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_388_p2.
DSP Report: register A is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: operator grp_fu_388_p2 is absorbed into DSP grp_fu_388_p2.
DSP Report: Generating DSP tmp_1_0_1_1_fu_557_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: Generating DSP tmp_1_0_1_1_reg_968_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_0_1_1_reg_968_reg is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: Generating DSP tmp_1_0_1_1_fu_557_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: register A is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_fu_557_p2.
DSP Report: Generating DSP tmp_1_0_1_1_reg_968_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: register tmp_1_0_1_1_reg_968_reg is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: operator tmp_1_0_1_1_fu_557_p2 is absorbed into DSP tmp_1_0_1_1_reg_968_reg.
DSP Report: Generating DSP tmp_1_0_2_1_fu_586_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: Generating DSP tmp_1_0_2_1_reg_1018_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_0_2_1_reg_1018_reg is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: Generating DSP tmp_1_0_2_1_fu_586_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: register A is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_fu_586_p2.
DSP Report: Generating DSP tmp_1_0_2_1_reg_1018_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: register tmp_1_0_2_1_reg_1018_reg is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: operator tmp_1_0_2_1_fu_586_p2 is absorbed into DSP tmp_1_0_2_1_reg_1018_reg.
DSP Report: Generating DSP grp_fu_358_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP grp_fu_358_p2.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP grp_fu_358_p2.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP grp_fu_358_p2.
DSP Report: Generating DSP reg_397_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register reg_397_reg is absorbed into DSP reg_397_reg.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP reg_397_reg.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP reg_397_reg.
DSP Report: Generating DSP grp_fu_358_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_358_p2.
DSP Report: register A is absorbed into DSP grp_fu_358_p2.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP grp_fu_358_p2.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP grp_fu_358_p2.
DSP Report: Generating DSP reg_397_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP reg_397_reg.
DSP Report: register reg_397_reg is absorbed into DSP reg_397_reg.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP reg_397_reg.
DSP Report: operator grp_fu_358_p2 is absorbed into DSP reg_397_reg.
DSP Report: Generating DSP grp_fu_368_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_368_p2.
DSP Report: register B is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: Generating DSP grp_fu_368_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_368_p2.
DSP Report: register A is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: Generating DSP grp_fu_368_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_368_p2.
DSP Report: register A is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: operator grp_fu_368_p2 is absorbed into DSP grp_fu_368_p2.
DSP Report: Generating DSP grp_fu_383_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP grp_fu_383_p2.
DSP Report: register B is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: Generating DSP grp_fu_383_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_383_p2.
DSP Report: register A is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: Generating DSP grp_fu_383_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_fu_383_p2.
DSP Report: register A is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: operator grp_fu_383_p2 is absorbed into DSP grp_fu_383_p2.
DSP Report: Generating DSP tmp_1_2_fu_500_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: Generating DSP tmp_1_2_reg_868_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_reg_868_reg is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: Generating DSP tmp_1_2_fu_500_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_fu_500_p2.
DSP Report: Generating DSP tmp_1_2_reg_868_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: register tmp_1_2_reg_868_reg is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: operator tmp_1_2_fu_500_p2 is absorbed into DSP tmp_1_2_reg_868_reg.
DSP Report: Generating DSP tmp_1_2_1_fu_529_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: Generating DSP tmp_1_2_1_reg_913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_1_reg_913_reg is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: Generating DSP tmp_1_2_1_fu_529_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_fu_529_p2.
DSP Report: Generating DSP tmp_1_2_1_reg_913_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: register tmp_1_2_1_reg_913_reg is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: operator tmp_1_2_1_fu_529_p2 is absorbed into DSP tmp_1_2_1_reg_913_reg.
DSP Report: Generating DSP tmp_1_2_0_2_fu_505_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: Generating DSP tmp_1_2_0_2_reg_873_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_0_2_reg_873_reg is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: Generating DSP tmp_1_2_0_2_fu_505_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_fu_505_p2.
DSP Report: Generating DSP tmp_1_2_0_2_reg_873_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: register tmp_1_2_0_2_reg_873_reg is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: operator tmp_1_2_0_2_fu_505_p2 is absorbed into DSP tmp_1_2_0_2_reg_873_reg.
DSP Report: Generating DSP tmp_1_2_1_2_fu_543_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: Generating DSP tmp_1_2_1_2_reg_953_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_1_2_reg_953_reg is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: Generating DSP tmp_1_2_1_2_fu_543_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_fu_543_p2.
DSP Report: Generating DSP tmp_1_2_1_2_reg_953_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: register tmp_1_2_1_2_reg_953_reg is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: operator tmp_1_2_1_2_fu_543_p2 is absorbed into DSP tmp_1_2_1_2_reg_953_reg.
DSP Report: Generating DSP tmp_1_2_2_2_fu_577_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: Generating DSP tmp_1_2_2_2_reg_988_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_2_2_reg_988_reg is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: Generating DSP tmp_1_2_2_2_fu_577_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_fu_577_p2.
DSP Report: Generating DSP tmp_1_2_2_2_reg_988_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: register tmp_1_2_2_2_reg_988_reg is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: operator tmp_1_2_2_2_fu_577_p2 is absorbed into DSP tmp_1_2_2_2_reg_988_reg.
DSP Report: Generating DSP tmp_1_2_2_fu_548_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: Generating DSP tmp_1_2_2_reg_958_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_2_2_reg_958_reg is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: Generating DSP tmp_1_2_2_fu_548_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: register A is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_fu_548_p2.
DSP Report: Generating DSP tmp_1_2_2_reg_958_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: register tmp_1_2_2_reg_958_reg is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_reg_958_reg.
DSP Report: operator tmp_1_2_2_fu_548_p2 is absorbed into DSP tmp_1_2_2_reg_958_reg.
INFO: [Synth 8-3971] The signal int_input_0/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_input_1/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_input_2/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_output_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/tmp_11_reg_787_reg[1]' (FDE) to 'U0/tmp_10_reg_782_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_15_reg_853_reg[1]' (FDE) to 'U0/tmp_14_reg_848_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_11_reg_787_reg[2]' (FDE) to 'U0/tmp_10_reg_782_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_15_reg_853_reg[2]' (FDE) to 'U0/tmp_14_reg_848_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_15_reg_853_reg[3]' (FDE) to 'U0/tmp_14_reg_848_reg[3]'
WARNING: [Synth 8-3332] Sequential element (i_2_0) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_2) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_4) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_6) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_8) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_10) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_12) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_14) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_16) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_18) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_20) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_22) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_24) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_26) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_28) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_30) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_32) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_34) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_36) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_38) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_40) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_42) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_44) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_46) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_48) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_50) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_52) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_54) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_56) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_58) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_60) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_62) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_64) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module convolution2D_conv_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[47]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[46]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[45]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[44]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[43]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[42]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[41]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[40]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[39]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[38]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[37]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[36]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[35]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[34]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[33]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[32]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[31]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[30]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[29]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[28]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[27]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[26]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[25]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[24]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[23]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[22]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[21]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[20]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[19]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[18]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[17]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[16]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[15]) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[47]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[46]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[45]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[44]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[43]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[42]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[41]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[40]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[39]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[38]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[37]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[36]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[35]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[34]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[33]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[32]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[31]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[30]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[29]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[28]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[27]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[26]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[25]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[24]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[23]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[22]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[21]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[20]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[19]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[18]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_0_0_1_reg_883_reg[17]__0) is unused and will be removed from module convolution2D.
WARNING: [Synth 8-3332] Sequential element (reg_401_reg[47]) is unused and will be removed from module convolution2D.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1754.137 ; gain = 461.801 ; free physical = 618 ; free virtual = 7169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolution2D_conv_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram__parameterized4: | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convolution2D | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolution2D | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_0/int_input_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_0/int_input_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_1/int_input_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_1/int_input_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_2/int_input_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_2/int_input_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_output_r/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/i_2_3/int_output_r/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1768.137 ; gain = 475.801 ; free physical = 388 ; free virtual = 6931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1780.137 ; gain = 487.801 ; free physical = 348 ; free virtual = 6891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolution2D_conv_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|convolution2D_conv_io_s_axi_ram__parameterized4: | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/convolution2D_conv_io_s_axi_Ui_2_2205' (FD) to 'U0/convolution2D_conv_io_s_axi_Ui_2_2204'
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_0/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_1/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_input_2/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/convolution2D_conv_io_s_axi_U/int_output_r/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 302 ; free virtual = 6846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net input_1_q0[31] is driving 84 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6814
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   184|
|2     |DSP48E1_2 |    12|
|3     |DSP48E1_3 |    30|
|4     |DSP48E1_4 |    12|
|5     |LUT1      |     2|
|6     |LUT2      |   453|
|7     |LUT3      |   709|
|8     |LUT4      |   299|
|9     |LUT5      |   179|
|10    |LUT6      |   258|
|11    |RAMB36E1  |     4|
|12    |FDRE      |  1554|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------------------------+------+
|      |Instance                          |Module                                          |Cells |
+------+----------------------------------+------------------------------------------------+------+
|1     |top                               |                                                |  3697|
|2     |  U0                              |convolution2D                                   |  3697|
|3     |    convolution2D_conv_io_s_axi_U |convolution2D_conv_io_s_axi                     |  1305|
|4     |      int_input_0                 |convolution2D_conv_io_s_axi_ram                 |   109|
|5     |      int_input_1                 |convolution2D_conv_io_s_axi_ram_0               |    86|
|6     |      int_input_2                 |convolution2D_conv_io_s_axi_ram__parameterized2 |    70|
|7     |      int_output_r                |convolution2D_conv_io_s_axi_ram__parameterized4 |   151|
+------+----------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1805.434 ; gain = 513.098 ; free physical = 271 ; free virtual = 6812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 804 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1805.434 ; gain = 159.074 ; free physical = 335 ; free virtual = 6876
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1805.441 ; gain = 513.098 ; free physical = 335 ; free virtual = 6876
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1805.441 ; gain = 0.000 ; free physical = 246 ; free virtual = 6787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1805.441 ; gain = 513.105 ; free physical = 238 ; free virtual = 6779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.441 ; gain = 0.000 ; free physical = 237 ; free virtual = 6778
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.runs/design_1_convolution2D_0_0_synth_1/design_1_convolution2D_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_convolution2D_0_0, cache-ID = 2929b9b7ead26060
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1829.445 ; gain = 0.000 ; free physical = 203 ; free virtual = 6750
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/freedino/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/project_1/project_1.runs/design_1_convolution2D_0_0_synth_1/design_1_convolution2D_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_convolution2D_0_0_utilization_synth.rpt -pb design_1_convolution2D_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 21:34:46 2024...
