// Seed: 2642191186
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd95
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output tri id_5;
  inout logic [7:0] id_4;
  input logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  for (id_7 = id_6; !id_3[id_1] == -1'b0; id_4[-1'b0] = id_6) begin : LABEL_0
    assign id_5 = 1'd0;
  end
  parameter id_8 = {1{1}};
endmodule
