###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:47:58 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.040
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.760 | 
     | U518            | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    0.864 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.813 |    0.923 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.957 |    1.067 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.240 | 
     | U272            | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.407 | 
     | U273            | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.766 | 
     | U575            | C ^ -> Y v          | AOI22X1 | 0.135 | 0.191 |   1.847 |    1.957 | 
     | FE_OFCC103_n421 | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.918 |    2.028 | 
     | U275            | A v -> Y v          | BUFX2   | 0.022 | 0.051 |   1.969 |    2.078 | 
     | U576            | A v -> Y ^          | INVX1   | 0.080 | 0.070 |   2.039 |    2.149 | 
     |                 | reg_write_addr[8] ^ |         | 0.080 | 0.001 |   2.040 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.040
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.760 | 
     | U518            | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    0.864 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.813 |    0.923 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.957 |    1.067 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.240 | 
     | U272            | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.407 | 
     | U273            | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.766 | 
     | U577            | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.848 |    1.958 | 
     | FE_OFCC102_n422 | A v -> Y v          | BUFX2   | 0.031 | 0.062 |   1.910 |    2.020 | 
     | U276            | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   1.974 |    2.084 | 
     | U578            | A v -> Y ^          | INVX1   | 0.063 | 0.065 |   2.039 |    2.149 | 
     |                 | reg_write_addr[9] ^ |         | 0.063 | 0.001 |   2.040 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  2.240
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.117 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.117 | 
     | FECTS_clks_clk___L2_I0       | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.117 | 
     | \burst_addr_d_reg[5]         | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.251 | 
     | FE_OFCC11_N44                | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.303 | 
     | U508                         | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.434 | 
     | U628                         | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.495 | 
     | FE_OFCC66_n451               | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.534 | 
     | U417                         | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.573 | 
     | U257                         | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.612 | 
     | U431                         | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.722 | 
     | U231                         | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.795 | 
     | U256                         | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.881 | 
     | U255                         | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    0.956 | 
     | U254                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.012 | 
     | U253                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.068 | 
     | U252                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.123 | 
     | U251                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.175 | 
     | U250                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.228 | 
     | U249                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.282 | 
     | U248                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.337 | 
     | U247                         | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.387 | 
     | U246                         | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.445 | 
     | U245                         | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.496 | 
     | U244                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.549 | 
     | U243                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.602 | 
     | U242                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.656 | 
     | U241                         | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.742 | 
     | U240                         | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.807 | 
     | U239                         | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.888 | 
     | U238                         | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    1.950 | 
     | U237                         | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.027 | 
     | U236                         | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.090 | 
     | U271                         | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.049 |    2.165 | 
     | U653                         | B ^ -> Y v   | OAI21X1 | 0.221 | 0.034 |   2.083 |    2.200 | 
     | U654                         | C v -> Y ^   | AOI21X1 | 0.042 | 0.084 |   2.167 |    2.283 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^   | BUFX2   | 0.012 | 0.036 |   2.203 |    2.320 | 
     | U323                         | A ^ -> Y ^   | BUFX2   | 0.013 | 0.037 |   2.240 |    2.357 | 
     | \burst_addr_d_reg[31]        | D ^          | DFFSR   | 0.013 | 0.000 |   2.240 |    2.357 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.117 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.019
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +---------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                      |         |       |       |  Time   |   Time   | 
     |-----------------+----------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.781 | 
     | U518            | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.885 | 
     | U304            | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.944 | 
     | U302            | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.088 | 
     | U258            | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.261 | 
     | U272            | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.428 | 
     | U273            | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.787 | 
     | U579            | C ^ -> Y v           | AOI22X1 | 0.139 | 0.185 |   1.842 |    1.972 | 
     | FE_OFCC101_n423 | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.906 |    2.036 | 
     | U277            | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.958 |    2.089 | 
     | U580            | A v -> Y ^           | INVX1   | 0.062 | 0.060 |   2.018 |    2.149 | 
     |                 | reg_write_addr[10] ^ |         | 0.062 | 0.001 |   2.019 |    2.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.015
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.785 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.889 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.948 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.092 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.265 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.432 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.791 | 
     | U619           | C ^ -> Y v           | AOI22X1 | 0.135 | 0.185 |   1.842 |    1.976 | 
     | FE_OFCC81_n443 | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.902 |    2.037 | 
     | U297           | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.946 |    2.081 | 
     | U620           | A v -> Y ^           | INVX1   | 0.079 | 0.067 |   2.014 |    2.149 | 
     |                | reg_write_addr[30] ^ |         | 0.079 | 0.001 |   2.015 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.011
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.789 | 
     | U518            | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    0.893 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.814 |    0.953 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.958 |    1.097 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.269 | 
     | U272            | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.436 | 
     | U273            | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.795 | 
     | U569            | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.848 |    1.987 | 
     | FE_OFCC105_n418 | A v -> Y v          | BUFX2   | 0.035 | 0.066 |   1.914 |    2.053 | 
     | U274            | A v -> Y v          | BUFX2   | 0.014 | 0.044 |   1.958 |    2.098 | 
     | U570            | A v -> Y ^          | INVX1   | 0.054 | 0.052 |   2.010 |    2.149 | 
     |                 | reg_write_addr[5] ^ |         | 0.054 | 0.001 |   2.011 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.010
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.790 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.894 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.953 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.097 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.270 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.437 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.796 | 
     | U611           | C ^ -> Y v           | AOI22X1 | 0.136 | 0.192 |   1.848 |    1.988 | 
     | FE_OFCC85_n439 | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.909 |    2.048 | 
     | U293           | A v -> Y v           | BUFX2   | 0.020 | 0.048 |   1.957 |    2.097 | 
     | U612           | A v -> Y ^           | INVX1   | 0.053 | 0.053 |   2.009 |    2.149 | 
     |                | reg_write_addr[26] ^ |         | 0.053 | 0.001 |   2.010 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.010
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.790 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.895 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.954 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.098 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.270 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.437 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.797 | 
     | U621           | C ^ -> Y v           | AOI22X1 | 0.137 | 0.191 |   1.847 |    1.988 | 
     | FE_OFCC80_n444 | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.908 |    2.049 | 
     | U298           | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.949 |    2.090 | 
     | U622           | A v -> Y ^           | INVX1   | 0.068 | 0.059 |   2.009 |    2.149 | 
     |                | reg_write_addr[31] ^ |         | 0.068 | 0.001 |   2.010 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.008
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.792 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.896 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.955 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.099 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.272 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.439 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.798 | 
     | U609           | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.849 |    1.990 | 
     | FE_OFCC86_n438 | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.908 |    2.050 | 
     | U292           | A v -> Y v           | BUFX2   | 0.009 | 0.039 |   1.947 |    2.089 | 
     | U610           | A v -> Y ^           | INVX1   | 0.070 | 0.060 |   2.007 |    2.149 | 
     |                | reg_write_addr[25] ^ |         | 0.070 | 0.001 |   2.008 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.006
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.794 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.898 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.957 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.101 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.274 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.441 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.800 | 
     | U615           | C ^ -> Y v           | AOI22X1 | 0.148 | 0.179 |   1.835 |    1.979 | 
     | FE_OFCC83_n441 | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.898 |    2.042 | 
     | U295           | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.950 |    2.094 | 
     | U616           | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   2.005 |    2.149 | 
     |                | reg_write_addr[28] ^ |         | 0.054 | 0.001 |   2.006 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.006
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.794 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.898 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.958 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.102 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.274 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.441 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.800 | 
     | U585           | C ^ -> Y v           | AOI22X1 | 0.140 | 0.179 |   1.835 |    1.979 | 
     | FE_OFCC98_n426 | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.900 |    2.045 | 
     | U280           | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.945 |    2.089 | 
     | U586           | A v -> Y ^           | INVX1   | 0.067 | 0.060 |   2.005 |    2.149 | 
     |                | reg_write_addr[13] ^ |         | 0.067 | 0.001 |   2.006 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.006
= Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.794 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.898 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.958 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.102 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.274 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.441 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.800 | 
     | U607           | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.848 |    1.992 | 
     | FE_OFCC87_n437 | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.909 |    2.054 | 
     | U291           | A v -> Y v           | BUFX2   | 0.010 | 0.040 |   1.950 |    2.094 | 
     | U608           | A v -> Y ^           | INVX1   | 0.062 | 0.055 |   2.005 |    2.149 | 
     |                | reg_write_addr[24] ^ |         | 0.062 | 0.001 |   2.006 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.005
= Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.796 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.900 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.959 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.103 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.276 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.442 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.802 | 
     | U605           | C ^ -> Y v           | AOI22X1 | 0.141 | 0.180 |   1.836 |    1.982 | 
     | FE_OFCC88_n436 | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.899 |    2.044 | 
     | U290           | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.944 |    2.090 | 
     | U606           | A v -> Y ^           | INVX1   | 0.065 | 0.059 |   2.003 |    2.149 | 
     |                | reg_write_addr[23] ^ |         | 0.065 | 0.001 |   2.005 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.004
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.796 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.900 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.960 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.104 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.276 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.443 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.802 | 
     | U613           | C ^ -> Y v           | AOI22X1 | 0.140 | 0.163 |   1.819 |    1.965 | 
     | FE_OFCC84_n440 | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.883 |    2.029 | 
     | U294           | A v -> Y v           | BUFX2   | 0.035 | 0.060 |   1.943 |    2.089 | 
     | U614           | A v -> Y ^           | INVX1   | 0.056 | 0.060 |   2.003 |    2.149 | 
     |                | reg_write_addr[27] ^ |         | 0.056 | 0.001 |   2.004 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.003
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.797 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.901 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.961 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.105 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.277 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.444 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.803 | 
     | U595           | C ^ -> Y v           | AOI22X1 | 0.138 | 0.178 |   1.834 |    1.981 | 
     | FE_OFCC93_n431 | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.896 |    2.043 | 
     | U285           | A v -> Y v           | BUFX2   | 0.018 | 0.047 |   1.942 |    2.090 | 
     | U596           | A v -> Y ^           | INVX1   | 0.064 | 0.059 |   2.002 |    2.149 | 
     |                | reg_write_addr[18] ^ |         | 0.064 | 0.001 |   2.003 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.002
= Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.798 | 
     | U518            | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    0.902 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.813 |    0.961 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.957 |    1.105 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.278 | 
     | U272            | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.445 | 
     | U273            | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.804 | 
     | U571            | C ^ -> Y v          | AOI22X1 | 0.136 | 0.188 |   1.844 |    1.992 | 
     | FE_OFCC104_n419 | A v -> Y v          | BUFX2   | 0.029 | 0.059 |   1.904 |    2.051 | 
     | U453            | A v -> Y v          | BUFX2   | 0.016 | 0.045 |   1.948 |    2.096 | 
     | U572            | A v -> Y ^          | INVX1   | 0.055 | 0.053 |   2.001 |    2.149 | 
     |                 | reg_write_addr[6] ^ |         | 0.055 | 0.001 |   2.002 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.997
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.803 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.907 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.966 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.110 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.283 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.450 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.809 | 
     | U587           | C ^ -> Y v           | AOI22X1 | 0.135 | 0.191 |   1.848 |    2.000 | 
     | FE_OFCC97_n427 | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.911 |    2.063 | 
     | U281           | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.951 |    2.104 | 
     | U588           | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.997 |    2.149 | 
     |                | reg_write_addr[14] ^ |         | 0.046 | 0.001 |   1.997 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.995
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.806 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.910 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.969 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.113 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.286 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.453 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.812 | 
     | U597           | C ^ -> Y v           | AOI22X1 | 0.143 | 0.173 |   1.830 |    1.985 | 
     | FE_OFCC92_n432 | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.890 |    2.045 | 
     | U286           | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.927 |    2.082 | 
     | U598           | A v -> Y ^           | INVX1   | 0.081 | 0.066 |   1.993 |    2.149 | 
     |                | reg_write_addr[19] ^ |         | 0.081 | 0.001 |   1.995 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.994
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.806 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.910 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.970 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.114 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.286 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.453 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.812 | 
     | U589           | C ^ -> Y v           | AOI22X1 | 0.135 | 0.188 |   1.845 |    2.001 | 
     | FE_OFCC96_n428 | A v -> Y v           | BUFX2   | 0.032 | 0.064 |   1.908 |    2.064 | 
     | U282           | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.949 |    2.105 | 
     | U590           | A v -> Y ^           | INVX1   | 0.044 | 0.044 |   1.993 |    2.149 | 
     |                | reg_write_addr[15] ^ |         | 0.044 | 0.001 |   1.994 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.991
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.810 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.914 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.973 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.117 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.290 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.456 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.816 | 
     | U593           | C ^ -> Y v           | AOI22X1 | 0.138 | 0.177 |   1.834 |    1.993 | 
     | FE_OFCC94_n430 | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.894 |    2.053 | 
     | U284           | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.938 |    2.098 | 
     | U594           | A v -> Y ^           | INVX1   | 0.053 | 0.051 |   1.990 |    2.149 | 
     |                | reg_write_addr[17] ^ |         | 0.053 | 0.001 |   1.991 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.146
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.160 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.160 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.294 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.346 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.477 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.538 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.577 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.616 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.655 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.765 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.838 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.924 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    0.999 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.055 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.111 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.166 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.218 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.271 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.325 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.380 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.430 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.488 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.539 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.592 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.645 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.699 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.785 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.850 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.931 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    1.993 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.070 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.133 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.049 |    2.209 | 
     | U375                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.051 |   2.100 |    2.259 | 
     | U374                   | A ^ -> Y v   | INVX1   | 0.042 | 0.046 |   2.145 |    2.305 | 
     | \burst_addr_d_reg[30]  | D v          | DFFSR   | 0.042 | 0.000 |   2.146 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.160 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.160 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.160 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.989
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.811 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.915 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.974 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.118 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.291 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.458 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.817 | 
     | U599           | C ^ -> Y v           | AOI22X1 | 0.136 | 0.179 |   1.836 |    1.996 | 
     | FE_OFCC91_n433 | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.897 |    2.057 | 
     | U287           | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.941 |    2.102 | 
     | U600           | A v -> Y ^           | INVX1   | 0.046 | 0.047 |   1.989 |    2.149 | 
     |                | reg_write_addr[20] ^ |         | 0.046 | 0.001 |   1.989 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.988
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.812 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.916 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.976 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.120 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.292 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.459 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.818 | 
     | U591           | C ^ -> Y v           | AOI22X1 | 0.139 | 0.160 |   1.816 |    1.978 | 
     | FE_OFCC95_n429 | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.882 |    2.044 | 
     | U283           | A v -> Y v           | BUFX2   | 0.007 | 0.039 |   1.920 |    2.082 | 
     | U592           | A v -> Y ^           | INVX1   | 0.081 | 0.067 |   1.987 |    2.149 | 
     |                | reg_write_addr[16] ^ |         | 0.081 | 0.001 |   1.988 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.986
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.814 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.918 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.977 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.121 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.294 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.461 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.820 | 
     | U617           | C ^ -> Y v           | AOI22X1 | 0.142 | 0.172 |   1.828 |    1.992 | 
     | FE_OFCC82_n442 | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.892 |    2.056 | 
     | U296           | A v -> Y v           | BUFX2   | 0.007 | 0.038 |   1.930 |    2.094 | 
     | U618           | A v -> Y ^           | INVX1   | 0.063 | 0.055 |   1.985 |    2.149 | 
     |                | reg_write_addr[29] ^ |         | 0.063 | 0.001 |   1.986 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.984
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +---------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                      |         |       |       |  Time   |   Time   | 
     |-----------------+----------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.816 | 
     | U518            | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.920 | 
     | U304            | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.979 | 
     | U302            | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.123 | 
     | U258            | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.296 | 
     | U272            | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.463 | 
     | U273            | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.822 | 
     | U581            | C ^ -> Y v           | AOI22X1 | 0.146 | 0.176 |   1.832 |    1.998 | 
     | FE_OFCC100_n424 | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.895 |    2.060 | 
     | U278            | A v -> Y v           | BUFX2   | 0.013 | 0.043 |   1.937 |    2.103 | 
     | U582            | A v -> Y ^           | INVX1   | 0.046 | 0.046 |   1.984 |    2.149 | 
     |                 | reg_write_addr[11] ^ |         | 0.046 | 0.001 |   1.984 |    2.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.978
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.822 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.927 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.814 |    0.986 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.958 |    1.130 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.302 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.469 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.828 | 
     | U583           | C ^ -> Y v           | AOI22X1 | 0.142 | 0.173 |   1.829 |    2.001 | 
     | FE_OFCC99_n425 | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.891 |    2.063 | 
     | U279           | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.932 |    2.104 | 
     | U584           | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.977 |    2.149 | 
     |                | reg_write_addr[12] ^ |         | 0.046 | 0.001 |   1.978 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.972
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.828 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.932 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.992 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.136 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.308 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.475 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.834 | 
     | U601           | C ^ -> Y v           | AOI22X1 | 0.138 | 0.155 |   1.811 |    1.989 | 
     | FE_OFCC90_n434 | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.870 |    2.048 | 
     | U288           | A v -> Y v           | BUFX2   | 0.023 | 0.051 |   1.921 |    2.099 | 
     | U602           | A v -> Y ^           | INVX1   | 0.047 | 0.050 |   1.971 |    2.149 | 
     |                | reg_write_addr[21] ^ |         | 0.047 | 0.001 |   1.972 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.970
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.072 |       |   0.650 |    0.830 | 
     | U518           | A v -> Y ^           | INVX1   | 0.111 | 0.104 |   0.754 |    0.934 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.023 | 0.059 |   0.813 |    0.993 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.957 |    1.137 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   1.130 |    1.310 | 
     | U272           | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   1.297 |    1.477 | 
     | U273           | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.656 |    1.836 | 
     | U603           | C ^ -> Y v           | AOI22X1 | 0.139 | 0.170 |   1.827 |    2.007 | 
     | FE_OFCC89_n435 | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.888 |    2.068 | 
     | U289           | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.926 |    2.106 | 
     | U604           | A v -> Y ^           | INVX1   | 0.045 | 0.044 |   1.969 |    2.149 | 
     |                | reg_write_addr[22] ^ |         | 0.045 | 0.001 |   1.970 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  2.093
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.213 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.213 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.213 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.348 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.400 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.531 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.591 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    0.631 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.670 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.709 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.819 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    0.892 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.978 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.052 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.108 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.165 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.219 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.272 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.324 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.379 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.434 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.483 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.541 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.593 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.646 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.698 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.753 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.838 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.691 |    1.904 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.985 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.046 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.123 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.187 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.059 |   2.032 |    2.245 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.056 | 0.060 |   2.092 |    2.305 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.056 | 0.001 |   2.093 |    2.306 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.213 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.213 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.897
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.903 | 
     | U518     | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    1.008 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.813 |    1.067 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.957 |    1.211 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.383 | 
     | U272     | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.550 | 
     | U273     | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.909 | 
     | U385     | A ^ -> Y ^          | AND2X2  | 0.222 | 0.095 |   1.751 |    2.004 | 
     | U384     | A ^ -> Y v          | INVX1   | 0.016 | 0.086 |   1.837 |    2.090 | 
     | U564     | B v -> Y ^          | NAND2X1 | 0.102 | 0.059 |   1.896 |    2.149 | 
     |          | reg_write_addr[3] ^ |         | 0.102 | 0.001 |   1.897 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.888
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.072 |       |   0.650 |    0.912 | 
     | U518     | A v -> Y ^          | INVX1   | 0.111 | 0.104 |   0.754 |    1.017 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.023 | 0.059 |   0.813 |    1.076 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.957 |    1.220 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   1.130 |    1.392 | 
     | U272     | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   1.297 |    1.559 | 
     | U273     | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.656 |    1.918 | 
     | U457     | A ^ -> Y ^          | AND2X2  | 0.222 | 0.097 |   1.753 |    2.016 | 
     | U458     | A ^ -> Y v          | INVX1   | 0.005 | 0.079 |   1.832 |    2.094 | 
     | U568     | B v -> Y ^          | NAND2X1 | 0.102 | 0.055 |   1.887 |    2.149 | 
     |          | reg_write_addr[4] ^ |         | 0.102 | 0.001 |   1.888 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.013
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.291 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.291 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.291 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.426 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.478 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.608 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.669 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.709 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.747 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.786 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.897 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.970 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.056 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.130 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.186 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.243 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.297 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.349 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.402 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.457 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.511 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.561 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.619 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.670 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.723 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.776 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.830 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.916 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.982 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.063 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.124 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.201 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.062 | 0.070 |   1.980 |    2.271 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.011 | 0.033 |   2.013 |    2.304 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.011 | 0.000 |   2.013 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.291 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.291 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.291 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.291 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.840
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.105 |       |   0.679 |    0.989 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.080 | 0.093 |   0.772 |    1.082 | 
     | U304     | B v -> Y v          | OR2X2   | 0.018 | 0.062 |   0.834 |    1.144 | 
     | U302     | B v -> Y v          | OR2X2   | 0.102 | 0.115 |   0.949 |    1.259 | 
     | U258     | A v -> Y ^          | INVX4   | 0.649 | 0.263 |   1.212 |    1.522 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.154 | 0.117 |   1.328 |    1.638 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.473 | 0.238 |   1.566 |    1.876 | 
     | U381     | B v -> Y v          | AND2X2  | 0.023 | 0.216 |   1.782 |    2.092 | 
     | U380     | A v -> Y ^          | INVX1   | 0.002 | 0.021 |   1.803 |    2.113 | 
     | U574     | C ^ -> Y v          | OAI21X1 | 0.054 | 0.036 |   1.839 |    2.149 | 
     |          | reg_write_addr[7] v |         | 0.054 | 0.001 |   1.840 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.941
= Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.043 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.189 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.250 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.332 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.396 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.714 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.087 | 0.128 |   1.478 |    1.842 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.066 | 0.090 |   1.569 |    1.932 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.081 | 0.098 |   1.667 |    2.030 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.088 | 0.104 |   1.771 |    2.135 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.071 | 0.064 |   1.835 |    2.199 | 
     | U548                           | A ^ -> Y ^       | XNOR2X1 | 0.074 | 0.063 |   1.898 |    2.261 | 
     | U549                           | B ^ -> Y v       | MUX2X1  | 0.032 | 0.043 |   1.941 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.032 | 0.000 |   1.941 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.364 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.364 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.364 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.364 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.925
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.379 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.513 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.565 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.696 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.757 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.796 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.835 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.874 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.984 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.057 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.143 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.217 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.273 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.330 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.384 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.437 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.490 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.544 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.599 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.649 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.707 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.758 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.811 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.864 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.918 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.004 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.069 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.150 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.212 | 
     | U369                   | A ^ -> Y ^   | OR2X2   | 0.053 | 0.061 |   1.894 |    2.273 | 
     | U368                   | A ^ -> Y v   | INVX1   | 0.013 | 0.031 |   1.925 |    2.304 | 
     | \burst_addr_d_reg[27]  | D v          | DFFSR   | 0.013 | 0.000 |   1.925 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.379 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.379 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.379 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.379 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.762
= Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.072 |       |   0.650 |    1.039 | 
     | U518     | A v -> Y ^          | INVX1  | 0.111 | 0.104 |   0.754 |    1.143 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.023 | 0.059 |   0.814 |    1.202 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.958 |    1.346 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   1.130 |    1.519 | 
     | U272     | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   1.297 |    1.685 | 
     | U273     | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.656 |    2.045 | 
     | U566     | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.761 |    2.149 | 
     |          | reg_write_addr[1] ^ |        | 0.240 | 0.001 |   1.762 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.762
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.072 |       |   0.650 |    1.039 | 
     | U518     | A v -> Y ^          | INVX1  | 0.111 | 0.104 |   0.754 |    1.143 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.023 | 0.059 |   0.814 |    1.202 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.958 |    1.346 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   1.130 |    1.519 | 
     | U272     | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   1.297 |    1.686 | 
     | U273     | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.656 |    2.045 | 
     | U565     | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.761 |    2.149 | 
     |          | reg_write_addr[0] ^ |        | 0.240 | 0.001 |   1.762 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.761
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.072 |       |   0.650 |    1.039 | 
     | U518     | A v -> Y ^          | INVX1  | 0.111 | 0.104 |   0.754 |    1.143 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.023 | 0.059 |   0.814 |    1.202 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.958 |    1.346 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   1.130 |    1.519 | 
     | U272     | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   1.297 |    1.686 | 
     | U273     | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.656 |    2.045 | 
     | U567     | A ^ -> Y ^          | AND2X2 | 0.241 | 0.105 |   1.761 |    2.149 | 
     |          | reg_write_addr[2] ^ |        | 0.241 | 0.001 |   1.761 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.873
= Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.111 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.258 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.034 | 0.060 |   0.886 |    1.319 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.098 | 0.082 |   0.969 |    1.401 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.017 | 0.063 |   1.032 |    1.464 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.488 | 0.318 |   1.350 |    1.782 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.087 | 0.128 |   1.478 |    1.911 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.066 | 0.090 |   1.569 |    2.001 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.081 | 0.098 |   1.667 |    2.099 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.014 | 0.090 |   1.757 |    2.189 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.072 | 0.068 |   1.824 |    2.257 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.030 | 0.048 |   1.872 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.030 | 0.000 |   1.873 |    2.305 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.432 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.432 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.432 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.432 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.853
= Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.452 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.452 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.586 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.638 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.769 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.829 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.869 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.908 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.947 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.057 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.130 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.216 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.290 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.346 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.403 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.457 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.510 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.563 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.617 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.672 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.722 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.779 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.831 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.884 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.936 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.991 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.077 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.142 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.223 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.050 |   1.821 |    2.273 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.023 | 0.031 |   1.853 |    2.304 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.023 | 0.000 |   1.853 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.452 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.814
= Slack Time                    0.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.169 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.315 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.376 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.458 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.522 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.840 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    1.994 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.055 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.158 | 
     | U542                           | S v -> Y ^       | MUX2X1  | 0.099 | 0.100 |   1.769 |    2.258 | 
     | U543                           | A ^ -> Y v       | INVX1   | 0.013 | 0.046 |   1.814 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.013 | 0.000 |   1.814 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.490 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.490 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.490 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.490 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (v) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.311
- Arrival Time                  1.817
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.144 | 
     | U511                           | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.264 | 
     | U267                           | B v -> Y v       | AND2X2  | 0.049 | 0.099 |   0.869 |    1.363 | 
     | U448                           | A v -> Y ^       | INVX1   | 0.130 | 0.109 |   0.978 |    1.472 | 
     | U234                           | B ^ -> Y ^       | OR2X2   | 0.024 | 0.060 |   1.038 |    1.532 | 
     | U510                           | A ^ -> Y v       | INVX1   | 0.310 | 0.214 |   1.252 |    1.746 | 
     | U539                           | C v -> Y ^       | AOI21X1 | 0.052 | 0.116 |   1.369 |    1.862 | 
     | FE_OFCC78_n403                 | A ^ -> Y ^       | BUFX2   | 0.015 | 0.039 |   1.407 |    1.901 | 
     | U452                           | A ^ -> Y ^       | BUFX2   | 0.180 | 0.140 |   1.548 |    2.041 | 
     | U451                           | A ^ -> Y v       | INVX1   | 0.025 | 0.087 |   1.635 |    2.128 | 
     | U379                           | A v -> Y v       | AND2X2  | 0.011 | 0.039 |   1.674 |    2.167 | 
     | U378                           | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.680 |    2.173 | 
     | U546                           | C ^ -> Y v       | OAI21X1 | 0.156 | 0.138 |   1.817 |    2.311 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.156 | 0.000 |   1.817 |    2.311 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.494 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.494 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.494 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.494 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.773
= Slack Time                    0.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.210 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.357 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.418 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.500 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.563 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.881 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.035 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.096 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.199 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.071 |   1.739 |    2.270 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.018 | 0.034 |   1.773 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.018 | 0.000 |   1.773 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.531 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.762
= Slack Time                    0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.543 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.543 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.677 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.729 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.860 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.921 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.960 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.999 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.038 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.148 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.221 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.307 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.382 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.438 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.494 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.549 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.601 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.654 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.708 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.763 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.813 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.871 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.922 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.975 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.028 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    2.082 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.168 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.233 | 
     | U365                   | A ^ -> Y ^   | OR2X2   | 0.027 | 0.042 |   1.733 |    2.275 | 
     | U364                   | A ^ -> Y v   | INVX1   | 0.023 | 0.029 |   1.762 |    2.304 | 
     | \burst_addr_d_reg[25]  | D v          | DFFSR   | 0.023 | 0.000 |   1.762 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.543 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.543 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.734
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.251 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.398 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.458 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.540 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.604 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.922 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.076 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.137 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.240 | 
     | U550                           | A v -> Y v       | XNOR2X1 | 0.042 | 0.065 |   1.733 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.042 | 0.000 |   1.734 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.572 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.572 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.572 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.572 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.718
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.586 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.586 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.586 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.720 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.773 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.903 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.964 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    1.003 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.042 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.081 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.192 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.264 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.351 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.425 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.481 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.538 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.592 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.644 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.697 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.752 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.806 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.856 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.914 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.965 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    2.018 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.071 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    2.125 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.211 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.063 |   1.688 |    2.274 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.012 | 0.030 |   1.718 |    2.304 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.012 | 0.000 |   1.718 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.586 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.711
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.244 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.364 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.455 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.504 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.698 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.799 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.116 | 
     | U525                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.252 | 
     | U526                            | A ^ -> Y v       | INVX1   | 0.030 | 0.053 |   1.711 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.030 | 0.000 |   1.711 |    2.305 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.594 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.594 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.594 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.594 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.701
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.253 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.373 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.464 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.514 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.708 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.808 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.125 | 
     | U523                            | S ^ -> Y ^       | MUX2X1  | 0.082 | 0.133 |   1.655 |    2.258 | 
     | U524                            | A ^ -> Y v       | INVX1   | 0.022 | 0.046 |   1.701 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.022 | 0.000 |   1.701 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.603 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.603 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.603 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.603 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.698
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.256 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.376 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.467 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.517 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.711 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.811 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.128 | 
     | U528                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.264 | 
     | U529                            | A ^ -> Y v       | INVX1   | 0.011 | 0.040 |   1.698 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.011 | 0.000 |   1.698 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.606 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.606 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.606 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.606 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.691
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.268 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.388 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.479 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.528 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.722 | 
     | \intadd_1/U5                    | C ^ -> YC ^      | FAX1    | 0.072 | 0.129 |   1.234 |    1.851 | 
     | \intadd_1/U4                    | C ^ -> YC ^      | FAX1    | 0.082 | 0.099 |   1.333 |    1.951 | 
     | \intadd_1/U3                    | C ^ -> YC ^      | FAX1    | 0.116 | 0.123 |   1.456 |    2.073 | 
     | \intadd_1/U2                    | C ^ -> YC ^      | FAX1    | 0.051 | 0.083 |   1.539 |    2.157 | 
     | U532                            | A ^ -> Y ^       | XOR2X1  | 0.064 | 0.053 |   1.592 |    2.210 | 
     | U533                            | A ^ -> Y ^       | XNOR2X1 | 0.051 | 0.051 |   1.644 |    2.261 | 
     | U534                            | A ^ -> Y v       | MUX2X1  | 0.098 | 0.046 |   1.690 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.098 | 0.000 |   1.691 |    2.308 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.618 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.618 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.618 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.618 | 
     +---------------------------------------------------------------------------------------------+ 

