{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584403809477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584403809481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 20:10:09 2020 " "Processing started: Mon Mar 16 20:10:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584403809481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403809481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403809481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584403810355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584403810355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwriter " "Found entity 1: ramwriter" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adcproc.v(114) " "Verilog HDL information at adcproc.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584403819324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adcproc.v 2 2 " "Found 2 design units, including 2 entities, in source file src/adcproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcproc " "Found entity 1: adcproc" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819324 ""} { "Info" "ISGN_ENTITY_NAME" "2 adcraw " "Found entity 2: adcraw" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/bram1/bram1.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/bram1/bram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram1 " "Found entity 1: bram1" {  } { { "cores/bram1/bram1.v" "" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "cores/add/add.v" "" { Text "D:/cinnabon_fpga/cores/add/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "cores/nco/synthesis/nco.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "cores/nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "cores/nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403819998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403819998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "cores/nco/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "cores/nco/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys " "Found entity 1: cinnabon_fpga_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_irq_mapper " "Found entity 1: cinnabon_fpga_qsys_irq_mapper" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820246 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820256 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820256 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820256 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820256 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820274 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820278 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820279 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820310 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_007 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_007" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820311 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_006 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_006" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820313 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_005 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_005" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820314 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_003 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820317 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820318 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "5 cinnabon_fpga_qsys_sgdma_chain " "Found entity 5: cinnabon_fpga_qsys_sgdma_chain" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "6 cinnabon_fpga_qsys_sgdma_command_grabber " "Found entity 6: cinnabon_fpga_qsys_sgdma_command_grabber" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "7 cinnabon_fpga_qsys_sgdma_m_read " "Found entity 7: cinnabon_fpga_qsys_sgdma_m_read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "8 cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "9 cinnabon_fpga_qsys_sgdma_m_readfifo " "Found entity 9: cinnabon_fpga_qsys_sgdma_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "14 cinnabon_fpga_qsys_sgdma_m_write " "Found entity 14: cinnabon_fpga_qsys_sgdma_m_write" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "15 cinnabon_fpga_qsys_sgdma_command_fifo " "Found entity 15: cinnabon_fpga_qsys_sgdma_command_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "16 cinnabon_fpga_qsys_sgdma_desc_address_fifo " "Found entity 16: cinnabon_fpga_qsys_sgdma_desc_address_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "17 cinnabon_fpga_qsys_sgdma_status_token_fifo " "Found entity 17: cinnabon_fpga_qsys_sgdma_status_token_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "18 cinnabon_fpga_qsys_sgdma_stream_fifo " "Found entity 18: cinnabon_fpga_qsys_sgdma_stream_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""} { "Info" "ISGN_ENTITY_NAME" "19 cinnabon_fpga_qsys_sgdma " "Found entity 19: cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pio_0 " "Found entity 1: cinnabon_fpga_qsys_pio_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip " "Found entity 1: cinnabon_fpga_qsys_pcie_ip" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584403820334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820334 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1584403820342 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1584403820342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8 " "Found entity 1: cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820386 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_pcie_ip_altgx_internal " "Found entity 2: cinnabon_fpga_qsys_pcie_ip_altgx_internal" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820394 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820394 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820394 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_onchip_memory " "Found entity 1: cinnabon_fpga_qsys_onchip_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/bufram256c.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/bufram256c.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFRAM256C " "Found entity 1: BUFRAM256C" {  } { { "cores/pipelined_fft_256/SRC/bufram256c.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/bufram256c.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/cnorm.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/cnorm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNORM " "Found entity 1: CNORM" {  } { { "cores/pipelined_fft_256/SRC/cnorm.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/cnorm.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/fft16.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/fft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT16 " "Found entity 1: FFT16" {  } { { "cores/pipelined_fft_256/SRC/fft16.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/fft16.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/fft256.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/fft256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT256 " "Found entity 1: FFT256" {  } { { "cores/pipelined_fft_256/SRC/fft256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/fft256.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820445 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC541 mpuc541.v(53) " "Verilog Module Declaration warning at mpuc541.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC541\"" {  } { { "cores/pipelined_fft_256/SRC/mpuc541.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc541.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/mpuc541.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/mpuc541.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC541 " "Found entity 1: MPUC541" {  } { { "cores/pipelined_fft_256/SRC/mpuc541.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc541.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC707 mpuc707.v(52) " "Verilog Module Declaration warning at mpuc707.v(52): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC707\"" {  } { { "cores/pipelined_fft_256/SRC/mpuc707.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc707.v" 52 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/mpuc707.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/mpuc707.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC707 " "Found entity 1: MPUC707" {  } { { "cores/pipelined_fft_256/SRC/mpuc707.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc707.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC924_383 mpuc924_383.v(53) " "Verilog Module Declaration warning at mpuc924_383.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC924_383\"" {  } { { "cores/pipelined_fft_256/SRC/mpuc924_383.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc924_383.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/mpuc924_383.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/mpuc924_383.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC924_383 " "Found entity 1: MPUC924_383" {  } { { "cores/pipelined_fft_256/SRC/mpuc924_383.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc924_383.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820447 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MPUC1307 mpuc1307.v(53) " "Verilog Module Declaration warning at mpuc1307.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MPUC1307\"" {  } { { "cores/pipelined_fft_256/SRC/mpuc1307.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc1307.v" 53 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/mpuc1307.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/mpuc1307.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPUC1307 " "Found entity 1: MPUC1307" {  } { { "cores/pipelined_fft_256/SRC/mpuc1307.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/mpuc1307.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram2x256.v(123) " "Verilog HDL information at ram2x256.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "cores/pipelined_fft_256/SRC/ram2x256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/ram2x256.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584403820455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DI di ram2x256.v(78) " "Verilog HDL Declaration information at ram2x256.v(78): object \"DI\" differs only in case from object \"di\" in the same scope" {  } { { "cores/pipelined_fft_256/SRC/ram2x256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/ram2x256.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DOI doi ram2x256.v(62) " "Verilog HDL Declaration information at ram2x256.v(62): object \"DOI\" differs only in case from object \"doi\" in the same scope" {  } { { "cores/pipelined_fft_256/SRC/ram2x256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/ram2x256.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584403820455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/ram2x256.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/ram2x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2x256C " "Found entity 1: RAM2x256C" {  } { { "cores/pipelined_fft_256/SRC/ram2x256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/ram2x256.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/ram256.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/ram256.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM256 " "Found entity 1: RAM256" {  } { { "cores/pipelined_fft_256/SRC/ram256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/ram256.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/rotator256_v.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/rotator256_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROTATOR64 " "Found entity 1: ROTATOR64" {  } { { "cores/pipelined_fft_256/SRC/rotator256_v.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/rotator256_v.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pipelined_fft_256/src/wrom256.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pipelined_fft_256/src/wrom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 WROM256 " "Found entity 1: WROM256" {  } { { "cores/pipelined_fft_256/SRC/WROM256.v" "" { Text "D:/cinnabon_fpga/cores/pipelined_fft_256/SRC/WROM256.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/is42driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/is42driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is42driver-RTL " "Found design unit 1: is42driver-RTL" {  } { { "src/is42driver.vhd" "" { Text "D:/cinnabon_fpga/src/is42driver.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820857 ""} { "Info" "ISGN_ENTITY_NAME" "1 is42driver " "Found entity 1: is42driver" {  } { { "src/is42driver.vhd" "" { Text "D:/cinnabon_fpga/src/is42driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/is42proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/is42proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is42proc-rwlooptest " "Found design unit 1: is42proc-rwlooptest" {  } { { "src/is42proc.vhd" "" { Text "D:/cinnabon_fpga/src/is42proc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820858 ""} { "Info" "ISGN_ENTITY_NAME" "1 is42proc " "Found entity 1: is42proc" {  } { { "src/is42proc.vhd" "" { Text "D:/cinnabon_fpga/src/is42proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tmod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tmod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tmod-rtl " "Found design unit 1: tmod-rtl" {  } { { "src/tmod.vhd" "" { Text "D:/cinnabon_fpga/src/tmod.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820861 ""} { "Info" "ISGN_ENTITY_NAME" "1 tmod " "Found entity 1: tmod" {  } { { "src/tmod.vhd" "" { Text "D:/cinnabon_fpga/src/tmod.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403820861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403820861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403820866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cinnabon_fpga_qsys_sgdma.v(1472) " "Verilog HDL or VHDL warning at cinnabon_fpga_qsys_sgdma.v(1472): conditional expression evaluates to a constant" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1584403820927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon_fpga.v 4 4 " "Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga " "Found entity 1: cinnabon_fpga" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403821415 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv " "Found entity 2: clkdiv" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403821415 ""} { "Info" "ISGN_ENTITY_NAME" "3 adcqreader " "Found entity 3: adcqreader" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403821415 ""} { "Info" "ISGN_ENTITY_NAME" "4 heart_beat " "Found entity 4: heart_beat" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403821415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1584403821415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cinnabon_fpga " "Elaborating entity \"cinnabon_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584403821438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n cinnabon_fpga.v(457) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(457): object \"reset_n\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584403821491 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG cinnabon_fpga.v(18) " "Output port \"LEDG\" at cinnabon_fpga.v(18) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR cinnabon_fpga.v(19) " "Output port \"LEDR\" at cinnabon_fpga.v(19) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 cinnabon_fpga.v(28) " "Output port \"HEX0\" at cinnabon_fpga.v(28) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 cinnabon_fpga.v(29) " "Output port \"HEX1\" at cinnabon_fpga.v(29) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 cinnabon_fpga.v(30) " "Output port \"HEX2\" at cinnabon_fpga.v(30) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 cinnabon_fpga.v(31) " "Output port \"HEX3\" at cinnabon_fpga.v(31) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cinnabon_fpga.v(32) " "Output port \"HEX4\" at cinnabon_fpga.v(32) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cinnabon_fpga.v(33) " "Output port \"HEX5\" at cinnabon_fpga.v(33) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 cinnabon_fpga.v(34) " "Output port \"HEX6\" at cinnabon_fpga.v(34) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 cinnabon_fpga.v(35) " "Output port \"HEX7\" at cinnabon_fpga.v(35) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR cinnabon_fpga.v(51) " "Output port \"DRAM_ADDR\" at cinnabon_fpga.v(51) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA cinnabon_fpga.v(52) " "Output port \"DRAM_BA\" at cinnabon_fpga.v(52) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM cinnabon_fpga.v(58) " "Output port \"DRAM_DQM\" at cinnabon_fpga.v(58) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE cinnabon_fpga.v(66) " "Output port \"SSRAM_BE\" at cinnabon_fpga.v(66) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR cinnabon_fpga.v(83) " "Output port \"FS_ADDR\" at cinnabon_fpga.v(83) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821507 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT cinnabon_fpga.v(15) " "Output port \"SMA_CLKOUT\" at cinnabon_fpga.v(15) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN cinnabon_fpga.v(39) " "Output port \"LCD_EN\" at cinnabon_fpga.v(39) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON cinnabon_fpga.v(40) " "Output port \"LCD_ON\" at cinnabon_fpga.v(40) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS cinnabon_fpga.v(41) " "Output port \"LCD_RS\" at cinnabon_fpga.v(41) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW cinnabon_fpga.v(42) " "Output port \"LCD_RW\" at cinnabon_fpga.v(42) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cinnabon_fpga.v(45) " "Output port \"SD_CLK\" at cinnabon_fpga.v(45) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N cinnabon_fpga.v(53) " "Output port \"DRAM_CAS_N\" at cinnabon_fpga.v(53) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE cinnabon_fpga.v(54) " "Output port \"DRAM_CKE\" at cinnabon_fpga.v(54) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK cinnabon_fpga.v(55) " "Output port \"DRAM_CLK\" at cinnabon_fpga.v(55) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N cinnabon_fpga.v(56) " "Output port \"DRAM_CS_N\" at cinnabon_fpga.v(56) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N cinnabon_fpga.v(59) " "Output port \"DRAM_RAS_N\" at cinnabon_fpga.v(59) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N cinnabon_fpga.v(60) " "Output port \"DRAM_WE_N\" at cinnabon_fpga.v(60) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N cinnabon_fpga.v(63) " "Output port \"SSRAM_ADSC_N\" at cinnabon_fpga.v(63) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N cinnabon_fpga.v(64) " "Output port \"SSRAM_ADSP_N\" at cinnabon_fpga.v(64) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N cinnabon_fpga.v(65) " "Output port \"SSRAM_ADV_N\" at cinnabon_fpga.v(65) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK cinnabon_fpga.v(67) " "Output port \"SSRAM_CLK\" at cinnabon_fpga.v(67) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N cinnabon_fpga.v(68) " "Output port \"SSRAM_GW_N\" at cinnabon_fpga.v(68) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N cinnabon_fpga.v(69) " "Output port \"SSRAM_OE_N\" at cinnabon_fpga.v(69) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N cinnabon_fpga.v(70) " "Output port \"SSRAM_WE_N\" at cinnabon_fpga.v(70) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N cinnabon_fpga.v(71) " "Output port \"SSRAM0_CE_N\" at cinnabon_fpga.v(71) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N cinnabon_fpga.v(72) " "Output port \"SSRAM1_CE_N\" at cinnabon_fpga.v(72) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N cinnabon_fpga.v(75) " "Output port \"FL_CE_N\" at cinnabon_fpga.v(75) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N cinnabon_fpga.v(76) " "Output port \"FL_OE_N\" at cinnabon_fpga.v(76) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821508 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N cinnabon_fpga.v(77) " "Output port \"FL_RESET_N\" at cinnabon_fpga.v(77) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821509 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N cinnabon_fpga.v(79) " "Output port \"FL_WE_N\" at cinnabon_fpga.v(79) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821509 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N cinnabon_fpga.v(80) " "Output port \"FL_WP_N\" at cinnabon_fpga.v(80) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821509 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SCL cinnabon_fpga.v(97) " "Output port \"HSMC_ADA_SCL\" at cinnabon_fpga.v(97) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821509 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "POWER_ON cinnabon_fpga.v(117) " "Output port \"POWER_ON\" at cinnabon_fpga.v(117) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1584403821509 "|cinnabon_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_100 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_100\"" {  } { { "cinnabon_fpga.v" "pll_100" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403821722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_100\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "altpll_component" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403822015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_100\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403822076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_100\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_100\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584403822143 ""}  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584403822143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403822206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403822206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403822207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmod tmod:u6 " "Elaborating entity \"tmod\" for hierarchy \"tmod:u6\"" {  } { { "cinnabon_fpga.v" "u6" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403822474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e24 " "Found entity 1: altsyncram_8e24" {  } { { "db/altsyncram_8e24.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_8e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403826503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403826503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j0d " "Found entity 1: mux_j0d" {  } { { "db/mux_j0d.tdf" "" { Text "D:/cinnabon_fpga/db/mux_j0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403827165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403827165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "D:/cinnabon_fpga/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403827360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403827360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dki " "Found entity 1: cntr_dki" {  } { { "db/cntr_dki.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_dki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403827616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403827616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkc " "Found entity 1: cmpr_mkc" {  } { { "db/cmpr_mkc.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_mkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403827757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403827757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2dj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2dj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2dj " "Found entity 1: cntr_2dj" {  } { { "db/cntr_2dj.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_2dj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403827915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403827915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ki " "Found entity 1: cntr_8ki" {  } { { "db/cntr_8ki.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_8ki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403828073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403828073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403828162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403828162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403828252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403828252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403828376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403828376 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403829001 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584403829486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.16.20:10:33 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl " "2020.03.16.20:10:33 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403833594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403837465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403837721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403841982 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1584403842782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843305 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584403843374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403843374 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1584403844535 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1584403844535 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_1 " "Partition \"sld_signaltap:auto_signaltap_1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1584403844535 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1584403844535 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1584403844535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1584403846715 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1584403846867 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_ADA_SDA " "bidirectional pin \"HSMC_ADA_SDA\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "bidirectional pin \"FAN_CTRL\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1584403846934 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1584403846934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_SCL GND " "Pin \"HSMC_ADA_SCL\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HSMC_ADA_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_A GND " "Pin \"HSMC_ADC_OEB_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HSMC_ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_B GND " "Pin \"HSMC_ADC_OEB_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HSMC_ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_MODE VCC " "Pin \"HSMC_DAC_MODE\" is stuck at VCC" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|HSMC_DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON GND " "Pin \"POWER_ON\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584403847162 "|cinnabon_fpga|POWER_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584403847162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584403847364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1440 " "Implemented 1440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584403856099 ""} { "Info" "ICUT_CUT_TM_OPINS" "198 " "Implemented 198 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584403856099 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1584403856099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1064 " "Implemented 1064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584403856099 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1584403856099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584403856099 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add 3 " "Ignored 3 assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856213 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys 22 " "Ignored 22 assignments for entity \"cinnabon_fpga_qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cinnabon_fpga_qsys -sip cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.sip -library lib_cinnabon_fpga_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_irq_mapper 14 " "Ignored 14 assignments for entity \"cinnabon_fpga_qsys_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router_005 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router_006 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_router_001 36 " "Ignored 36 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_onchip_memory 40 " "Ignored 40 assignments for entity \"cinnabon_fpga_qsys_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_pcie_ip 208 " "Ignored 208 assignments for entity \"cinnabon_fpga_qsys_pcie_ip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_pio_0 24 " "Ignored 24 assignments for entity \"cinnabon_fpga_qsys_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cinnabon_fpga_qsys_sgdma 26 " "Ignored 26 assignments for entity \"cinnabon_fpga_qsys_sgdma\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco 22 " "Ignored 22 assignments for entity \"nco\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nco -sip cores/nco/simulation/nco.sip -library lib_nco was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1584403856217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_nco_ii_0 33 " "Ignored 33 assignments for entity \"nco_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1584403856217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.map.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403856506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 392 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584403858273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 20:10:58 2020 " "Processing ended: Mon Mar 16 20:10:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584403858273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584403858273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584403858273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584403858273 ""}
