module MemoryUnit
(
input clk, write_enable,
input [15:0] write_data, 
input [11:0] address,
output reg [15:0] read_data 
);
reg [15:0] memory [0:4095];

always @(*) begin
	read_data = memory[address];
end

always @(posedge clk) begin
	if (write_enable) begin
		memory[address] <= write_data;
	end
end

endmodule