// Seed: 1759227807
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wire id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15
);
  id_17(
      1, id_4
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input wand id_11,
    output logic id_12,
    input tri1 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri0 id_16
);
  always @(posedge id_9) begin
    id_12 <= 1;
  end
  wire id_18;
  module_0(
      id_15,
      id_14,
      id_0,
      id_2,
      id_4,
      id_3,
      id_4,
      id_14,
      id_11,
      id_10,
      id_5,
      id_4,
      id_15,
      id_2,
      id_10,
      id_11
  );
endmodule
