//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_verbosity              O     1 const
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// valid                          O     1
// addr                           O    64 reg
// word64                         O    64
// st_amo_val                     O    64
// exc                            O     1
// exc_code                       O     4 reg
// RDY_server_flush_request_put   O     1 reg
// RDY_server_flush_response_get  O     1
// RDY_tlb_flush                  O     1 const
// mem_master_awvalid             O     1 reg
// mem_master_awid                O     4 reg
// mem_master_awaddr              O    64 reg
// mem_master_awlen               O     8 reg
// mem_master_awsize              O     3 reg
// mem_master_awburst             O     2 reg
// mem_master_awlock              O     1 reg
// mem_master_awcache             O     4 reg
// mem_master_awprot              O     3 reg
// mem_master_awqos               O     4 reg
// mem_master_awregion            O     4 reg
// mem_master_wvalid              O     1 reg
// mem_master_wdata               O    64 reg
// mem_master_wstrb               O     8 reg
// mem_master_wlast               O     1 reg
// mem_master_bready              O     1 reg
// mem_master_arvalid             O     1 reg
// mem_master_arid                O     4 reg
// mem_master_araddr              O    64 reg
// mem_master_arlen               O     8 reg
// mem_master_arsize              O     3 reg
// mem_master_arburst             O     2 reg
// mem_master_arlock              O     1 reg
// mem_master_arcache             O     4 reg
// mem_master_arprot              O     3 reg
// mem_master_arqos               O     4 reg
// mem_master_arregion            O     4 reg
// mem_master_rready              O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// req_op                         I     2
// req_f3                         I     3
// req_amo_funct7                 I     7 reg
// req_addr                       I    64
// req_st_value                   I    64
// req_priv                       I     2 reg
// req_sstatus_SUM                I     1 reg
// req_mstatus_MXR                I     1 reg
// req_satp                       I    64 reg
// mem_master_awready             I     1
// mem_master_wready              I     1
// mem_master_bvalid              I     1
// mem_master_bid                 I     4 reg
// mem_master_bresp               I     2 reg
// mem_master_arready             I     1
// mem_master_rvalid              I     1
// mem_master_rid                 I     4 reg
// mem_master_rdata               I    64 reg
// mem_master_rresp               I     2 reg
// mem_master_rlast               I     1 reg
// EN_set_verbosity               I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_req                         I     1
// EN_server_flush_request_put    I     1
// EN_server_flush_response_get   I     1
// EN_tlb_flush                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMMU_Cache(CLK,
		   RST_N,

		   set_verbosity_verbosity,
		   EN_set_verbosity,
		   RDY_set_verbosity,

		   EN_server_reset_request_put,
		   RDY_server_reset_request_put,

		   EN_server_reset_response_get,
		   RDY_server_reset_response_get,

		   req_op,
		   req_f3,
		   req_amo_funct7,
		   req_addr,
		   req_st_value,
		   req_priv,
		   req_sstatus_SUM,
		   req_mstatus_MXR,
		   req_satp,
		   EN_req,

		   valid,

		   addr,

		   word64,

		   st_amo_val,

		   exc,

		   exc_code,

		   EN_server_flush_request_put,
		   RDY_server_flush_request_put,

		   EN_server_flush_response_get,
		   RDY_server_flush_response_get,

		   EN_tlb_flush,
		   RDY_tlb_flush,

		   mem_master_awvalid,

		   mem_master_awid,

		   mem_master_awaddr,

		   mem_master_awlen,

		   mem_master_awsize,

		   mem_master_awburst,

		   mem_master_awlock,

		   mem_master_awcache,

		   mem_master_awprot,

		   mem_master_awqos,

		   mem_master_awregion,

		   mem_master_awready,

		   mem_master_wvalid,

		   mem_master_wdata,

		   mem_master_wstrb,

		   mem_master_wlast,

		   mem_master_wready,

		   mem_master_bvalid,
		   mem_master_bid,
		   mem_master_bresp,

		   mem_master_bready,

		   mem_master_arvalid,

		   mem_master_arid,

		   mem_master_araddr,

		   mem_master_arlen,

		   mem_master_arsize,

		   mem_master_arburst,

		   mem_master_arlock,

		   mem_master_arcache,

		   mem_master_arprot,

		   mem_master_arqos,

		   mem_master_arregion,

		   mem_master_arready,

		   mem_master_rvalid,
		   mem_master_rid,
		   mem_master_rdata,
		   mem_master_rresp,
		   mem_master_rlast,

		   mem_master_rready);
  parameter [0 : 0] dmem_not_imem = 1'b0;
  input  CLK;
  input  RST_N;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method req
  input  [1 : 0] req_op;
  input  [2 : 0] req_f3;
  input  [6 : 0] req_amo_funct7;
  input  [63 : 0] req_addr;
  input  [63 : 0] req_st_value;
  input  [1 : 0] req_priv;
  input  req_sstatus_SUM;
  input  req_mstatus_MXR;
  input  [63 : 0] req_satp;
  input  EN_req;

  // value method valid
  output valid;

  // value method addr
  output [63 : 0] addr;

  // value method word64
  output [63 : 0] word64;

  // value method st_amo_val
  output [63 : 0] st_amo_val;

  // value method exc
  output exc;

  // value method exc_code
  output [3 : 0] exc_code;

  // action method server_flush_request_put
  input  EN_server_flush_request_put;
  output RDY_server_flush_request_put;

  // action method server_flush_response_get
  input  EN_server_flush_response_get;
  output RDY_server_flush_response_get;

  // action method tlb_flush
  input  EN_tlb_flush;
  output RDY_tlb_flush;

  // value method mem_master_m_awvalid
  output mem_master_awvalid;

  // value method mem_master_m_awid
  output [3 : 0] mem_master_awid;

  // value method mem_master_m_awaddr
  output [63 : 0] mem_master_awaddr;

  // value method mem_master_m_awlen
  output [7 : 0] mem_master_awlen;

  // value method mem_master_m_awsize
  output [2 : 0] mem_master_awsize;

  // value method mem_master_m_awburst
  output [1 : 0] mem_master_awburst;

  // value method mem_master_m_awlock
  output mem_master_awlock;

  // value method mem_master_m_awcache
  output [3 : 0] mem_master_awcache;

  // value method mem_master_m_awprot
  output [2 : 0] mem_master_awprot;

  // value method mem_master_m_awqos
  output [3 : 0] mem_master_awqos;

  // value method mem_master_m_awregion
  output [3 : 0] mem_master_awregion;

  // value method mem_master_m_awuser

  // action method mem_master_m_awready
  input  mem_master_awready;

  // value method mem_master_m_wvalid
  output mem_master_wvalid;

  // value method mem_master_m_wdata
  output [63 : 0] mem_master_wdata;

  // value method mem_master_m_wstrb
  output [7 : 0] mem_master_wstrb;

  // value method mem_master_m_wlast
  output mem_master_wlast;

  // value method mem_master_m_wuser

  // action method mem_master_m_wready
  input  mem_master_wready;

  // action method mem_master_m_bvalid
  input  mem_master_bvalid;
  input  [3 : 0] mem_master_bid;
  input  [1 : 0] mem_master_bresp;

  // value method mem_master_m_bready
  output mem_master_bready;

  // value method mem_master_m_arvalid
  output mem_master_arvalid;

  // value method mem_master_m_arid
  output [3 : 0] mem_master_arid;

  // value method mem_master_m_araddr
  output [63 : 0] mem_master_araddr;

  // value method mem_master_m_arlen
  output [7 : 0] mem_master_arlen;

  // value method mem_master_m_arsize
  output [2 : 0] mem_master_arsize;

  // value method mem_master_m_arburst
  output [1 : 0] mem_master_arburst;

  // value method mem_master_m_arlock
  output mem_master_arlock;

  // value method mem_master_m_arcache
  output [3 : 0] mem_master_arcache;

  // value method mem_master_m_arprot
  output [2 : 0] mem_master_arprot;

  // value method mem_master_m_arqos
  output [3 : 0] mem_master_arqos;

  // value method mem_master_m_arregion
  output [3 : 0] mem_master_arregion;

  // value method mem_master_m_aruser

  // action method mem_master_m_arready
  input  mem_master_arready;

  // action method mem_master_m_rvalid
  input  mem_master_rvalid;
  input  [3 : 0] mem_master_rid;
  input  [63 : 0] mem_master_rdata;
  input  [1 : 0] mem_master_rresp;
  input  mem_master_rlast;

  // value method mem_master_m_rready
  output mem_master_rready;

  // signals for module outputs
  reg [63 : 0] word64;
  wire [63 : 0] addr,
		mem_master_araddr,
		mem_master_awaddr,
		mem_master_wdata,
		st_amo_val;
  wire [7 : 0] mem_master_arlen, mem_master_awlen, mem_master_wstrb;
  wire [3 : 0] exc_code,
	       mem_master_arcache,
	       mem_master_arid,
	       mem_master_arqos,
	       mem_master_arregion,
	       mem_master_awcache,
	       mem_master_awid,
	       mem_master_awqos,
	       mem_master_awregion;
  wire [2 : 0] mem_master_arprot,
	       mem_master_arsize,
	       mem_master_awprot,
	       mem_master_awsize;
  wire [1 : 0] mem_master_arburst, mem_master_awburst;
  wire RDY_server_flush_request_put,
       RDY_server_flush_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_set_verbosity,
       RDY_tlb_flush,
       exc,
       mem_master_arlock,
       mem_master_arvalid,
       mem_master_awlock,
       mem_master_awvalid,
       mem_master_bready,
       mem_master_rready,
       mem_master_wlast,
       mem_master_wvalid,
       valid;

  // inlined wires
  wire [10 : 0] crg_sb_to_load_delay$port0__write_1,
		crg_sb_to_load_delay$port2__read;
  wire [3 : 0] ctr_wr_rsps_pending_crg$port0__write_1,
	       ctr_wr_rsps_pending_crg$port1__write_1,
	       ctr_wr_rsps_pending_crg$port2__read,
	       ctr_wr_rsps_pending_crg$port3__read;
  wire crg_sb_to_load_delay$EN_port1__write,
       ctr_wr_rsps_pending_crg$EN_port2__write,
       dw_valid$whas;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register crg_sb_to_load_delay
  reg [10 : 0] crg_sb_to_load_delay;
  wire [10 : 0] crg_sb_to_load_delay$D_IN;
  wire crg_sb_to_load_delay$EN;

  // register ctr_wr_rsps_pending_crg
  reg [3 : 0] ctr_wr_rsps_pending_crg;
  wire [3 : 0] ctr_wr_rsps_pending_crg$D_IN;
  wire ctr_wr_rsps_pending_crg$EN;

  // register rg_addr
  reg [63 : 0] rg_addr;
  wire [63 : 0] rg_addr$D_IN;
  wire rg_addr$EN;

  // register rg_amo_funct7
  reg [6 : 0] rg_amo_funct7;
  wire [6 : 0] rg_amo_funct7$D_IN;
  wire rg_amo_funct7$EN;

  // register rg_cset_in_cache
  reg [5 : 0] rg_cset_in_cache;
  wire [5 : 0] rg_cset_in_cache$D_IN;
  wire rg_cset_in_cache$EN;

  // register rg_error_during_refill
  reg rg_error_during_refill;
  wire rg_error_during_refill$D_IN, rg_error_during_refill$EN;

  // register rg_exc_code
  reg [3 : 0] rg_exc_code;
  reg [3 : 0] rg_exc_code$D_IN;
  wire rg_exc_code$EN;

  // register rg_f3
  reg [2 : 0] rg_f3;
  wire [2 : 0] rg_f3$D_IN;
  wire rg_f3$EN;

  // register rg_ld_val
  reg [63 : 0] rg_ld_val;
  reg [63 : 0] rg_ld_val$D_IN;
  wire rg_ld_val$EN;

  // register rg_lower_word32
  reg [31 : 0] rg_lower_word32;
  wire [31 : 0] rg_lower_word32$D_IN;
  wire rg_lower_word32$EN;

  // register rg_lower_word32_full
  reg rg_lower_word32_full;
  wire rg_lower_word32_full$D_IN, rg_lower_word32_full$EN;

  // register rg_lrsc_pa
  reg [63 : 0] rg_lrsc_pa;
  wire [63 : 0] rg_lrsc_pa$D_IN;
  wire rg_lrsc_pa$EN;

  // register rg_lrsc_valid
  reg rg_lrsc_valid;
  wire rg_lrsc_valid$D_IN, rg_lrsc_valid$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_op
  reg [1 : 0] rg_op;
  wire [1 : 0] rg_op$D_IN;
  wire rg_op$EN;

  // register rg_pa
  reg [63 : 0] rg_pa;
  wire [63 : 0] rg_pa$D_IN;
  wire rg_pa$EN;

  // register rg_priv
  reg [1 : 0] rg_priv;
  wire [1 : 0] rg_priv$D_IN;
  wire rg_priv$EN;

  // register rg_pte_pa
  reg [63 : 0] rg_pte_pa;
  reg [63 : 0] rg_pte_pa$D_IN;
  wire rg_pte_pa$EN;

  // register rg_satp
  reg [63 : 0] rg_satp;
  wire [63 : 0] rg_satp$D_IN;
  wire rg_satp$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_st_amo_val
  reg [63 : 0] rg_st_amo_val;
  wire [63 : 0] rg_st_amo_val$D_IN;
  wire rg_st_amo_val$EN;

  // register rg_state
  reg [4 : 0] rg_state;
  reg [4 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_word64_set_in_cache
  reg [8 : 0] rg_word64_set_in_cache;
  wire [8 : 0] rg_word64_set_in_cache$D_IN;
  wire rg_word64_set_in_cache$EN;

  // ports of submodule f_fabric_write_reqs
  reg [130 : 0] f_fabric_write_reqs$D_IN;
  wire [130 : 0] f_fabric_write_reqs$D_OUT;
  wire f_fabric_write_reqs$CLR,
       f_fabric_write_reqs$DEQ,
       f_fabric_write_reqs$EMPTY_N,
       f_fabric_write_reqs$ENQ,
       f_fabric_write_reqs$FULL_N;

  // ports of submodule f_pte_writebacks
  wire [127 : 0] f_pte_writebacks$D_IN, f_pte_writebacks$D_OUT;
  wire f_pte_writebacks$CLR,
       f_pte_writebacks$DEQ,
       f_pte_writebacks$EMPTY_N,
       f_pte_writebacks$ENQ,
       f_pte_writebacks$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$D_IN,
       f_reset_reqs$D_OUT,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$D_IN,
       f_reset_rsps$D_OUT,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule master_xactor_f_rd_addr
  reg [96 : 0] master_xactor_f_rd_addr$D_IN;
  wire [96 : 0] master_xactor_f_rd_addr$D_OUT;
  wire master_xactor_f_rd_addr$CLR,
       master_xactor_f_rd_addr$DEQ,
       master_xactor_f_rd_addr$EMPTY_N,
       master_xactor_f_rd_addr$ENQ,
       master_xactor_f_rd_addr$FULL_N;

  // ports of submodule master_xactor_f_rd_data
  wire [70 : 0] master_xactor_f_rd_data$D_IN, master_xactor_f_rd_data$D_OUT;
  wire master_xactor_f_rd_data$CLR,
       master_xactor_f_rd_data$DEQ,
       master_xactor_f_rd_data$EMPTY_N,
       master_xactor_f_rd_data$ENQ,
       master_xactor_f_rd_data$FULL_N;

  // ports of submodule master_xactor_f_wr_addr
  wire [96 : 0] master_xactor_f_wr_addr$D_IN, master_xactor_f_wr_addr$D_OUT;
  wire master_xactor_f_wr_addr$CLR,
       master_xactor_f_wr_addr$DEQ,
       master_xactor_f_wr_addr$EMPTY_N,
       master_xactor_f_wr_addr$ENQ,
       master_xactor_f_wr_addr$FULL_N;

  // ports of submodule master_xactor_f_wr_data
  wire [72 : 0] master_xactor_f_wr_data$D_IN, master_xactor_f_wr_data$D_OUT;
  wire master_xactor_f_wr_data$CLR,
       master_xactor_f_wr_data$DEQ,
       master_xactor_f_wr_data$EMPTY_N,
       master_xactor_f_wr_data$ENQ,
       master_xactor_f_wr_data$FULL_N;

  // ports of submodule master_xactor_f_wr_resp
  wire [5 : 0] master_xactor_f_wr_resp$D_IN, master_xactor_f_wr_resp$D_OUT;
  wire master_xactor_f_wr_resp$CLR,
       master_xactor_f_wr_resp$DEQ,
       master_xactor_f_wr_resp$EMPTY_N,
       master_xactor_f_wr_resp$ENQ,
       master_xactor_f_wr_resp$FULL_N;

  // ports of submodule ram_state_and_ctag_cset
  wire [52 : 0] ram_state_and_ctag_cset$DIA,
		ram_state_and_ctag_cset$DIB,
		ram_state_and_ctag_cset$DOB;
  wire [5 : 0] ram_state_and_ctag_cset$ADDRA, ram_state_and_ctag_cset$ADDRB;
  wire ram_state_and_ctag_cset$ENA,
       ram_state_and_ctag_cset$ENB,
       ram_state_and_ctag_cset$WEA,
       ram_state_and_ctag_cset$WEB;

  // ports of submodule ram_word64_set
  reg [63 : 0] ram_word64_set$DIB;
  reg [8 : 0] ram_word64_set$ADDRB;
  wire [63 : 0] ram_word64_set$DIA, ram_word64_set$DOB;
  wire [8 : 0] ram_word64_set$ADDRA;
  wire ram_word64_set$ENA,
       ram_word64_set$ENB,
       ram_word64_set$WEA,
       ram_word64_set$WEB;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr;
  wire soc_map$m_is_mem_addr;

  // ports of submodule tlb
  reg [1 : 0] tlb$insert_level;
  wire [130 : 0] tlb$lookup;
  wire [63 : 0] tlb$insert_pte, tlb$insert_pte_pa;
  wire [26 : 0] tlb$insert_vpn, tlb$lookup_vpn;
  wire [15 : 0] tlb$insert_asid, tlb$lookup_asid;
  wire tlb$EN_flush, tlb$EN_insert, tlb$RDY_insert, tlb$RDY_lookup;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_ST_AMO_response,
       CAN_FIRE_RL_rl_cache_refill_rsps_loop,
       CAN_FIRE_RL_rl_discard_write_rsp,
       CAN_FIRE_RL_rl_drive_exception_rsp,
       CAN_FIRE_RL_rl_fabric_send_write_req,
       CAN_FIRE_RL_rl_io_AMO_SC_req,
       CAN_FIRE_RL_rl_io_AMO_op_req,
       CAN_FIRE_RL_rl_io_AMO_read_rsp,
       CAN_FIRE_RL_rl_io_read_req,
       CAN_FIRE_RL_rl_io_read_rsp,
       CAN_FIRE_RL_rl_io_write_req,
       CAN_FIRE_RL_rl_maintain_io_read_rsp,
       CAN_FIRE_RL_rl_probe_and_immed_rsp,
       CAN_FIRE_RL_rl_ptw_level_0,
       CAN_FIRE_RL_rl_ptw_level_1,
       CAN_FIRE_RL_rl_ptw_level_2,
       CAN_FIRE_RL_rl_rereq,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_RL_rl_shift_sb_to_load_delay,
       CAN_FIRE_RL_rl_start_cache_refill,
       CAN_FIRE_RL_rl_start_reset,
       CAN_FIRE_RL_rl_start_tlb_refill,
       CAN_FIRE_RL_rl_writeback_updated_PTE,
       CAN_FIRE_mem_master_m_arready,
       CAN_FIRE_mem_master_m_awready,
       CAN_FIRE_mem_master_m_bvalid,
       CAN_FIRE_mem_master_m_rvalid,
       CAN_FIRE_mem_master_m_wready,
       CAN_FIRE_req,
       CAN_FIRE_server_flush_request_put,
       CAN_FIRE_server_flush_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_tlb_flush,
       WILL_FIRE_RL_rl_ST_AMO_response,
       WILL_FIRE_RL_rl_cache_refill_rsps_loop,
       WILL_FIRE_RL_rl_discard_write_rsp,
       WILL_FIRE_RL_rl_drive_exception_rsp,
       WILL_FIRE_RL_rl_fabric_send_write_req,
       WILL_FIRE_RL_rl_io_AMO_SC_req,
       WILL_FIRE_RL_rl_io_AMO_op_req,
       WILL_FIRE_RL_rl_io_AMO_read_rsp,
       WILL_FIRE_RL_rl_io_read_req,
       WILL_FIRE_RL_rl_io_read_rsp,
       WILL_FIRE_RL_rl_io_write_req,
       WILL_FIRE_RL_rl_maintain_io_read_rsp,
       WILL_FIRE_RL_rl_probe_and_immed_rsp,
       WILL_FIRE_RL_rl_ptw_level_0,
       WILL_FIRE_RL_rl_ptw_level_1,
       WILL_FIRE_RL_rl_ptw_level_2,
       WILL_FIRE_RL_rl_rereq,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_RL_rl_shift_sb_to_load_delay,
       WILL_FIRE_RL_rl_start_cache_refill,
       WILL_FIRE_RL_rl_start_reset,
       WILL_FIRE_RL_rl_start_tlb_refill,
       WILL_FIRE_RL_rl_writeback_updated_PTE,
       WILL_FIRE_mem_master_m_arready,
       WILL_FIRE_mem_master_m_awready,
       WILL_FIRE_mem_master_m_bvalid,
       WILL_FIRE_mem_master_m_rvalid,
       WILL_FIRE_mem_master_m_wready,
       WILL_FIRE_req,
       WILL_FIRE_server_flush_request_put,
       WILL_FIRE_server_flush_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_tlb_flush;

  // inputs to muxes for submodule ports
  wire [130 : 0] MUX_f_fabric_write_reqs$enq_1__VAL_1,
		 MUX_f_fabric_write_reqs$enq_1__VAL_2,
		 MUX_f_fabric_write_reqs$enq_1__VAL_3,
		 MUX_f_fabric_write_reqs$enq_1__VAL_4;
  wire [96 : 0] MUX_master_xactor_f_rd_addr$enq_1__VAL_1,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_2,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_3,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_4,
		MUX_master_xactor_f_rd_addr$enq_1__VAL_5;
  wire [63 : 0] MUX_dw_output_ld_val$wset_1__VAL_3,
		MUX_ram_word64_set$a_put_3__VAL_2,
		MUX_rg_ld_val$write_1__VAL_2;
  wire [52 : 0] MUX_ram_state_and_ctag_cset$a_put_3__VAL_1;
  wire [8 : 0] MUX_ram_word64_set$b_put_2__VAL_2,
	       MUX_ram_word64_set$b_put_2__VAL_4;
  wire [5 : 0] MUX_rg_cset_in_cache$write_1__VAL_1;
  wire [4 : 0] MUX_rg_state$write_1__VAL_11,
	       MUX_rg_state$write_1__VAL_13,
	       MUX_rg_state$write_1__VAL_14,
	       MUX_rg_state$write_1__VAL_15,
	       MUX_rg_state$write_1__VAL_17,
	       MUX_rg_state$write_1__VAL_2,
	       MUX_rg_state$write_1__VAL_4;
  wire [3 : 0] MUX_rg_exc_code$write_1__VAL_1, MUX_rg_exc_code$write_1__VAL_5;
  wire MUX_dw_output_ld_val$wset_1__SEL_1,
       MUX_dw_output_ld_val$wset_1__SEL_2,
       MUX_dw_output_ld_val$wset_1__SEL_4,
       MUX_dw_output_st_amo_val$wset_1__SEL_1,
       MUX_f_fabric_write_reqs$enq_1__SEL_2,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_1,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_2,
       MUX_master_xactor_f_rd_addr$enq_1__SEL_3,
       MUX_ram_state_and_ctag_cset$b_put_1__SEL_1,
       MUX_ram_word64_set$a_put_1__SEL_1,
       MUX_ram_word64_set$b_put_1__SEL_2,
       MUX_rg_error_during_refill$write_1__SEL_1,
       MUX_rg_exc_code$write_1__SEL_1,
       MUX_rg_exc_code$write_1__SEL_2,
       MUX_rg_exc_code$write_1__SEL_3,
       MUX_rg_exc_code$write_1__SEL_5,
       MUX_rg_exc_code$write_1__SEL_6,
       MUX_rg_exc_code$write_1__SEL_7,
       MUX_rg_exc_code$write_1__SEL_8,
       MUX_rg_ld_val$write_1__SEL_2,
       MUX_rg_lrsc_valid$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_11,
       MUX_rg_state$write_1__SEL_17,
       MUX_rg_state$write_1__SEL_18,
       MUX_tlb$insert_1__SEL_1,
       MUX_tlb$insert_1__SEL_2,
       MUX_tlb$insert_1__SEL_3,
       MUX_tlb$insert_1__SEL_4;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h3270;
  reg [31 : 0] v__h4424;
  reg [31 : 0] v__h4525;
  reg [31 : 0] v__h4978;
  reg [31 : 0] v__h14688;
  reg [31 : 0] v__h18333;
  reg [31 : 0] v__h21759;
  reg [31 : 0] v__h22677;
  reg [31 : 0] v__h22434;
  reg [31 : 0] v__h22965;
  reg [31 : 0] v__h23077;
  reg [31 : 0] v__h22606;
  reg [31 : 0] v__h23710;
  reg [31 : 0] v__h23470;
  reg [31 : 0] v__h24110;
  reg [31 : 0] v__h23998;
  reg [31 : 0] v__h23639;
  reg [31 : 0] v__h24581;
  reg [31 : 0] v__h24652;
  reg [31 : 0] v__h24734;
  reg [31 : 0] v__h24510;
  reg [31 : 0] v__h24861;
  reg [31 : 0] v__h25619;
  reg [31 : 0] v__h25841;
  reg [31 : 0] v__h27440;
  reg [31 : 0] v__h27790;
  reg [31 : 0] v__h28890;
  reg [31 : 0] v__h28997;
  reg [31 : 0] v__h29102;
  reg [31 : 0] v__h29182;
  reg [31 : 0] v__h29392;
  reg [31 : 0] v__h29510;
  reg [31 : 0] v__h29804;
  reg [31 : 0] v__h29979;
  reg [31 : 0] v__h32238;
  reg [31 : 0] v__h30075;
  reg [31 : 0] v__h32845;
  reg [31 : 0] v__h32806;
  reg [31 : 0] v__h4055;
  reg [31 : 0] v__h33194;
  reg [31 : 0] v__h34348;
  reg [31 : 0] v__h3264;
  reg [31 : 0] v__h4049;
  reg [31 : 0] v__h4418;
  reg [31 : 0] v__h4519;
  reg [31 : 0] v__h4972;
  reg [31 : 0] v__h14682;
  reg [31 : 0] v__h18327;
  reg [31 : 0] v__h21753;
  reg [31 : 0] v__h22428;
  reg [31 : 0] v__h22600;
  reg [31 : 0] v__h22671;
  reg [31 : 0] v__h22959;
  reg [31 : 0] v__h23071;
  reg [31 : 0] v__h23464;
  reg [31 : 0] v__h23633;
  reg [31 : 0] v__h23704;
  reg [31 : 0] v__h23992;
  reg [31 : 0] v__h24104;
  reg [31 : 0] v__h24504;
  reg [31 : 0] v__h24575;
  reg [31 : 0] v__h24646;
  reg [31 : 0] v__h24728;
  reg [31 : 0] v__h24855;
  reg [31 : 0] v__h25613;
  reg [31 : 0] v__h25835;
  reg [31 : 0] v__h27434;
  reg [31 : 0] v__h27784;
  reg [31 : 0] v__h28884;
  reg [31 : 0] v__h28991;
  reg [31 : 0] v__h29096;
  reg [31 : 0] v__h29176;
  reg [31 : 0] v__h29386;
  reg [31 : 0] v__h29504;
  reg [31 : 0] v__h29798;
  reg [31 : 0] v__h29973;
  reg [31 : 0] v__h30069;
  reg [31 : 0] v__h32232;
  reg [31 : 0] v__h32800;
  reg [31 : 0] v__h32839;
  reg [31 : 0] v__h33188;
  reg [31 : 0] v__h34342;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34,
	       CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35,
	       CASE_rg_f3_0b0_IF_rg_addr_6_BITS_2_TO_0_13_EQ__ETC__q52,
	       CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33,
	       CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754,
	       IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531,
	       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559,
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707,
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772,
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585,
	       IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647,
	       _theResult_____2__h18831,
	       _theResult_____2__h30151,
	       _theResult___fst__h6370,
	       ld_val__h27899,
	       mem_req_wr_data_wdata__h3021,
	       new_ld_val__h30105,
	       w1__h18823,
	       w1__h30139,
	       w1__h30143;
  reg [7 : 0] mem_req_wr_data_wstrb__h3022;
  reg [2 : 0] value__h29691, x__h2842;
  reg CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29,
      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d302,
      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d307,
      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d231,
      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d239,
      IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253,
      IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314;
  wire [63 : 0] IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_1_E_ETC___d593,
		IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266,
		IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578,
		IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711,
		IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d790,
		_theResult___fst__h5995,
		_theResult___fst__h6066,
		_theResult___snd_fst__h3029,
		_theResult___snd_fst__h5997,
		_theResult___snd_fst__h6068,
		_theResult___snd_fst__h6599,
		cline_fabric_addr__h24914,
		lev_0_pte_pa__h23742,
		lev_0_pte_pa_w64_fa__h23744,
		lev_1_PTN_pa__h22707,
		lev_1_pte_pa__h22709,
		lev_1_pte_pa_w64_fa__h22711,
		lev_2_pte_pa__h21812,
		lev_2_pte_pa_w64_fa__h21814,
		new_st_val__h18553,
		new_st_val__h18835,
		new_st_val__h18926,
		new_st_val__h19906,
		new_st_val__h19910,
		new_st_val__h19914,
		new_st_val__h19918,
		new_st_val__h19923,
		new_st_val__h19929,
		new_st_val__h19934,
		new_st_val__h30155,
		new_st_val__h30246,
		new_st_val__h32106,
		new_st_val__h32110,
		new_st_val__h32114,
		new_st_val__h32118,
		new_st_val__h32123,
		new_st_val__h32129,
		new_st_val__h32134,
		new_value__h17423,
		new_value__h7395,
		pa___1__h6376,
		pa___1__h6425,
		pa___1__h6494,
		pte___1__h6648,
		pte___1__h6676,
		pte___2__h6368,
		result__h13776,
		result__h13804,
		result__h13832,
		result__h13860,
		result__h13888,
		result__h13916,
		result__h13944,
		result__h13972,
		result__h14017,
		result__h14045,
		result__h14073,
		result__h14101,
		result__h14129,
		result__h14157,
		result__h14185,
		result__h14213,
		result__h14258,
		result__h14286,
		result__h14314,
		result__h14342,
		result__h14383,
		result__h14411,
		result__h14439,
		result__h14467,
		result__h14508,
		result__h14536,
		result__h14575,
		result__h14603,
		result__h27959,
		result__h27989,
		result__h28016,
		result__h28043,
		result__h28070,
		result__h28097,
		result__h28124,
		result__h28151,
		result__h28195,
		result__h28222,
		result__h28249,
		result__h28276,
		result__h28303,
		result__h28330,
		result__h28357,
		result__h28384,
		result__h28428,
		result__h28455,
		result__h28482,
		result__h28509,
		result__h28549,
		result__h28576,
		result__h28603,
		result__h28630,
		result__h28670,
		result__h28697,
		result__h28735,
		result__h28762,
		result__h30334,
		result__h31242,
		result__h31270,
		result__h31298,
		result__h31326,
		result__h31354,
		result__h31382,
		result__h31410,
		result__h31455,
		result__h31483,
		result__h31511,
		result__h31539,
		result__h31567,
		result__h31595,
		result__h31623,
		result__h31651,
		result__h31696,
		result__h31724,
		result__h31752,
		result__h31780,
		result__h31821,
		result__h31849,
		result__h31877,
		result__h31905,
		result__h31946,
		result__h31974,
		result__h32013,
		result__h32041,
		satp_pa__h1897,
		value__h6693,
		vpn_0_pa__h23741,
		vpn_1_pa__h22708,
		vpn_2_pa__h21811,
		w1___1__h18894,
		w1___1__h30214,
		w2___1__h30215,
		w2__h30145,
		word64__h7214,
		x1_avValue_pa__h5906,
		x__h15075,
		x__h30134,
		y__h7420;
  wire [55 : 0] x__h22788, x__h5098, x__h6379, x__h6428, x__h6497;
  wire [31 : 0] IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC__q31,
		ld_val7899_BITS_31_TO_0__q38,
		ld_val7899_BITS_63_TO_32__q45,
		master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3,
		master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10,
		rg_st_amo_val_BITS_31_TO_0__q32,
		w10139_BITS_31_TO_0__q51,
		word64214_BITS_31_TO_0__q17,
		word64214_BITS_63_TO_32__q24;
  wire [15 : 0] ld_val7899_BITS_15_TO_0__q37,
		ld_val7899_BITS_31_TO_16__q41,
		ld_val7899_BITS_47_TO_32__q44,
		ld_val7899_BITS_63_TO_48__q48,
		master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2,
		master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6,
		master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9,
		master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13,
		word64214_BITS_15_TO_0__q16,
		word64214_BITS_31_TO_16__q20,
		word64214_BITS_47_TO_32__q23,
		word64214_BITS_63_TO_48__q27;
  wire [7 : 0] ld_val7899_BITS_15_TO_8__q39,
	       ld_val7899_BITS_23_TO_16__q40,
	       ld_val7899_BITS_31_TO_24__q42,
	       ld_val7899_BITS_39_TO_32__q43,
	       ld_val7899_BITS_47_TO_40__q46,
	       ld_val7899_BITS_55_TO_48__q47,
	       ld_val7899_BITS_63_TO_56__q49,
	       ld_val7899_BITS_7_TO_0__q36,
	       master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1,
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4,
	       master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5,
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7,
	       master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8,
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11,
	       master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12,
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14,
	       strobe64__h2959,
	       strobe64__h2961,
	       strobe64__h2963,
	       word64214_BITS_15_TO_8__q18,
	       word64214_BITS_23_TO_16__q19,
	       word64214_BITS_31_TO_24__q21,
	       word64214_BITS_39_TO_32__q22,
	       word64214_BITS_47_TO_40__q25,
	       word64214_BITS_55_TO_48__q26,
	       word64214_BITS_63_TO_56__q28,
	       word64214_BITS_7_TO_0__q15;
  wire [5 : 0] shift_bits__h2809;
  wire [4 : 0] IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d414,
	       IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413,
	       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d416;
  wire [3 : 0] access_exc_code__h2578,
	       b__h21713,
	       exc_code___1__h6268,
	       x1_avValue_exc_code__h5907;
  wire IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d310,
       IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_NOT_ETC___d245,
       IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d320,
       IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319,
       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d301,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d306,
       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d309,
       NOT_cfg_verbosity_read__9_ULE_2_038___d1039,
       NOT_cfg_verbosity_read__9_ULT_2_20___d421,
       NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d356,
       NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d641,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d654,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d781,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d793,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d811,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d842,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d847,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d853,
       NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d857,
       NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d899,
       NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d962,
       NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d906,
       NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d968,
       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227,
       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d255,
       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d452,
       NOT_req_f3_BITS_1_TO_0_351_EQ_0b0_352_353_AND__ETC___d1372,
       NOT_rg_f3_09_EQ_0b11_46_47_OR_rg_amo_funct7_17_ETC___d311,
       NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d407,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d461,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d651,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d778,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d840,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d845,
       NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d851,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d649,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d776,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d814,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d820,
       NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d826,
       NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d363,
       NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d386,
       NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d424,
       NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d600,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d322,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d368,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d383,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d436,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d443,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d446,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d467,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d474,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d608,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d614,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d621,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d627,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d633,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d643,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d656,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d783,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d788,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d789,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d795,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d801,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d807,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d813,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d818,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d824,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d830,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d831,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d836,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d837,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d844,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d855,
       NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d859,
       NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149,
       NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165,
       cfg_verbosity_read__9_ULE_1___d40,
       dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d358,
       dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126,
       lrsc_result__h15065,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d1019,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d941,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d949,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d953,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d984,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d988,
       master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d994,
       ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204,
       ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d453,
       req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381,
       rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d630,
       rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d402,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d439,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d464,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d468,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d605,
       rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d624,
       rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d462,
       rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d652,
       rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d779,
       rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d784,
       rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143,
       rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d324,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d371,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d411,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d429,
       rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d432,
       rg_priv_5_ULE_0b1___d86,
       rg_state_9_EQ_13_066_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1068,
       rg_state_9_EQ_3_27_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d331,
       tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132,
       tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d365,
       y__h6194;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     !f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     !f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method req
  assign CAN_FIRE_req = 1'd1 ;
  assign WILL_FIRE_req = EN_req ;

  // value method valid
  assign valid = dw_valid$whas ;

  // value method addr
  assign addr = rg_addr ;

  // value method word64
  always@(MUX_dw_output_ld_val$wset_1__SEL_1 or
	  ld_val__h27899 or
	  MUX_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h30105 or
	  MUX_dw_output_st_amo_val$wset_1__SEL_1 or
	  MUX_dw_output_ld_val$wset_1__VAL_3 or
	  MUX_dw_output_ld_val$wset_1__SEL_4 or rg_ld_val)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_1: word64 = ld_val__h27899;
      MUX_dw_output_ld_val$wset_1__SEL_2: word64 = new_ld_val__h30105;
      MUX_dw_output_st_amo_val$wset_1__SEL_1:
	  word64 = MUX_dw_output_ld_val$wset_1__VAL_3;
      MUX_dw_output_ld_val$wset_1__SEL_4: word64 = rg_ld_val;
      default: word64 = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end

  // value method st_amo_val
  assign st_amo_val =
	     MUX_dw_output_st_amo_val$wset_1__SEL_1 ? 64'd0 : rg_st_amo_val ;

  // value method exc
  assign exc = rg_state == 5'd4 ;

  // value method exc_code
  assign exc_code = rg_exc_code ;

  // action method server_flush_request_put
  assign RDY_server_flush_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_flush_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_flush_request_put = EN_server_flush_request_put ;

  // action method server_flush_response_get
  assign RDY_server_flush_response_get =
	     f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_flush_response_get =
	     f_reset_rsps$D_OUT && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_flush_response_get = EN_server_flush_response_get ;

  // action method tlb_flush
  assign RDY_tlb_flush = 1'd1 ;
  assign CAN_FIRE_tlb_flush = 1'd1 ;
  assign WILL_FIRE_tlb_flush = EN_tlb_flush ;

  // value method mem_master_m_awvalid
  assign mem_master_awvalid = master_xactor_f_wr_addr$EMPTY_N ;

  // value method mem_master_m_awid
  assign mem_master_awid = master_xactor_f_wr_addr$D_OUT[96:93] ;

  // value method mem_master_m_awaddr
  assign mem_master_awaddr = master_xactor_f_wr_addr$D_OUT[92:29] ;

  // value method mem_master_m_awlen
  assign mem_master_awlen = master_xactor_f_wr_addr$D_OUT[28:21] ;

  // value method mem_master_m_awsize
  assign mem_master_awsize = master_xactor_f_wr_addr$D_OUT[20:18] ;

  // value method mem_master_m_awburst
  assign mem_master_awburst = master_xactor_f_wr_addr$D_OUT[17:16] ;

  // value method mem_master_m_awlock
  assign mem_master_awlock = master_xactor_f_wr_addr$D_OUT[15] ;

  // value method mem_master_m_awcache
  assign mem_master_awcache = master_xactor_f_wr_addr$D_OUT[14:11] ;

  // value method mem_master_m_awprot
  assign mem_master_awprot = master_xactor_f_wr_addr$D_OUT[10:8] ;

  // value method mem_master_m_awqos
  assign mem_master_awqos = master_xactor_f_wr_addr$D_OUT[7:4] ;

  // value method mem_master_m_awregion
  assign mem_master_awregion = master_xactor_f_wr_addr$D_OUT[3:0] ;

  // action method mem_master_m_awready
  assign CAN_FIRE_mem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_awready = 1'd1 ;

  // value method mem_master_m_wvalid
  assign mem_master_wvalid = master_xactor_f_wr_data$EMPTY_N ;

  // value method mem_master_m_wdata
  assign mem_master_wdata = master_xactor_f_wr_data$D_OUT[72:9] ;

  // value method mem_master_m_wstrb
  assign mem_master_wstrb = master_xactor_f_wr_data$D_OUT[8:1] ;

  // value method mem_master_m_wlast
  assign mem_master_wlast = master_xactor_f_wr_data$D_OUT[0] ;

  // action method mem_master_m_wready
  assign CAN_FIRE_mem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_wready = 1'd1 ;

  // action method mem_master_m_bvalid
  assign CAN_FIRE_mem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_mem_master_m_bvalid = 1'd1 ;

  // value method mem_master_m_bready
  assign mem_master_bready = master_xactor_f_wr_resp$FULL_N ;

  // value method mem_master_m_arvalid
  assign mem_master_arvalid = master_xactor_f_rd_addr$EMPTY_N ;

  // value method mem_master_m_arid
  assign mem_master_arid = master_xactor_f_rd_addr$D_OUT[96:93] ;

  // value method mem_master_m_araddr
  assign mem_master_araddr = master_xactor_f_rd_addr$D_OUT[92:29] ;

  // value method mem_master_m_arlen
  assign mem_master_arlen = master_xactor_f_rd_addr$D_OUT[28:21] ;

  // value method mem_master_m_arsize
  assign mem_master_arsize = master_xactor_f_rd_addr$D_OUT[20:18] ;

  // value method mem_master_m_arburst
  assign mem_master_arburst = master_xactor_f_rd_addr$D_OUT[17:16] ;

  // value method mem_master_m_arlock
  assign mem_master_arlock = master_xactor_f_rd_addr$D_OUT[15] ;

  // value method mem_master_m_arcache
  assign mem_master_arcache = master_xactor_f_rd_addr$D_OUT[14:11] ;

  // value method mem_master_m_arprot
  assign mem_master_arprot = master_xactor_f_rd_addr$D_OUT[10:8] ;

  // value method mem_master_m_arqos
  assign mem_master_arqos = master_xactor_f_rd_addr$D_OUT[7:4] ;

  // value method mem_master_m_arregion
  assign mem_master_arregion = master_xactor_f_rd_addr$D_OUT[3:0] ;

  // action method mem_master_m_arready
  assign CAN_FIRE_mem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_mem_master_m_arready = 1'd1 ;

  // action method mem_master_m_rvalid
  assign CAN_FIRE_mem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_mem_master_m_rvalid = 1'd1 ;

  // value method mem_master_m_rready
  assign mem_master_rready = master_xactor_f_rd_data$FULL_N ;

  // submodule f_fabric_write_reqs
  FIFO2 #(.width(32'd131), .guarded(32'd1)) f_fabric_write_reqs(.RST(RST_N),
								.CLK(CLK),
								.D_IN(f_fabric_write_reqs$D_IN),
								.ENQ(f_fabric_write_reqs$ENQ),
								.DEQ(f_fabric_write_reqs$DEQ),
								.CLR(f_fabric_write_reqs$CLR),
								.D_OUT(f_fabric_write_reqs$D_OUT),
								.FULL_N(f_fabric_write_reqs$FULL_N),
								.EMPTY_N(f_fabric_write_reqs$EMPTY_N));

  // submodule f_pte_writebacks
  FIFO2 #(.width(32'd128), .guarded(32'd1)) f_pte_writebacks(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(f_pte_writebacks$D_IN),
							     .ENQ(f_pte_writebacks$ENQ),
							     .DEQ(f_pte_writebacks$DEQ),
							     .CLR(f_pte_writebacks$CLR),
							     .D_OUT(f_pte_writebacks$D_OUT),
							     .FULL_N(f_pte_writebacks$FULL_N),
							     .EMPTY_N(f_pte_writebacks$EMPTY_N));

  // submodule f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_reqs(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_reqs$D_IN),
						       .ENQ(f_reset_reqs$ENQ),
						       .DEQ(f_reset_reqs$DEQ),
						       .CLR(f_reset_reqs$CLR),
						       .D_OUT(f_reset_reqs$D_OUT),
						       .FULL_N(f_reset_reqs$FULL_N),
						       .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_rsps(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_rsps$D_IN),
						       .ENQ(f_reset_rsps$ENQ),
						       .DEQ(f_reset_rsps$DEQ),
						       .CLR(f_reset_rsps$CLR),
						       .D_OUT(f_reset_rsps$D_OUT),
						       .FULL_N(f_reset_rsps$FULL_N),
						       .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule master_xactor_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) master_xactor_f_rd_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_rd_addr$D_IN),
						   .ENQ(master_xactor_f_rd_addr$ENQ),
						   .DEQ(master_xactor_f_rd_addr$DEQ),
						   .CLR(master_xactor_f_rd_addr$CLR),
						   .D_OUT(master_xactor_f_rd_addr$D_OUT),
						   .FULL_N(master_xactor_f_rd_addr$FULL_N),
						   .EMPTY_N(master_xactor_f_rd_addr$EMPTY_N));

  // submodule master_xactor_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) master_xactor_f_rd_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_rd_data$D_IN),
						   .ENQ(master_xactor_f_rd_data$ENQ),
						   .DEQ(master_xactor_f_rd_data$DEQ),
						   .CLR(master_xactor_f_rd_data$CLR),
						   .D_OUT(master_xactor_f_rd_data$D_OUT),
						   .FULL_N(master_xactor_f_rd_data$FULL_N),
						   .EMPTY_N(master_xactor_f_rd_data$EMPTY_N));

  // submodule master_xactor_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) master_xactor_f_wr_addr(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_wr_addr$D_IN),
						   .ENQ(master_xactor_f_wr_addr$ENQ),
						   .DEQ(master_xactor_f_wr_addr$DEQ),
						   .CLR(master_xactor_f_wr_addr$CLR),
						   .D_OUT(master_xactor_f_wr_addr$D_OUT),
						   .FULL_N(master_xactor_f_wr_addr$FULL_N),
						   .EMPTY_N(master_xactor_f_wr_addr$EMPTY_N));

  // submodule master_xactor_f_wr_data
  FIFO2 #(.width(32'd73),
	  .guarded(32'd1)) master_xactor_f_wr_data(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(master_xactor_f_wr_data$D_IN),
						   .ENQ(master_xactor_f_wr_data$ENQ),
						   .DEQ(master_xactor_f_wr_data$DEQ),
						   .CLR(master_xactor_f_wr_data$CLR),
						   .D_OUT(master_xactor_f_wr_data$D_OUT),
						   .FULL_N(master_xactor_f_wr_data$FULL_N),
						   .EMPTY_N(master_xactor_f_wr_data$EMPTY_N));

  // submodule master_xactor_f_wr_resp
  FIFO2 #(.width(32'd6), .guarded(32'd1)) master_xactor_f_wr_resp(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(master_xactor_f_wr_resp$D_IN),
								  .ENQ(master_xactor_f_wr_resp$ENQ),
								  .DEQ(master_xactor_f_wr_resp$DEQ),
								  .CLR(master_xactor_f_wr_resp$CLR),
								  .D_OUT(master_xactor_f_wr_resp$D_OUT),
								  .FULL_N(master_xactor_f_wr_resp$FULL_N),
								  .EMPTY_N(master_xactor_f_wr_resp$EMPTY_N));

  // submodule ram_state_and_ctag_cset
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd53),
	  .MEMSIZE(7'd64)) ram_state_and_ctag_cset(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(ram_state_and_ctag_cset$ADDRA),
						   .ADDRB(ram_state_and_ctag_cset$ADDRB),
						   .DIA(ram_state_and_ctag_cset$DIA),
						   .DIB(ram_state_and_ctag_cset$DIB),
						   .WEA(ram_state_and_ctag_cset$WEA),
						   .WEB(ram_state_and_ctag_cset$WEB),
						   .ENA(ram_state_and_ctag_cset$ENA),
						   .ENB(ram_state_and_ctag_cset$ENB),
						   .DOA(),
						   .DOB(ram_state_and_ctag_cset$DOB));

  // submodule ram_word64_set
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(10'd512)) ram_word64_set(.CLKA(CLK),
					    .CLKB(CLK),
					    .ADDRA(ram_word64_set$ADDRA),
					    .ADDRB(ram_word64_set$ADDRB),
					    .DIA(ram_word64_set$DIA),
					    .DIB(ram_word64_set$DIB),
					    .WEA(ram_word64_set$WEA),
					    .WEB(ram_word64_set$WEB),
					    .ENA(ram_word64_set$ENA),
					    .ENB(ram_word64_set$ENB),
					    .DOA(),
					    .DOB(ram_word64_set$DOB));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_uart0_addr_base(),
		    .m_uart0_addr_size(),
		    .m_uart0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_mem0_controller_addr_base(),
		    .m_mem0_controller_addr_size(),
		    .m_mem0_controller_addr_lim(),
		    .m_tcm_addr_base(),
		    .m_tcm_addr_size(),
		    .m_tcm_addr_lim(),
		    .m_is_mem_addr(soc_map$m_is_mem_addr),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule tlb
  mkTLB #(.dmem_not_imem(dmem_not_imem)) tlb(.CLK(CLK),
					     .RST_N(RST_N),
					     .insert_asid(tlb$insert_asid),
					     .insert_level(tlb$insert_level),
					     .insert_pte(tlb$insert_pte),
					     .insert_pte_pa(tlb$insert_pte_pa),
					     .insert_vpn(tlb$insert_vpn),
					     .lookup_asid(tlb$lookup_asid),
					     .lookup_vpn(tlb$lookup_vpn),
					     .EN_flush(tlb$EN_flush),
					     .EN_insert(tlb$EN_insert),
					     .RDY_flush(),
					     .lookup(tlb$lookup),
					     .RDY_lookup(tlb$RDY_lookup),
					     .RDY_insert(tlb$RDY_insert));

  // rule RL_rl_fabric_send_write_req
  assign CAN_FIRE_RL_rl_fabric_send_write_req =
	     f_fabric_write_reqs$EMPTY_N && master_xactor_f_wr_addr$FULL_N &&
	     master_xactor_f_wr_data$FULL_N ;
  assign WILL_FIRE_RL_rl_fabric_send_write_req =
	     CAN_FIRE_RL_rl_fabric_send_write_req ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset =
	     (rg_cset_in_cache != 6'd63 ||
	      f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N) &&
	     rg_state == 5'd1 ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // rule RL_rl_shift_sb_to_load_delay
  assign CAN_FIRE_RL_rl_shift_sb_to_load_delay = 1'd1 ;
  assign WILL_FIRE_RL_rl_shift_sb_to_load_delay = 1'd1 ;

  // rule RL_rl_probe_and_immed_rsp
  assign CAN_FIRE_RL_rl_probe_and_immed_rsp =
	     (cfg_verbosity_read__9_ULE_1___d40 || tlb$RDY_lookup) &&
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$RDY_lookup) &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d324 &&
	     rg_state_9_EQ_3_27_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d331 ;
  assign WILL_FIRE_RL_rl_probe_and_immed_rsp =
	     CAN_FIRE_RL_rl_probe_and_immed_rsp &&
	     !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_start_tlb_refill
  assign CAN_FIRE_RL_rl_start_tlb_refill =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd5 &&
	     b__h21713 == 4'd0 ;
  assign WILL_FIRE_RL_rl_start_tlb_refill =
	     CAN_FIRE_RL_rl_start_tlb_refill && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_2
  assign CAN_FIRE_RL_rl_ptw_level_2 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d899 &&
	     rg_state == 5'd6 ;
  assign WILL_FIRE_RL_rl_ptw_level_2 =
	     CAN_FIRE_RL_rl_ptw_level_2 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_1
  assign CAN_FIRE_RL_rl_ptw_level_1 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d962 &&
	     rg_state == 5'd7 ;
  assign WILL_FIRE_RL_rl_ptw_level_1 =
	     CAN_FIRE_RL_rl_ptw_level_1 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_ptw_level_0
  assign CAN_FIRE_RL_rl_ptw_level_0 =
	     master_xactor_f_rd_data$EMPTY_N &&
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      !master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      tlb$RDY_insert) &&
	     rg_state == 5'd8 ;
  assign WILL_FIRE_RL_rl_ptw_level_0 =
	     CAN_FIRE_RL_rl_ptw_level_0 && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_start_cache_refill
  assign CAN_FIRE_RL_rl_start_cache_refill =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd9 &&
	     b__h21713 == 4'd0 ;
  assign WILL_FIRE_RL_rl_start_cache_refill =
	     CAN_FIRE_RL_rl_start_cache_refill &&
	     !WILL_FIRE_RL_rl_start_reset &&
	     !EN_req ;

  // rule RL_rl_cache_refill_rsps_loop
  assign CAN_FIRE_RL_rl_cache_refill_rsps_loop =
	     master_xactor_f_rd_data$EMPTY_N && rg_state == 5'd10 ;
  assign WILL_FIRE_RL_rl_cache_refill_rsps_loop =
	     CAN_FIRE_RL_rl_cache_refill_rsps_loop &&
	     !WILL_FIRE_RL_rl_start_reset &&
	     !EN_req ;

  // rule RL_rl_rereq
  assign CAN_FIRE_RL_rl_rereq = rg_state == 5'd11 ;
  assign WILL_FIRE_RL_rl_rereq =
	     CAN_FIRE_RL_rl_rereq && !WILL_FIRE_RL_rl_start_reset && !EN_req ;

  // rule RL_rl_ST_AMO_response
  assign CAN_FIRE_RL_rl_ST_AMO_response = rg_state == 5'd12 ;
  assign WILL_FIRE_RL_rl_ST_AMO_response = CAN_FIRE_RL_rl_ST_AMO_response ;

  // rule RL_rl_io_read_req
  assign CAN_FIRE_RL_rl_io_read_req =
	     master_xactor_f_rd_addr$FULL_N &&
	     rg_state_9_EQ_13_066_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1068 ;
  assign WILL_FIRE_RL_rl_io_read_req =
	     CAN_FIRE_RL_rl_io_read_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_read_rsp
  assign CAN_FIRE_RL_rl_io_read_rsp =
	     master_xactor_f_rd_data$EMPTY_N && rg_state == 5'd14 ;
  assign WILL_FIRE_RL_rl_io_read_rsp =
	     CAN_FIRE_RL_rl_io_read_rsp && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_maintain_io_read_rsp
  assign CAN_FIRE_RL_rl_maintain_io_read_rsp = rg_state == 5'd15 ;
  assign WILL_FIRE_RL_rl_maintain_io_read_rsp =
	     CAN_FIRE_RL_rl_maintain_io_read_rsp ;

  // rule RL_rl_io_write_req
  assign CAN_FIRE_RL_rl_io_write_req =
	     f_fabric_write_reqs$FULL_N && rg_state == 5'd13 &&
	     rg_op == 2'd1 ;
  assign WILL_FIRE_RL_rl_io_write_req =
	     CAN_FIRE_RL_rl_io_write_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_AMO_SC_req
  assign CAN_FIRE_RL_rl_io_AMO_SC_req =
	     rg_state == 5'd13 && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 ;
  assign WILL_FIRE_RL_rl_io_AMO_SC_req =
	     CAN_FIRE_RL_rl_io_AMO_SC_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_io_AMO_op_req
  assign CAN_FIRE_RL_rl_io_AMO_op_req =
	     master_xactor_f_rd_addr$FULL_N && rg_state == 5'd13 &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] != 5'b00010 &&
	     rg_amo_funct7[6:2] != 5'b00011 ;
  assign WILL_FIRE_RL_rl_io_AMO_op_req =
	     CAN_FIRE_RL_rl_io_AMO_op_req && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_writeback_updated_PTE
  assign CAN_FIRE_RL_rl_writeback_updated_PTE =
	     f_pte_writebacks$EMPTY_N && f_fabric_write_reqs$FULL_N ;
  assign WILL_FIRE_RL_rl_writeback_updated_PTE =
	     CAN_FIRE_RL_rl_writeback_updated_PTE &&
	     !WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     !WILL_FIRE_RL_rl_io_write_req &&
	     !WILL_FIRE_RL_rl_probe_and_immed_rsp ;

  // rule RL_rl_io_AMO_read_rsp
  assign CAN_FIRE_RL_rl_io_AMO_read_rsp =
	     master_xactor_f_rd_data$EMPTY_N &&
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      f_fabric_write_reqs$FULL_N) &&
	     rg_state == 5'd16 ;
  assign WILL_FIRE_RL_rl_io_AMO_read_rsp =
	     CAN_FIRE_RL_rl_io_AMO_read_rsp && !WILL_FIRE_RL_rl_start_reset ;

  // rule RL_rl_discard_write_rsp
  assign CAN_FIRE_RL_rl_discard_write_rsp =
	     b__h21713 != 4'd0 && master_xactor_f_wr_resp$EMPTY_N ;
  assign WILL_FIRE_RL_rl_discard_write_rsp =
	     CAN_FIRE_RL_rl_discard_write_rsp ;

  // rule RL_rl_drive_exception_rsp
  assign CAN_FIRE_RL_rl_drive_exception_rsp = rg_state == 5'd4 ;
  assign WILL_FIRE_RL_rl_drive_exception_rsp = rg_state == 5'd4 ;

  // rule RL_rl_start_reset
  assign CAN_FIRE_RL_rl_start_reset =
	     f_reset_reqs$EMPTY_N && rg_state != 5'd1 ;
  assign WILL_FIRE_RL_rl_start_reset = CAN_FIRE_RL_rl_start_reset ;

  // inputs to muxes for submodule ports
  assign MUX_dw_output_ld_val$wset_1__SEL_1 =
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_dw_output_ld_val$wset_1__SEL_2 =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_dw_output_ld_val$wset_1__SEL_4 =
	     WILL_FIRE_RL_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_rl_ST_AMO_response ;
  assign MUX_dw_output_st_amo_val$wset_1__SEL_1 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d474 ;
  assign MUX_f_fabric_write_reqs$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d789 ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ;
  assign MUX_master_xactor_f_rd_addr$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_io_AMO_op_req || WILL_FIRE_RL_rl_io_read_req ;
  assign MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 =
	     EN_req &&
	     req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381 ;
  assign MUX_ram_word64_set$a_put_1__SEL_1 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ;
  assign MUX_ram_word64_set$b_put_1__SEL_2 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ;
  assign MUX_rg_error_during_refill$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_1 =
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_351_EQ_0b0_352_353_AND__ETC___d1372 ;
  assign MUX_rg_exc_code$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign MUX_rg_exc_code$write_1__SEL_5 =
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      master_xactor_f_rd_data$D_OUT[2:1] != 2'b0) ;
  assign MUX_rg_exc_code$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d968 ;
  assign MUX_rg_exc_code$write_1__SEL_7 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d906 ;
  assign MUX_rg_exc_code$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ;
  assign MUX_rg_ld_val$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d643 ;
  assign MUX_rg_lrsc_valid$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d467 ;
  assign MUX_rg_state$write_1__SEL_11 =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] == 3'd7 ;
  assign MUX_rg_state$write_1__SEL_17 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d411 ;
  assign MUX_rg_state$write_1__SEL_18 =
	     WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 ;
  assign MUX_tlb$insert_1__SEL_1 =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 ;
  assign MUX_tlb$insert_1__SEL_2 =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d949 ;
  assign MUX_tlb$insert_1__SEL_3 =
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d984 ;
  assign MUX_tlb$insert_1__SEL_4 =
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) ;
  assign MUX_dw_output_ld_val$wset_1__VAL_3 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       new_value__h7395 :
	       new_value__h17423 ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_1 = { rg_f3, rg_pa, x__h30134 } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_2 =
	     { rg_f3,
	       x1_avValue_pa__h5906,
	       IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d790 } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_3 =
	     { 3'b011, f_pte_writebacks$D_OUT } ;
  assign MUX_f_fabric_write_reqs$enq_1__VAL_4 =
	     { rg_f3, rg_pa, rg_st_amo_val } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_1 =
	     { 4'd0, lev_1_pte_pa_w64_fa__h22711, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_2 =
	     { 4'd0, lev_0_pte_pa_w64_fa__h23744, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_3 =
	     { 4'd0, rg_pa, 8'd0, value__h29691, 18'd65536 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_4 =
	     { 4'd0, lev_2_pte_pa_w64_fa__h21814, 29'd851968 } ;
  assign MUX_master_xactor_f_rd_addr$enq_1__VAL_5 =
	     { 4'd0, cline_fabric_addr__h24914, 29'd15532032 } ;
  assign MUX_ram_state_and_ctag_cset$a_put_3__VAL_1 = { 1'd1, rg_pa[63:12] } ;
  assign MUX_ram_word64_set$a_put_3__VAL_2 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 :
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 ;
  assign MUX_ram_word64_set$b_put_2__VAL_2 = rg_word64_set_in_cache + 9'd1 ;
  assign MUX_ram_word64_set$b_put_2__VAL_4 = { rg_addr[11:6], 3'd0 } ;
  assign MUX_rg_cset_in_cache$write_1__VAL_1 = rg_cset_in_cache + 6'd1 ;
  assign MUX_rg_exc_code$write_1__VAL_1 = (req_op == 2'd0) ? 4'd4 : 4'd6 ;
  assign MUX_rg_exc_code$write_1__VAL_5 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       exc_code___1__h6268 :
	       access_exc_code__h2578 ;
  assign MUX_rg_ld_val$write_1__VAL_2 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       x__h15075 :
	       IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     NOT_req_f3_BITS_1_TO_0_351_EQ_0b0_352_353_AND__ETC___d1372 ?
	       5'd4 :
	       5'd3 ;
  assign MUX_rg_state$write_1__VAL_4 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ? 5'd15 : 5'd4 ;
  assign MUX_rg_state$write_1__VAL_11 =
	     (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	      rg_error_during_refill) ?
	       5'd4 :
	       5'd11 ;
  assign MUX_rg_state$write_1__VAL_13 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5] ||
		 !master_xactor_f_rd_data$D_OUT[6] &&
		 !master_xactor_f_rd_data$D_OUT[4]) ?
		  5'd4 :
		  5'd11) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_14 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5]) ?
		  5'd4 :
		  ((!master_xactor_f_rd_data$D_OUT[6] &&
		    !master_xactor_f_rd_data$D_OUT[4]) ?
		     5'd8 :
		     ((master_xactor_f_rd_data$D_OUT[21:13] == 9'd0) ?
			5'd11 :
			5'd4))) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_15 =
	     (master_xactor_f_rd_data$D_OUT[2:1] == 2'b0) ?
	       ((!master_xactor_f_rd_data$D_OUT[3] ||
		 !master_xactor_f_rd_data$D_OUT[4] &&
		 master_xactor_f_rd_data$D_OUT[5]) ?
		  5'd4 :
		  ((!master_xactor_f_rd_data$D_OUT[6] &&
		    !master_xactor_f_rd_data$D_OUT[4]) ?
		     5'd7 :
		     ((master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
		       master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) ?
			5'd4 :
			5'd11))) :
	       5'd4 ;
  assign MUX_rg_state$write_1__VAL_17 =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	      !tlb$lookup[130]) ?
	       5'd5 :
	       IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d416 ;

  // inlined wires
  assign dw_valid$whas =
	     (WILL_FIRE_RL_rl_io_read_rsp ||
	      WILL_FIRE_RL_rl_io_AMO_read_rsp) &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d474 ||
	     WILL_FIRE_RL_rl_drive_exception_rsp ||
	     WILL_FIRE_RL_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_rl_ST_AMO_response ;
  assign ctr_wr_rsps_pending_crg$port0__write_1 =
	     ctr_wr_rsps_pending_crg + 4'd1 ;
  assign ctr_wr_rsps_pending_crg$port1__write_1 = b__h21713 - 4'd1 ;
  assign ctr_wr_rsps_pending_crg$port2__read =
	     CAN_FIRE_RL_rl_discard_write_rsp ?
	       ctr_wr_rsps_pending_crg$port1__write_1 :
	       b__h21713 ;
  assign ctr_wr_rsps_pending_crg$EN_port2__write =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;
  assign ctr_wr_rsps_pending_crg$port3__read =
	     ctr_wr_rsps_pending_crg$EN_port2__write ?
	       4'd0 :
	       ctr_wr_rsps_pending_crg$port2__read ;
  assign crg_sb_to_load_delay$port0__write_1 =
	     { 1'd0, crg_sb_to_load_delay[10:1] } ;
  assign crg_sb_to_load_delay$EN_port1__write =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d783 ;
  assign crg_sb_to_load_delay$port2__read =
	     crg_sb_to_load_delay$EN_port1__write ?
	       11'd2047 :
	       crg_sb_to_load_delay$port0__write_1 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity ;

  // register crg_sb_to_load_delay
  assign crg_sb_to_load_delay$D_IN = crg_sb_to_load_delay$port2__read ;
  assign crg_sb_to_load_delay$EN = 1'b1 ;

  // register ctr_wr_rsps_pending_crg
  assign ctr_wr_rsps_pending_crg$D_IN = ctr_wr_rsps_pending_crg$port3__read ;
  assign ctr_wr_rsps_pending_crg$EN = 1'b1 ;

  // register rg_addr
  assign rg_addr$D_IN = req_addr ;
  assign rg_addr$EN = EN_req ;

  // register rg_amo_funct7
  assign rg_amo_funct7$D_IN = req_amo_funct7 ;
  assign rg_amo_funct7$EN = EN_req ;

  // register rg_cset_in_cache
  assign rg_cset_in_cache$D_IN =
	     WILL_FIRE_RL_rl_reset ?
	       MUX_rg_cset_in_cache$write_1__VAL_1 :
	       6'd0 ;
  assign rg_cset_in_cache$EN =
	     WILL_FIRE_RL_rl_reset || WILL_FIRE_RL_rl_start_reset ;

  // register rg_error_during_refill
  assign rg_error_during_refill$D_IN =
	     MUX_rg_error_during_refill$write_1__SEL_1 ;
  assign rg_error_during_refill$EN =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // register rg_exc_code
  always@(MUX_rg_exc_code$write_1__SEL_1 or
	  MUX_rg_exc_code$write_1__VAL_1 or
	  MUX_rg_exc_code$write_1__SEL_2 or
	  MUX_rg_exc_code$write_1__SEL_3 or
	  MUX_rg_error_during_refill$write_1__SEL_1 or
	  access_exc_code__h2578 or
	  MUX_rg_exc_code$write_1__SEL_5 or
	  MUX_rg_exc_code$write_1__VAL_5 or
	  MUX_rg_exc_code$write_1__SEL_6 or
	  MUX_rg_exc_code$write_1__SEL_7 or
	  MUX_rg_exc_code$write_1__SEL_8 or x1_avValue_exc_code__h5907)
  case (1'b1)
    MUX_rg_exc_code$write_1__SEL_1:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_1;
    MUX_rg_exc_code$write_1__SEL_2: rg_exc_code$D_IN = 4'd7;
    MUX_rg_exc_code$write_1__SEL_3: rg_exc_code$D_IN = 4'd5;
    MUX_rg_error_during_refill$write_1__SEL_1:
	rg_exc_code$D_IN = access_exc_code__h2578;
    MUX_rg_exc_code$write_1__SEL_5:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_6:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_7:
	rg_exc_code$D_IN = MUX_rg_exc_code$write_1__VAL_5;
    MUX_rg_exc_code$write_1__SEL_8:
	rg_exc_code$D_IN = x1_avValue_exc_code__h5907;
    default: rg_exc_code$D_IN = 4'b1010 /* unspecified value */ ;
  endcase
  assign rg_exc_code$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_io_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_351_EQ_0b0_352_353_AND__ETC___d1372 ||
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d906 ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d968 ||
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5] ||
	      !master_xactor_f_rd_data$D_OUT[6] &&
	      !master_xactor_f_rd_data$D_OUT[4] ||
	      master_xactor_f_rd_data$D_OUT[2:1] != 2'b0) ;

  // register rg_f3
  assign rg_f3$D_IN = req_f3 ;
  assign rg_f3$EN = EN_req ;

  // register rg_ld_val
  always@(MUX_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h30105 or
	  MUX_rg_ld_val$write_1__SEL_2 or
	  MUX_rg_ld_val$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_io_read_rsp or
	  ld_val__h27899 or WILL_FIRE_RL_rl_io_AMO_SC_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_2: rg_ld_val$D_IN = new_ld_val__h30105;
      MUX_rg_ld_val$write_1__SEL_2:
	  rg_ld_val$D_IN = MUX_rg_ld_val$write_1__VAL_2;
      WILL_FIRE_RL_rl_io_read_rsp: rg_ld_val$D_IN = ld_val__h27899;
      WILL_FIRE_RL_rl_io_AMO_SC_req: rg_ld_val$D_IN = 64'd1;
      default: rg_ld_val$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_ld_val$EN =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d643 ||
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_io_AMO_SC_req ;

  // register rg_lower_word32
  assign rg_lower_word32$D_IN = 32'h0 ;
  assign rg_lower_word32$EN = 1'b0 ;

  // register rg_lower_word32_full
  assign rg_lower_word32_full$D_IN = 1'd0 ;
  assign rg_lower_word32_full$EN =
	     WILL_FIRE_RL_rl_start_cache_refill ||
	     WILL_FIRE_RL_rl_start_reset ;

  // register rg_lrsc_pa
  assign rg_lrsc_pa$D_IN = x1_avValue_pa__h5906 ;
  assign rg_lrsc_pa$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d614 ;

  // register rg_lrsc_valid
  assign rg_lrsc_valid$D_IN =
	     MUX_rg_lrsc_valid$write_1__SEL_2 &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d468 ;
  assign rg_lrsc_valid$EN =
	     WILL_FIRE_RL_rl_io_read_req && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d467 ||
	     WILL_FIRE_RL_rl_start_reset ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN = req_mstatus_MXR ;
  assign rg_mstatus_MXR$EN = EN_req ;

  // register rg_op
  assign rg_op$D_IN = req_op ;
  assign rg_op$EN = EN_req ;

  // register rg_pa
  assign rg_pa$D_IN = EN_req ? req_addr : x1_avValue_pa__h5906 ;
  assign rg_pa$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d436 ||
	     EN_req ;

  // register rg_priv
  assign rg_priv$D_IN = req_priv ;
  assign rg_priv$EN = EN_req ;

  // register rg_pte_pa
  always@(MUX_master_xactor_f_rd_addr$enq_1__SEL_1 or
	  lev_1_pte_pa__h22709 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_2 or
	  lev_0_pte_pa__h23742 or
	  WILL_FIRE_RL_rl_start_tlb_refill or lev_2_pte_pa__h21812)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_master_xactor_f_rd_addr$enq_1__SEL_1:
	  rg_pte_pa$D_IN = lev_1_pte_pa__h22709;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_2:
	  rg_pte_pa$D_IN = lev_0_pte_pa__h23742;
      WILL_FIRE_RL_rl_start_tlb_refill: rg_pte_pa$D_IN = lev_2_pte_pa__h21812;
      default: rg_pte_pa$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_pte_pa$EN =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_start_tlb_refill ;

  // register rg_satp
  assign rg_satp$D_IN = req_satp ;
  assign rg_satp$EN = EN_req ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN = req_sstatus_SUM ;
  assign rg_sstatus_SUM$EN = EN_req ;

  // register rg_st_amo_val
  assign rg_st_amo_val$D_IN = EN_req ? req_st_value : new_st_val__h18553 ;
  assign rg_st_amo_val$EN =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d859 ||
	     EN_req ;

  // register rg_state
  always@(EN_tlb_flush or
	  EN_req or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_start_reset or
	  WILL_FIRE_RL_rl_io_AMO_read_rsp or
	  MUX_rg_state$write_1__VAL_4 or
	  WILL_FIRE_RL_rl_io_AMO_op_req or
	  WILL_FIRE_RL_rl_io_AMO_SC_req or
	  WILL_FIRE_RL_rl_io_write_req or
	  WILL_FIRE_RL_rl_io_read_rsp or
	  WILL_FIRE_RL_rl_io_read_req or
	  WILL_FIRE_RL_rl_rereq or
	  MUX_rg_state$write_1__SEL_11 or
	  MUX_rg_state$write_1__VAL_11 or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  WILL_FIRE_RL_rl_ptw_level_0 or
	  MUX_rg_state$write_1__VAL_13 or
	  WILL_FIRE_RL_rl_ptw_level_1 or
	  MUX_rg_state$write_1__VAL_14 or
	  WILL_FIRE_RL_rl_ptw_level_2 or
	  MUX_rg_state$write_1__VAL_15 or
	  WILL_FIRE_RL_rl_start_tlb_refill or
	  MUX_rg_state$write_1__SEL_17 or
	  MUX_rg_state$write_1__VAL_17 or MUX_rg_state$write_1__SEL_18)
  case (1'b1)
    EN_tlb_flush: rg_state$D_IN = 5'd2;
    EN_req: rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
    WILL_FIRE_RL_rl_start_reset: rg_state$D_IN = 5'd1;
    WILL_FIRE_RL_rl_io_AMO_read_rsp:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_rl_io_AMO_op_req: rg_state$D_IN = 5'd16;
    WILL_FIRE_RL_rl_io_AMO_SC_req || WILL_FIRE_RL_rl_io_write_req:
	rg_state$D_IN = 5'd12;
    WILL_FIRE_RL_rl_io_read_rsp: rg_state$D_IN = MUX_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_rl_io_read_req: rg_state$D_IN = 5'd14;
    WILL_FIRE_RL_rl_rereq: rg_state$D_IN = 5'd3;
    MUX_rg_state$write_1__SEL_11:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_11;
    WILL_FIRE_RL_rl_start_cache_refill: rg_state$D_IN = 5'd10;
    WILL_FIRE_RL_rl_ptw_level_0: rg_state$D_IN = MUX_rg_state$write_1__VAL_13;
    WILL_FIRE_RL_rl_ptw_level_1: rg_state$D_IN = MUX_rg_state$write_1__VAL_14;
    WILL_FIRE_RL_rl_ptw_level_2: rg_state$D_IN = MUX_rg_state$write_1__VAL_15;
    WILL_FIRE_RL_rl_start_tlb_refill: rg_state$D_IN = 5'd6;
    MUX_rg_state$write_1__SEL_17:
	rg_state$D_IN = MUX_rg_state$write_1__VAL_17;
    MUX_rg_state$write_1__SEL_18: rg_state$D_IN = 5'd2;
    default: rg_state$D_IN = 5'b01010 /* unspecified value */ ;
  endcase
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] == 3'd7 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d411 ||
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_rl_ptw_level_2 ||
	     WILL_FIRE_RL_rl_ptw_level_1 ||
	     WILL_FIRE_RL_rl_ptw_level_0 ||
	     EN_req ||
	     WILL_FIRE_RL_rl_start_reset ||
	     EN_tlb_flush ||
	     WILL_FIRE_RL_rl_rereq ||
	     WILL_FIRE_RL_rl_start_tlb_refill ||
	     WILL_FIRE_RL_rl_start_cache_refill ||
	     WILL_FIRE_RL_rl_io_AMO_SC_req ||
	     WILL_FIRE_RL_rl_io_write_req ||
	     WILL_FIRE_RL_rl_io_read_req ||
	     WILL_FIRE_RL_rl_io_AMO_op_req ;

  // register rg_word64_set_in_cache
  assign rg_word64_set_in_cache$D_IN =
	     MUX_ram_word64_set$b_put_1__SEL_2 ?
	       MUX_ram_word64_set$b_put_2__VAL_2 :
	       MUX_ram_word64_set$b_put_2__VAL_4 ;
  assign rg_word64_set_in_cache$EN =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // submodule f_fabric_write_reqs
  always@(MUX_dw_output_ld_val$wset_1__SEL_2 or
	  MUX_f_fabric_write_reqs$enq_1__VAL_1 or
	  MUX_f_fabric_write_reqs$enq_1__SEL_2 or
	  MUX_f_fabric_write_reqs$enq_1__VAL_2 or
	  WILL_FIRE_RL_rl_writeback_updated_PTE or
	  MUX_f_fabric_write_reqs$enq_1__VAL_3 or
	  WILL_FIRE_RL_rl_io_write_req or
	  MUX_f_fabric_write_reqs$enq_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dw_output_ld_val$wset_1__SEL_2:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_1;
      MUX_f_fabric_write_reqs$enq_1__SEL_2:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_2;
      WILL_FIRE_RL_rl_writeback_updated_PTE:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_3;
      WILL_FIRE_RL_rl_io_write_req:
	  f_fabric_write_reqs$D_IN = MUX_f_fabric_write_reqs$enq_1__VAL_4;
      default: f_fabric_write_reqs$D_IN =
		   131'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_fabric_write_reqs$ENQ =
	     WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d789 ||
	     WILL_FIRE_RL_rl_writeback_updated_PTE ||
	     WILL_FIRE_RL_rl_io_write_req ;
  assign f_fabric_write_reqs$DEQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign f_fabric_write_reqs$CLR = 1'b0 ;

  // submodule f_pte_writebacks
  assign f_pte_writebacks$D_IN = { tlb$lookup[63:0], value__h6693 } ;
  assign f_pte_writebacks$ENQ = MUX_tlb$insert_1__SEL_1 ;
  assign f_pte_writebacks$DEQ = WILL_FIRE_RL_rl_writeback_updated_PTE ;
  assign f_pte_writebacks$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$D_IN = !EN_server_reset_request_put ;
  assign f_reset_reqs$ENQ =
	     EN_server_reset_request_put || EN_server_flush_request_put ;
  assign f_reset_reqs$DEQ = MUX_rg_state$write_1__SEL_18 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$D_IN = f_reset_reqs$D_OUT ;
  assign f_reset_rsps$ENQ = MUX_rg_state$write_1__SEL_18 ;
  assign f_reset_rsps$DEQ =
	     EN_server_reset_response_get || EN_server_flush_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule master_xactor_f_rd_addr
  always@(MUX_master_xactor_f_rd_addr$enq_1__SEL_1 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_1 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_2 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_2 or
	  MUX_master_xactor_f_rd_addr$enq_1__SEL_3 or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_3 or
	  WILL_FIRE_RL_rl_start_tlb_refill or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_4 or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  MUX_master_xactor_f_rd_addr$enq_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_master_xactor_f_rd_addr$enq_1__SEL_1:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_1;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_2:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_2;
      MUX_master_xactor_f_rd_addr$enq_1__SEL_3:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_3;
      WILL_FIRE_RL_rl_start_tlb_refill:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_4;
      WILL_FIRE_RL_rl_start_cache_refill:
	  master_xactor_f_rd_addr$D_IN =
	      MUX_master_xactor_f_rd_addr$enq_1__VAL_5;
      default: master_xactor_f_rd_addr$D_IN =
		   97'h0AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign master_xactor_f_rd_addr$ENQ =
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] ||
	     WILL_FIRE_RL_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_rl_io_read_req ||
	     WILL_FIRE_RL_rl_start_tlb_refill ||
	     WILL_FIRE_RL_rl_start_cache_refill ;
  assign master_xactor_f_rd_addr$DEQ =
	     master_xactor_f_rd_addr$EMPTY_N && mem_master_arready ;
  assign master_xactor_f_rd_addr$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_rd_data
  assign master_xactor_f_rd_data$D_IN =
	     { mem_master_rid,
	       mem_master_rdata,
	       mem_master_rresp,
	       mem_master_rlast } ;
  assign master_xactor_f_rd_data$ENQ =
	     mem_master_rvalid && master_xactor_f_rd_data$FULL_N ;
  assign master_xactor_f_rd_data$DEQ =
	     WILL_FIRE_RL_rl_io_read_rsp ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop ||
	     WILL_FIRE_RL_rl_ptw_level_0 ||
	     WILL_FIRE_RL_rl_ptw_level_1 ||
	     WILL_FIRE_RL_rl_ptw_level_2 ||
	     WILL_FIRE_RL_rl_io_AMO_read_rsp ;
  assign master_xactor_f_rd_data$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_addr
  assign master_xactor_f_wr_addr$D_IN =
	     { 4'd0,
	       f_fabric_write_reqs$D_OUT[127:64],
	       8'd0,
	       x__h2842,
	       18'd65536 } ;
  assign master_xactor_f_wr_addr$ENQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign master_xactor_f_wr_addr$DEQ =
	     master_xactor_f_wr_addr$EMPTY_N && mem_master_awready ;
  assign master_xactor_f_wr_addr$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_data
  assign master_xactor_f_wr_data$D_IN =
	     { mem_req_wr_data_wdata__h3021,
	       mem_req_wr_data_wstrb__h3022,
	       1'd1 } ;
  assign master_xactor_f_wr_data$ENQ = CAN_FIRE_RL_rl_fabric_send_write_req ;
  assign master_xactor_f_wr_data$DEQ =
	     master_xactor_f_wr_data$EMPTY_N && mem_master_wready ;
  assign master_xactor_f_wr_data$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule master_xactor_f_wr_resp
  assign master_xactor_f_wr_resp$D_IN = { mem_master_bid, mem_master_bresp } ;
  assign master_xactor_f_wr_resp$ENQ =
	     mem_master_bvalid && master_xactor_f_wr_resp$FULL_N ;
  assign master_xactor_f_wr_resp$DEQ = CAN_FIRE_RL_rl_discard_write_rsp ;
  assign master_xactor_f_wr_resp$CLR =
	     WILL_FIRE_RL_rl_start_reset && !f_reset_reqs$D_OUT ;

  // submodule ram_state_and_ctag_cset
  assign ram_state_and_ctag_cset$ADDRA =
	     WILL_FIRE_RL_rl_start_cache_refill ?
	       rg_addr[11:6] :
	       rg_cset_in_cache ;
  assign ram_state_and_ctag_cset$ADDRB =
	     MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       req_addr[11:6] :
	       rg_addr[11:6] ;
  assign ram_state_and_ctag_cset$DIA =
	     WILL_FIRE_RL_rl_start_cache_refill ?
	       MUX_ram_state_and_ctag_cset$a_put_3__VAL_1 :
	       53'h0AAAAAAAAAAAAA ;
  assign ram_state_and_ctag_cset$DIB =
	     MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       53'h0AAAAAAAAAAAAA /* unspecified value */  :
	       53'h0AAAAAAAAAAAAA /* unspecified value */  ;
  assign ram_state_and_ctag_cset$WEA = 1'd1 ;
  assign ram_state_and_ctag_cset$WEB = 1'd0 ;
  assign ram_state_and_ctag_cset$ENA =
	     WILL_FIRE_RL_rl_start_cache_refill || WILL_FIRE_RL_rl_reset ;
  assign ram_state_and_ctag_cset$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381 ||
	     WILL_FIRE_RL_rl_rereq ;

  // submodule ram_word64_set
  assign ram_word64_set$ADDRA =
	     MUX_ram_word64_set$a_put_1__SEL_1 ?
	       rg_word64_set_in_cache :
	       rg_addr[11:3] ;
  always@(MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  req_addr or
	  MUX_ram_word64_set$b_put_1__SEL_2 or
	  MUX_ram_word64_set$b_put_2__VAL_2 or
	  WILL_FIRE_RL_rl_rereq or
	  rg_addr or
	  WILL_FIRE_RL_rl_start_cache_refill or
	  MUX_ram_word64_set$b_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  ram_word64_set$ADDRB = req_addr[11:3];
      MUX_ram_word64_set$b_put_1__SEL_2:
	  ram_word64_set$ADDRB = MUX_ram_word64_set$b_put_2__VAL_2;
      WILL_FIRE_RL_rl_rereq: ram_word64_set$ADDRB = rg_addr[11:3];
      WILL_FIRE_RL_rl_start_cache_refill:
	  ram_word64_set$ADDRB = MUX_ram_word64_set$b_put_2__VAL_4;
      default: ram_word64_set$ADDRB = 9'b010101010 /* unspecified value */ ;
    endcase
  end
  assign ram_word64_set$DIA =
	     MUX_ram_word64_set$a_put_1__SEL_1 ?
	       master_xactor_f_rd_data$D_OUT[66:3] :
	       MUX_ram_word64_set$a_put_3__VAL_2 ;
  always@(MUX_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  MUX_ram_word64_set$b_put_1__SEL_2 or
	  WILL_FIRE_RL_rl_rereq or WILL_FIRE_RL_rl_start_cache_refill)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      MUX_ram_word64_set$b_put_1__SEL_2:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_rl_rereq:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_rl_start_cache_refill:
	  ram_word64_set$DIB = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ram_word64_set$DIB =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ram_word64_set$WEA = 1'd1 ;
  assign ram_word64_set$WEB = 1'd0 ;
  assign ram_word64_set$ENA =
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 ||
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d656 ;
  assign ram_word64_set$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381 ||
	     WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	     rg_word64_set_in_cache[2:0] != 3'd7 ||
	     WILL_FIRE_RL_rl_rereq ||
	     WILL_FIRE_RL_rl_start_cache_refill ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = x1_avValue_pa__h5906 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule tlb
  assign tlb$insert_asid = rg_satp[59:44] ;
  always@(MUX_tlb$insert_1__SEL_1 or
	  tlb$lookup or
	  MUX_tlb$insert_1__SEL_2 or
	  MUX_tlb$insert_1__SEL_3 or MUX_tlb$insert_1__SEL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_tlb$insert_1__SEL_1: tlb$insert_level = tlb$lookup[65:64];
      MUX_tlb$insert_1__SEL_2: tlb$insert_level = 2'd2;
      MUX_tlb$insert_1__SEL_3: tlb$insert_level = 2'd1;
      MUX_tlb$insert_1__SEL_4: tlb$insert_level = 2'd0;
      default: tlb$insert_level = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign tlb$insert_pte =
	     (MUX_tlb$insert_1__SEL_2 || MUX_tlb$insert_1__SEL_3 ||
	      MUX_tlb$insert_1__SEL_4) ?
	       master_xactor_f_rd_data$D_OUT[66:3] :
	       value__h6693 ;
  assign tlb$insert_pte_pa =
	     MUX_tlb$insert_1__SEL_1 ? tlb$lookup[63:0] : rg_pte_pa ;
  assign tlb$insert_vpn = rg_addr[38:12] ;
  assign tlb$lookup_asid = rg_satp[59:44] ;
  assign tlb$lookup_vpn = rg_addr[38:12] ;
  assign tlb$EN_flush = WILL_FIRE_RL_rl_start_reset || EN_tlb_flush ;
  assign tlb$EN_insert =
	     WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 ||
	     WILL_FIRE_RL_rl_ptw_level_2 &&
	     master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d949 ||
	     WILL_FIRE_RL_rl_ptw_level_1 &&
	     master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d984 ||
	     WILL_FIRE_RL_rl_ptw_level_0 &&
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) ;

  // remaining internal signals
  assign IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d310 =
	     (x1_avValue_pa__h5906[2:0] == 3'h0) ?
	       CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 :
	       NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d309 ;
  assign IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_1_E_ETC___d593 =
	     (rg_addr[2:0] == 3'h0) ? 64'd1 : 64'd0 ;
  assign IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266 =
	     (rg_addr[2:0] == 3'h0) ? ld_val__h27899 : 64'd0 ;
  assign IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_NOT_ETC___d245 =
	     (rg_addr[2:0] == 3'h0) ?
	       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227 :
	       rg_addr[2:0] != 3'h4 ||
	       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227 ;
  assign IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578 =
	     (rg_addr[2:0] == 3'h0) ? word64__h7214 : 64'd0 ;
  assign IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC__q31 =
	     IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585[31:0] ;
  assign IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 =
	     (rg_f3 == 3'b010) ?
	       { {32{rg_st_amo_val_BITS_31_TO_0__q32[31]}},
		 rg_st_amo_val_BITS_31_TO_0__q32 } :
	       rg_st_amo_val ;
  assign IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d320 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d255 :
	       IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319 ;
  assign IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d414 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
	       5'd9 :
	       IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413 ;
  assign IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d319 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 &&
	       lrsc_result__h15065 ||
	       f_fabric_write_reqs$FULL_N :
	       !ram_state_and_ctag_cset$DOB[52] ||
	       !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ||
	       f_fabric_write_reqs$FULL_N &&
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314 &&
	       IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 ;
  assign IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d413 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       5'd12 :
	       ((!ram_state_and_ctag_cset$DOB[52] ||
		 !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ?
		  5'd9 :
		  5'd12) ;
  assign IF_rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d790 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       rg_st_amo_val :
	       new_st_val__h18553 ;
  assign IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d416 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ?
	       5'd4 :
	       ((dmem_not_imem && !soc_map$m_is_mem_addr) ?
		  5'd13 :
		  IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d414) ;
  assign IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 =
	     x1_avValue_pa__h5906 == rg_lrsc_pa ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d301 =
	     x1_avValue_pa__h5906[2:0] != 3'h7 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d306 =
	     x1_avValue_pa__h5906[2:0] != 3'h6 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 ;
  assign NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d309 =
	     x1_avValue_pa__h5906[2:0] != 3'h4 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 ;
  assign NOT_cfg_verbosity_read__9_ULE_2_038___d1039 = cfg_verbosity > 4'd2 ;
  assign NOT_cfg_verbosity_read__9_ULT_2_20___d421 = cfg_verbosity >= 4'd2 ;
  assign NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d356 =
	     !dmem_not_imem &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb$lookup[69] ;
  assign NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134 =
	     !dmem_not_imem ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	     !tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d641 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 ||
	      rg_op != 2'd1 && ram_state_and_ctag_cset$DOB[52] &&
	      ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d654 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d652 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d781 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d779 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d793 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op == 2'd1 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d811 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d842 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d840 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d847 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d845 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d853 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d851 ;
  assign NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d857 =
	     (!dmem_not_imem || soc_map$m_is_mem_addr) && rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d651 ;
  assign NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d899 =
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     ((!master_xactor_f_rd_data$D_OUT[6] &&
	       !master_xactor_f_rd_data$D_OUT[4]) ?
		master_xactor_f_rd_addr$FULL_N :
		master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
		master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
		tlb$RDY_insert) ;
  assign NOT_master_xactor_f_rd_data_first__75_BITS_2_T_ETC___d962 =
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     ((!master_xactor_f_rd_data$D_OUT[6] &&
	       !master_xactor_f_rd_data$D_OUT[4]) ?
		master_xactor_f_rd_addr$FULL_N :
		master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
		tlb$RDY_insert) ;
  assign NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d906 =
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	      master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) ||
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign NOT_master_xactor_f_rd_data_first__75_BIT_3_79_ETC___d968 =
	     !master_xactor_f_rd_data$D_OUT[3] ||
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     master_xactor_f_rd_data$D_OUT[5] ||
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 ||
	     master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ;
  assign NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227 =
	     !ram_state_and_ctag_cset$DOB[52] || !rg_priv_5_ULE_0b1___d86 ||
	     rg_satp[63:60] != 4'd8 ||
	     tlb$RDY_lookup ;
  assign NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d255 =
	     !ram_state_and_ctag_cset$DOB[52] ||
	     !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ||
	     rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 ||
	     IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 ;
  assign NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d452 =
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 ;
  assign NOT_req_f3_BITS_1_TO_0_351_EQ_0b0_352_353_AND__ETC___d1372 =
	     req_f3[1:0] != 2'b0 && (req_f3[1:0] != 2'b01 || req_addr[0]) &&
	     (req_f3[1:0] != 2'b10 || req_addr[1:0] != 2'b0) &&
	     (req_f3[1:0] != 2'b11 || req_addr[2:0] != 3'b0) ;
  assign NOT_rg_f3_09_EQ_0b11_46_47_OR_rg_amo_funct7_17_ETC___d311 =
	     rg_f3 != 3'b011 ||
	     CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 ;
  assign NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d407 =
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d461 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d651 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d778 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     (rg_f3 == 3'b0 || rg_f3 == 3'b001) ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d840 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d845 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d851 =
	     rg_op != 2'd1 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d649 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d776 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     (rg_f3 == 3'b0 || rg_f3 == 3'b001) ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d814 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d820 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d826 =
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d363 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     (NOT_dmem_not_imem_27_AND_rg_op_12_EQ_0_13_OR_r_ETC___d356 ||
	      dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d358 ||
	      dmem_not_imem && rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	      tlb$lookup[68]) ;
  assign NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d386 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     dmem_not_imem &&
	     tlb$lookup[68] ;
  assign NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d424 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     tlb$lookup[72] &&
	     !pte___2__h6368[7] &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ;
  assign NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d600 =
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     (!dmem_not_imem && tlb$lookup[69] ||
	      dmem_not_imem &&
	      tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 ||
	     NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d322 =
	     (NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d168 ||
	      tlb$RDY_lookup && tlb$RDY_insert && f_pte_writebacks$FULL_N) &&
	     (dmem_not_imem && !soc_map$m_is_mem_addr ||
	      IF_rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_ETC___d320) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d368 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d363 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d365 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d383 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 ||
	     NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d363 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d365 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d436 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d443 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     (rg_priv != 2'b0 || tlb$lookup[70]) &&
	     (rg_priv != 2'b01 || !tlb$lookup[70] || rg_sstatus_SUM) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d439 &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d365 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d446 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d443 &&
	     dmem_not_imem &&
	     !soc_map$m_is_mem_addr &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d467 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d464 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d435 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d468 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 &&
	      lrsc_result__h15065) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d474 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d473 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d600 &&
	     tlb$lookup[72] ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d608 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d605 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d614 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d621 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d627 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d624 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d633 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d603 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d630 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 =
	     !rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	     !tlb$lookup[130] ||
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d386 &&
	     tlb$lookup[72] &&
	     tlb$lookup[73] ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d643 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d641 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d656 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d654 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d783 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d781 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d788 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     (rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d784 ||
	      NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d651) ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d789 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d788 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d795 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d793 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d801 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     rg_lrsc_valid &&
	     !rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d807 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     !rg_lrsc_valid &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d813 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d811 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d818 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d814 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d818 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d824 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d820 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d830 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d826 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d831 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d830 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d836 =
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     (!dmem_not_imem || soc_map$m_is_mem_addr) &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h15065 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d837 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d836 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d844 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d842 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d847 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d855 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d853 ;
  assign NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d859 =
	     (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	      tlb$lookup[130]) &&
	     NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d637 &&
	     NOT_dmem_not_imem_27_OR_soc_map_m_is_mem_addr__ETC___d857 ;
  assign NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149 =
	     !tlb$lookup[72] ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     !tlb$lookup[73] ;
  assign NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d165 =
	     !tlb$lookup[72] || !tlb$lookup[73] || pte___2__h6368[7] ||
	     rg_op == 2'd0 ||
	     rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ;
  assign _theResult___fst__h5995 =
	     tlb$lookup[130] ? _theResult___fst__h6066 : rg_addr ;
  assign _theResult___fst__h6066 =
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ?
	       rg_addr :
	       _theResult___fst__h6370 ;
  assign _theResult___snd_fst__h3029 =
	     f_fabric_write_reqs$D_OUT[63:0] << shift_bits__h2809 ;
  assign _theResult___snd_fst__h5997 =
	     tlb$lookup[130] ?
	       _theResult___snd_fst__h6068 :
	       tlb$lookup[129:66] ;
  assign _theResult___snd_fst__h6068 =
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ?
	       tlb$lookup[129:66] :
	       _theResult___snd_fst__h6599 ;
  assign _theResult___snd_fst__h6599 =
	     (!pte___2__h6368[7] && rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010)) ?
	       pte___1__h6676 :
	       pte___2__h6368 ;
  assign access_exc_code__h2578 =
	     dmem_not_imem ?
	       ((rg_op == 2'd0 ||
		 rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
		  4'd5 :
		  4'd7) :
	       4'd1 ;
  assign b__h21713 =
	     CAN_FIRE_RL_rl_fabric_send_write_req ?
	       ctr_wr_rsps_pending_crg$port0__write_1 :
	       ctr_wr_rsps_pending_crg ;
  assign cfg_verbosity_read__9_ULE_1___d40 = cfg_verbosity <= 4'd1 ;
  assign cline_fabric_addr__h24914 = { rg_pa[63:6], 6'd0 } ;
  assign dmem_not_imem_AND_rg_op_12_EQ_0_13_OR_rg_op_12_ETC___d358 =
	     dmem_not_imem &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ;
  assign dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126 =
	     dmem_not_imem ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	     !tlb$lookup[69] ;
  assign exc_code___1__h6268 = x1_avValue_exc_code__h5907 ;
  assign ld_val7899_BITS_15_TO_0__q37 = ld_val__h27899[15:0] ;
  assign ld_val7899_BITS_15_TO_8__q39 = ld_val__h27899[15:8] ;
  assign ld_val7899_BITS_23_TO_16__q40 = ld_val__h27899[23:16] ;
  assign ld_val7899_BITS_31_TO_0__q38 = ld_val__h27899[31:0] ;
  assign ld_val7899_BITS_31_TO_16__q41 = ld_val__h27899[31:16] ;
  assign ld_val7899_BITS_31_TO_24__q42 = ld_val__h27899[31:24] ;
  assign ld_val7899_BITS_39_TO_32__q43 = ld_val__h27899[39:32] ;
  assign ld_val7899_BITS_47_TO_32__q44 = ld_val__h27899[47:32] ;
  assign ld_val7899_BITS_47_TO_40__q46 = ld_val__h27899[47:40] ;
  assign ld_val7899_BITS_55_TO_48__q47 = ld_val__h27899[55:48] ;
  assign ld_val7899_BITS_63_TO_32__q45 = ld_val__h27899[63:32] ;
  assign ld_val7899_BITS_63_TO_48__q48 = ld_val__h27899[63:48] ;
  assign ld_val7899_BITS_63_TO_56__q49 = ld_val__h27899[63:56] ;
  assign ld_val7899_BITS_7_TO_0__q36 = ld_val__h27899[7:0] ;
  assign lev_0_pte_pa__h23742 = lev_1_PTN_pa__h22707 + vpn_0_pa__h23741 ;
  assign lev_0_pte_pa_w64_fa__h23744 = { lev_0_pte_pa__h23742[63:3], 3'b0 } ;
  assign lev_1_PTN_pa__h22707 = { 8'd0, x__h22788 } ;
  assign lev_1_pte_pa__h22709 = lev_1_PTN_pa__h22707 + vpn_1_pa__h22708 ;
  assign lev_1_pte_pa_w64_fa__h22711 = { lev_1_pte_pa__h22709[63:3], 3'b0 } ;
  assign lev_2_pte_pa__h21812 = satp_pa__h1897 + vpn_2_pa__h21811 ;
  assign lev_2_pte_pa_w64_fa__h21814 = { lev_2_pte_pa__h21812[63:3], 3'b0 } ;
  assign lrsc_result__h15065 =
	     !rg_lrsc_valid ||
	     !rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261 ;
  assign master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1 =
	     master_xactor_f_rd_data$D_OUT[10:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4 =
	     master_xactor_f_rd_data$D_OUT[18:11] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2 =
	     master_xactor_f_rd_data$D_OUT[18:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5 =
	     master_xactor_f_rd_data$D_OUT[26:19] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6 =
	     master_xactor_f_rd_data$D_OUT[34:19] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7 =
	     master_xactor_f_rd_data$D_OUT[34:27] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3 =
	     master_xactor_f_rd_data$D_OUT[34:3] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8 =
	     master_xactor_f_rd_data$D_OUT[42:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9 =
	     master_xactor_f_rd_data$D_OUT[50:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11 =
	     master_xactor_f_rd_data$D_OUT[50:43] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12 =
	     master_xactor_f_rd_data$D_OUT[58:51] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10 =
	     master_xactor_f_rd_data$D_OUT[66:35] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13 =
	     master_xactor_f_rd_data$D_OUT[66:51] ;
  assign master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14 =
	     master_xactor_f_rd_data$D_OUT[66:59] ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d1019 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     (!master_xactor_f_rd_data$D_OUT[3] ||
	      !master_xactor_f_rd_data$D_OUT[4] &&
	      master_xactor_f_rd_data$D_OUT[5]) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     !master_xactor_f_rd_data$D_OUT[5] &&
	     !master_xactor_f_rd_data$D_OUT[6] &&
	     !master_xactor_f_rd_data$D_OUT[4] &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d941 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	      master_xactor_f_rd_data$D_OUT[21:13] != 9'd0) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d949 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[30:22] == 9'd0 &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d953 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[30:22] == 9'd0 &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d984 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d988 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] == 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d994 =
	     master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	     master_xactor_f_rd_data$D_OUT[3] &&
	     (master_xactor_f_rd_data$D_OUT[4] ||
	      !master_xactor_f_rd_data$D_OUT[5]) &&
	     (master_xactor_f_rd_data$D_OUT[6] ||
	      master_xactor_f_rd_data$D_OUT[4]) &&
	     master_xactor_f_rd_data$D_OUT[21:13] != 9'd0 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign new_st_val__h18553 =
	     (rg_f3 == 3'b010) ?
	       new_st_val__h18835 :
	       _theResult_____2__h18831 ;
  assign new_st_val__h18835 = { 32'd0, _theResult_____2__h18831[31:0] } ;
  assign new_st_val__h18926 =
	     IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 +
	     IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ;
  assign new_st_val__h19906 = w1__h18823 ^ w2__h30145 ;
  assign new_st_val__h19910 = w1__h18823 & w2__h30145 ;
  assign new_st_val__h19914 = w1__h18823 | w2__h30145 ;
  assign new_st_val__h19918 =
	     (w1__h18823 < w2__h30145) ? w1__h18823 : w2__h30145 ;
  assign new_st_val__h19923 =
	     (w1__h18823 <= w2__h30145) ? w2__h30145 : w1__h18823 ;
  assign new_st_val__h19929 =
	     ((IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 ^
	       64'h8000000000000000) <
	      (IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ^
	       64'h8000000000000000)) ?
	       w1__h18823 :
	       w2__h30145 ;
  assign new_st_val__h19934 =
	     ((IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 ^
	       64'h8000000000000000) <=
	      (IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ^
	       64'h8000000000000000)) ?
	       w2__h30145 :
	       w1__h18823 ;
  assign new_st_val__h30155 = { 32'd0, _theResult_____2__h30151[31:0] } ;
  assign new_st_val__h30246 =
	     new_ld_val__h30105 +
	     IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ;
  assign new_st_val__h32106 = w1__h30143 ^ w2__h30145 ;
  assign new_st_val__h32110 = w1__h30143 & w2__h30145 ;
  assign new_st_val__h32114 = w1__h30143 | w2__h30145 ;
  assign new_st_val__h32118 =
	     (w1__h30143 < w2__h30145) ? w1__h30143 : w2__h30145 ;
  assign new_st_val__h32123 =
	     (w1__h30143 <= w2__h30145) ? w2__h30145 : w1__h30143 ;
  assign new_st_val__h32129 =
	     ((new_ld_val__h30105 ^ 64'h8000000000000000) <
	      (IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ^
	       64'h8000000000000000)) ?
	       w1__h30143 :
	       w2__h30145 ;
  assign new_st_val__h32134 =
	     ((new_ld_val__h30105 ^ 64'h8000000000000000) <=
	      (IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_rg_st_amo_val_ETC___d711 ^
	       64'h8000000000000000)) ?
	       w2__h30145 :
	       w1__h30143 ;
  assign new_value__h17423 =
	     (rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       64'd1 :
	       CASE_rg_f3_0b0_IF_rg_addr_6_BITS_2_TO_0_13_EQ__ETC__q52 ;
  assign new_value__h7395 =
	     (rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) ?
	       word64__h7214 :
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 ;
  assign pa___1__h6376 = { 8'd0, x__h6379 } ;
  assign pa___1__h6425 = { 8'd0, x__h6428 } ;
  assign pa___1__h6494 = { 8'd0, x__h6497 } ;
  assign pte___1__h6648 = { tlb$lookup[129:73], 1'd1, tlb$lookup[71:66] } ;
  assign pte___1__h6676 =
	     { pte___2__h6368[63:8], 1'd1, pte___2__h6368[6:0] } ;
  assign pte___2__h6368 =
	     tlb$lookup[72] ? tlb$lookup[129:66] : pte___1__h6648 ;
  assign ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 =
	     ram_state_and_ctag_cset$DOB[51:0] ==
	     x1_avValue_pa__h5906[63:12] ;
  assign ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d453 =
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     rg_op == 2'd2 &&
	     rg_amo_funct7[6:2] == 5'b00010 ||
	     NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d452 ;
  assign req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381 =
	     req_f3[1:0] == 2'b0 || req_f3[1:0] == 2'b01 && !req_addr[0] ||
	     req_f3[1:0] == 2'b10 && req_addr[1:0] == 2'b0 ||
	     req_f3[1:0] == 2'b11 && req_addr[2:0] == 3'b0 ;
  assign result__h13776 =
	     { {56{word64214_BITS_7_TO_0__q15[7]}},
	       word64214_BITS_7_TO_0__q15 } ;
  assign result__h13804 =
	     { {56{word64214_BITS_15_TO_8__q18[7]}},
	       word64214_BITS_15_TO_8__q18 } ;
  assign result__h13832 =
	     { {56{word64214_BITS_23_TO_16__q19[7]}},
	       word64214_BITS_23_TO_16__q19 } ;
  assign result__h13860 =
	     { {56{word64214_BITS_31_TO_24__q21[7]}},
	       word64214_BITS_31_TO_24__q21 } ;
  assign result__h13888 =
	     { {56{word64214_BITS_39_TO_32__q22[7]}},
	       word64214_BITS_39_TO_32__q22 } ;
  assign result__h13916 =
	     { {56{word64214_BITS_47_TO_40__q25[7]}},
	       word64214_BITS_47_TO_40__q25 } ;
  assign result__h13944 =
	     { {56{word64214_BITS_55_TO_48__q26[7]}},
	       word64214_BITS_55_TO_48__q26 } ;
  assign result__h13972 =
	     { {56{word64214_BITS_63_TO_56__q28[7]}},
	       word64214_BITS_63_TO_56__q28 } ;
  assign result__h14017 = { 56'd0, word64__h7214[7:0] } ;
  assign result__h14045 = { 56'd0, word64__h7214[15:8] } ;
  assign result__h14073 = { 56'd0, word64__h7214[23:16] } ;
  assign result__h14101 = { 56'd0, word64__h7214[31:24] } ;
  assign result__h14129 = { 56'd0, word64__h7214[39:32] } ;
  assign result__h14157 = { 56'd0, word64__h7214[47:40] } ;
  assign result__h14185 = { 56'd0, word64__h7214[55:48] } ;
  assign result__h14213 = { 56'd0, word64__h7214[63:56] } ;
  assign result__h14258 =
	     { {48{word64214_BITS_15_TO_0__q16[15]}},
	       word64214_BITS_15_TO_0__q16 } ;
  assign result__h14286 =
	     { {48{word64214_BITS_31_TO_16__q20[15]}},
	       word64214_BITS_31_TO_16__q20 } ;
  assign result__h14314 =
	     { {48{word64214_BITS_47_TO_32__q23[15]}},
	       word64214_BITS_47_TO_32__q23 } ;
  assign result__h14342 =
	     { {48{word64214_BITS_63_TO_48__q27[15]}},
	       word64214_BITS_63_TO_48__q27 } ;
  assign result__h14383 = { 48'd0, word64__h7214[15:0] } ;
  assign result__h14411 = { 48'd0, word64__h7214[31:16] } ;
  assign result__h14439 = { 48'd0, word64__h7214[47:32] } ;
  assign result__h14467 = { 48'd0, word64__h7214[63:48] } ;
  assign result__h14508 =
	     { {32{word64214_BITS_31_TO_0__q17[31]}},
	       word64214_BITS_31_TO_0__q17 } ;
  assign result__h14536 =
	     { {32{word64214_BITS_63_TO_32__q24[31]}},
	       word64214_BITS_63_TO_32__q24 } ;
  assign result__h14575 = { 32'd0, word64__h7214[31:0] } ;
  assign result__h14603 = { 32'd0, word64__h7214[63:32] } ;
  assign result__h27959 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_10_TO_3__q1 } ;
  assign result__h27989 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_11__q4 } ;
  assign result__h28016 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_26_TO_19__q5 } ;
  assign result__h28043 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_27__q7 } ;
  assign result__h28070 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_42_TO_35__q8 } ;
  assign result__h28097 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_43__q11 } ;
  assign result__h28124 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_58_TO_51__q12 } ;
  assign result__h28151 =
	     { {56{master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14[7]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_59__q14 } ;
  assign result__h28195 = { 56'd0, master_xactor_f_rd_data$D_OUT[10:3] } ;
  assign result__h28222 = { 56'd0, master_xactor_f_rd_data$D_OUT[18:11] } ;
  assign result__h28249 = { 56'd0, master_xactor_f_rd_data$D_OUT[26:19] } ;
  assign result__h28276 = { 56'd0, master_xactor_f_rd_data$D_OUT[34:27] } ;
  assign result__h28303 = { 56'd0, master_xactor_f_rd_data$D_OUT[42:35] } ;
  assign result__h28330 = { 56'd0, master_xactor_f_rd_data$D_OUT[50:43] } ;
  assign result__h28357 = { 56'd0, master_xactor_f_rd_data$D_OUT[58:51] } ;
  assign result__h28384 = { 56'd0, master_xactor_f_rd_data$D_OUT[66:59] } ;
  assign result__h28428 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_18_TO_3__q2 } ;
  assign result__h28455 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_19__q6 } ;
  assign result__h28482 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_50_TO_35__q9 } ;
  assign result__h28509 =
	     { {48{master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13[15]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_51__q13 } ;
  assign result__h28549 = { 48'd0, master_xactor_f_rd_data$D_OUT[18:3] } ;
  assign result__h28576 = { 48'd0, master_xactor_f_rd_data$D_OUT[34:19] } ;
  assign result__h28603 = { 48'd0, master_xactor_f_rd_data$D_OUT[50:35] } ;
  assign result__h28630 = { 48'd0, master_xactor_f_rd_data$D_OUT[66:51] } ;
  assign result__h28670 =
	     { {32{master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3[31]}},
	       master_xactor_f_rd_dataD_OUT_BITS_34_TO_3__q3 } ;
  assign result__h28697 =
	     { {32{master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10[31]}},
	       master_xactor_f_rd_dataD_OUT_BITS_66_TO_35__q10 } ;
  assign result__h28735 = { 32'd0, master_xactor_f_rd_data$D_OUT[34:3] } ;
  assign result__h28762 = { 32'd0, master_xactor_f_rd_data$D_OUT[66:35] } ;
  assign result__h30334 =
	     { {56{ld_val7899_BITS_7_TO_0__q36[7]}},
	       ld_val7899_BITS_7_TO_0__q36 } ;
  assign result__h31242 =
	     { {56{ld_val7899_BITS_15_TO_8__q39[7]}},
	       ld_val7899_BITS_15_TO_8__q39 } ;
  assign result__h31270 =
	     { {56{ld_val7899_BITS_23_TO_16__q40[7]}},
	       ld_val7899_BITS_23_TO_16__q40 } ;
  assign result__h31298 =
	     { {56{ld_val7899_BITS_31_TO_24__q42[7]}},
	       ld_val7899_BITS_31_TO_24__q42 } ;
  assign result__h31326 =
	     { {56{ld_val7899_BITS_39_TO_32__q43[7]}},
	       ld_val7899_BITS_39_TO_32__q43 } ;
  assign result__h31354 =
	     { {56{ld_val7899_BITS_47_TO_40__q46[7]}},
	       ld_val7899_BITS_47_TO_40__q46 } ;
  assign result__h31382 =
	     { {56{ld_val7899_BITS_55_TO_48__q47[7]}},
	       ld_val7899_BITS_55_TO_48__q47 } ;
  assign result__h31410 =
	     { {56{ld_val7899_BITS_63_TO_56__q49[7]}},
	       ld_val7899_BITS_63_TO_56__q49 } ;
  assign result__h31455 = { 56'd0, ld_val__h27899[7:0] } ;
  assign result__h31483 = { 56'd0, ld_val__h27899[15:8] } ;
  assign result__h31511 = { 56'd0, ld_val__h27899[23:16] } ;
  assign result__h31539 = { 56'd0, ld_val__h27899[31:24] } ;
  assign result__h31567 = { 56'd0, ld_val__h27899[39:32] } ;
  assign result__h31595 = { 56'd0, ld_val__h27899[47:40] } ;
  assign result__h31623 = { 56'd0, ld_val__h27899[55:48] } ;
  assign result__h31651 = { 56'd0, ld_val__h27899[63:56] } ;
  assign result__h31696 =
	     { {48{ld_val7899_BITS_15_TO_0__q37[15]}},
	       ld_val7899_BITS_15_TO_0__q37 } ;
  assign result__h31724 =
	     { {48{ld_val7899_BITS_31_TO_16__q41[15]}},
	       ld_val7899_BITS_31_TO_16__q41 } ;
  assign result__h31752 =
	     { {48{ld_val7899_BITS_47_TO_32__q44[15]}},
	       ld_val7899_BITS_47_TO_32__q44 } ;
  assign result__h31780 =
	     { {48{ld_val7899_BITS_63_TO_48__q48[15]}},
	       ld_val7899_BITS_63_TO_48__q48 } ;
  assign result__h31821 = { 48'd0, ld_val__h27899[15:0] } ;
  assign result__h31849 = { 48'd0, ld_val__h27899[31:16] } ;
  assign result__h31877 = { 48'd0, ld_val__h27899[47:32] } ;
  assign result__h31905 = { 48'd0, ld_val__h27899[63:48] } ;
  assign result__h31946 =
	     { {32{ld_val7899_BITS_31_TO_0__q38[31]}},
	       ld_val7899_BITS_31_TO_0__q38 } ;
  assign result__h31974 =
	     { {32{ld_val7899_BITS_63_TO_32__q45[31]}},
	       ld_val7899_BITS_63_TO_32__q45 } ;
  assign result__h32013 = { 32'd0, ld_val__h27899[31:0] } ;
  assign result__h32041 = { 32'd0, ld_val__h27899[63:32] } ;
  assign rg_amo_funct7_17_BITS_6_TO_2_18_EQ_0b10_19_AND_ETC___d630 =
	     rg_amo_funct7[6:2] == 5'b00010 &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261 =
	     rg_lrsc_pa == x1_avValue_pa__h5906 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d402 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d439 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     tlb$lookup[68] ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d464 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset_b_read__99_BIT_52_00_A_ETC___d453 ||
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) &&
	     rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d462 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d468 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d605 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     ram_state_and_ctag_cset$DOB[52] &&
	     ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204 &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d624 =
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     (!ram_state_and_ctag_cset$DOB[52] ||
	      !ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204) &&
	     !cfg_verbosity_read__9_ULE_1___d40 ;
  assign rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d462 =
	     rg_op == 2'd1 &&
	     IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_T_ETC___d450 ||
	     rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011 ||
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d461 ;
  assign rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d652 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d649 ||
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d651 ;
  assign rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d779 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_rg_op_12_EQ_2_15_16_OR_NOT_rg_amo_funct7_1_ETC___d776 ||
	     NOT_rg_op_12_EQ_1_56_58_AND_NOT_rg_op_12_EQ_2__ETC___d778 ;
  assign rg_op_12_EQ_1_56_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d784 =
	     (rg_op == 2'd1 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00011) &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00011 ||
	      rg_lrsc_valid &&
	      rg_lrsc_pa_60_EQ_IF_rg_priv_5_ULE_0b1_6_AND_rg_ETC___d261) ;
  assign rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 =
	     rg_priv == 2'b0 && !tlb$lookup[70] ||
	     rg_priv == 2'b01 && tlb$lookup[70] && !rg_sstatus_SUM ||
	     dmem_not_imem_OR_NOT_rg_op_12_EQ_0_13_14_AND_N_ETC___d126 &&
	     NOT_dmem_not_imem_27_OR_NOT_rg_op_12_EQ_0_13_1_ETC___d134 &&
	     (!dmem_not_imem || rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ||
	      !tlb$lookup[68]) ;
  assign rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d156 =
	     rg_priv == 2'b0 && !tlb$lookup[70] ||
	     rg_priv == 2'b01 && tlb$lookup[70] && !rg_sstatus_SUM ||
	     !dmem_not_imem ||
	     !tlb$lookup[68] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d324 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     !tlb$lookup[130] ||
	     (rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ?
		tlb$RDY_lookup :
		NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d322) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d371 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     (rg_priv_5_EQ_0b0_02_AND_NOT_tlb_lookup_rg_satp_ETC___d143 ||
	      NOT_tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_ad_ETC___d149) &&
	     tlb$lookup[130] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d386 &&
	     tlb$lookup[72] &&
	     tlb$lookup[73] &&
	     !pte___2__h6368[7] &&
	     rg_op != 2'd0 &&
	     (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d152 ||
	     dmem_not_imem && !soc_map$m_is_mem_addr ||
	     rg_op_12_EQ_0_13_OR_rg_op_12_EQ_2_15_AND_rg_am_ETC___d402 ||
	     NOT_rg_op_12_EQ_0_13_14_AND_NOT_rg_op_12_EQ_2__ETC___d407 ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d411 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     !tlb$lookup[130] ||
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d410 ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d429 =
	     rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8 &&
	     tlb$lookup[130] &&
	     NOT_rg_priv_5_EQ_0b0_02_49_OR_tlb_lookup_rg_sa_ETC___d424 &&
	     NOT_cfg_verbosity_read__9_ULT_2_20___d421 &&
	     dmem_not_imem &&
	     tlb$lookup[68] &&
	     tlb$lookup[73] ;
  assign rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d432 =
	     rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	     NOT_cfg_verbosity_read__9_ULT_2_20___d421 &&
	     (!dmem_not_imem || !tlb$lookup[68] || !tlb$lookup[73]) ;
  assign rg_priv_5_ULE_0b1___d86 = rg_priv <= 2'b01 ;
  assign rg_st_amo_val_BITS_31_TO_0__q32 = rg_st_amo_val[31:0] ;
  assign rg_state_9_EQ_13_066_AND_rg_op_12_EQ_0_13_OR_r_ETC___d1068 =
	     rg_state == 5'd13 &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) &&
	     b__h21713 == 4'd0 ;
  assign rg_state_9_EQ_3_27_AND_NOT_rg_op_12_EQ_0_13_14_ETC___d331 =
	     rg_state == 5'd3 &&
	     (rg_op != 2'd0 &&
	      (rg_op != 2'd2 || rg_amo_funct7[6:2] != 5'b00010) ||
	      crg_sb_to_load_delay$port0__write_1 == 11'd0) ;
  assign satp_pa__h1897 = { 8'd0, x__h5098 } ;
  assign shift_bits__h2809 = { f_fabric_write_reqs$D_OUT[66:64], 3'b0 } ;
  assign strobe64__h2959 = 8'b00000001 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h2961 = 8'b00000011 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h2963 = 8'b00001111 << f_fabric_write_reqs$D_OUT[66:64] ;
  assign tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d132 =
	     tlb$lookup[67] | y__h6194 ;
  assign tlb_lookup_rg_satp_8_BITS_59_TO_44_5_rg_addr_6_ETC___d365 =
	     tlb$lookup[72] &&
	     (rg_op == 2'd0 ||
	      rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010 ||
	      tlb$lookup[73]) ;
  assign value__h6693 =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8) ?
	       _theResult___snd_fst__h5997 :
	       tlb$lookup[129:66] ;
  assign vpn_0_pa__h23741 = { 52'd0, rg_addr[20:12], 3'd0 } ;
  assign vpn_1_pa__h22708 = { 52'd0, rg_addr[29:21], 3'd0 } ;
  assign vpn_2_pa__h21811 = { 52'd0, rg_addr[38:30], 3'd0 } ;
  assign w10139_BITS_31_TO_0__q51 = w1__h30139[31:0] ;
  assign w1___1__h18894 =
	     { 32'd0,
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585[31:0] } ;
  assign w1___1__h30214 = { 32'd0, w1__h30139[31:0] } ;
  assign w2___1__h30215 = { 32'd0, rg_st_amo_val[31:0] } ;
  assign w2__h30145 = (rg_f3 == 3'b010) ? w2___1__h30215 : rg_st_amo_val ;
  assign word64214_BITS_15_TO_0__q16 = word64__h7214[15:0] ;
  assign word64214_BITS_15_TO_8__q18 = word64__h7214[15:8] ;
  assign word64214_BITS_23_TO_16__q19 = word64__h7214[23:16] ;
  assign word64214_BITS_31_TO_0__q17 = word64__h7214[31:0] ;
  assign word64214_BITS_31_TO_16__q20 = word64__h7214[31:16] ;
  assign word64214_BITS_31_TO_24__q21 = word64__h7214[31:24] ;
  assign word64214_BITS_39_TO_32__q22 = word64__h7214[39:32] ;
  assign word64214_BITS_47_TO_32__q23 = word64__h7214[47:32] ;
  assign word64214_BITS_47_TO_40__q25 = word64__h7214[47:40] ;
  assign word64214_BITS_55_TO_48__q26 = word64__h7214[55:48] ;
  assign word64214_BITS_63_TO_32__q24 = word64__h7214[63:32] ;
  assign word64214_BITS_63_TO_48__q27 = word64__h7214[63:48] ;
  assign word64214_BITS_63_TO_56__q28 = word64__h7214[63:56] ;
  assign word64214_BITS_7_TO_0__q15 = word64__h7214[7:0] ;
  assign word64__h7214 = ram_word64_set$DOB & y__h7420 ;
  assign x1_avValue_exc_code__h5907 =
	     dmem_not_imem ?
	       ((rg_op == 2'd0 ||
		 rg_op == 2'd2 && rg_amo_funct7[6:2] == 5'b00010) ?
		  4'd13 :
		  4'd15) :
	       4'd12 ;
  assign x1_avValue_pa__h5906 =
	     (rg_priv_5_ULE_0b1___d86 && rg_satp[63:60] == 4'd8) ?
	       _theResult___fst__h5995 :
	       rg_addr ;
  assign x__h15075 = { 63'd0, lrsc_result__h15065 } ;
  assign x__h22788 = { master_xactor_f_rd_data$D_OUT[56:13], 12'b0 } ;
  assign x__h30134 =
	     (rg_f3 == 3'b010) ?
	       new_st_val__h30155 :
	       _theResult_____2__h30151 ;
  assign x__h5098 = { rg_satp[43:0], 12'b0 } ;
  assign x__h6379 = { tlb$lookup[119:76], rg_addr[11:0] } ;
  assign x__h6428 = { tlb$lookup[119:85], rg_addr[20:0] } ;
  assign x__h6497 = { tlb$lookup[119:94], rg_addr[29:0] } ;
  assign y__h6194 = rg_mstatus_MXR & tlb$lookup[69] ;
  assign y__h7420 =
	     {64{ram_state_and_ctag_cset$DOB[52] &&
		 ram_state_and_ctag_cset_b_read__99_BITS_51_TO__ETC___d204}} ;
  always@(f_fabric_write_reqs$D_OUT)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0: x__h2842 = 3'b0;
      2'b01: x__h2842 = 3'b001;
      2'b10: x__h2842 = 3'b010;
      2'b11: x__h2842 = 3'b011;
    endcase
  end
  always@(rg_f3)
  begin
    case (rg_f3[1:0])
      2'b0: value__h29691 = 3'b0;
      2'b01: value__h29691 = 3'b001;
      2'b10: value__h29691 = 3'b010;
      2'd3: value__h29691 = 3'b011;
    endcase
  end
  always@(tlb$lookup or
	  rg_addr or pa___1__h6376 or pa___1__h6425 or pa___1__h6494)
  begin
    case (tlb$lookup[65:64])
      2'd0: _theResult___fst__h6370 = pa___1__h6376;
      2'd1: _theResult___fst__h6370 = pa___1__h6425;
      2'd2: _theResult___fst__h6370 = pa___1__h6494;
      2'd3: _theResult___fst__h6370 = rg_addr;
    endcase
  end
  always@(f_fabric_write_reqs$D_OUT or
	  strobe64__h2959 or strobe64__h2961 or strobe64__h2963)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0: mem_req_wr_data_wstrb__h3022 = strobe64__h2959;
      2'b01: mem_req_wr_data_wstrb__h3022 = strobe64__h2961;
      2'b10: mem_req_wr_data_wstrb__h3022 = strobe64__h2963;
      2'b11: mem_req_wr_data_wstrb__h3022 = 8'b11111111;
    endcase
  end
  always@(f_fabric_write_reqs$D_OUT or _theResult___snd_fst__h3029)
  begin
    case (f_fabric_write_reqs$D_OUT[129:128])
      2'b0, 2'b01, 2'b10:
	  mem_req_wr_data_wdata__h3021 = _theResult___snd_fst__h3029;
      2'd3: mem_req_wr_data_wdata__h3021 = f_fabric_write_reqs$D_OUT[63:0];
    endcase
  end
  always@(rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227)
  begin
    case (rg_addr[2:0])
      3'h0, 3'h1, 3'h2, 3'h3, 3'h4, 3'h5, 3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d231 =
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227;
      3'd7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d231 =
	      rg_addr[2:0] != 3'h7 ||
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227;
    endcase
  end
  always@(rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227)
  begin
    case (rg_addr[2:0])
      3'h0, 3'h2, 3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d239 =
	      NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d239 =
		   rg_addr[2:0] != 3'h6 ||
		   NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227;
    endcase
  end
  always@(rg_f3 or
	  rg_addr or
	  NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d231 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d239 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_NOT_ETC___d245)
  begin
    case (rg_f3)
      3'b0, 3'b100:
	  IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d231;
      3'b001, 3'b101:
	  IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_OR_rg_ad_ETC___d239;
      3'b010, 3'b110:
	  IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_NOT_ETC___d245;
      default: IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253 =
		   rg_f3 != 3'b011 || rg_addr[2:0] != 3'h0 ||
		   NOT_ram_state_and_ctag_cset_b_read__99_BIT_52__ETC___d227;
    endcase
  end
  always@(rg_amo_funct7 or
	  IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253)
  begin
    case (rg_amo_funct7[6:2])
      5'b0, 5'b00100, 5'b01000, 5'b01100, 5'b10000, 5'b11000, 5'b11100:
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 =
	      IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253;
      default: CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29 =
		   rg_amo_funct7[6:2] != 5'b10100 ||
		   IF_rg_f3_09_EQ_0b0_10_OR_rg_f3_09_EQ_0b100_11__ETC___d253;
    endcase
  end
  always@(x1_avValue_pa__h5906 or
	  NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d301 or
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0, 3'h1, 3'h2, 3'h3, 3'h4, 3'h5, 3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d302 =
	      CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29;
      3'd7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d302 =
	      NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d301;
    endcase
  end
  always@(x1_avValue_pa__h5906 or
	  NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d306 or
	  CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0, 3'h2, 3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d307 =
	      CASE_rg_amo_funct7_BITS_6_TO_2_0b0_IF_rg_f3_09_ETC__q29;
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d307 =
		   NOT_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS__ETC___d306;
    endcase
  end
  always@(rg_f3 or
	  NOT_rg_f3_09_EQ_0b11_46_47_OR_rg_amo_funct7_17_ETC___d311 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d302 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d307 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d310)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d302;
      3'b001:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d307;
      3'b010:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d310;
      default: IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d314 =
		   NOT_rg_f3_09_EQ_0b11_46_47_OR_rg_amo_funct7_17_ETC___d311;
    endcase
  end
  always@(rg_addr or
	  result__h13776 or
	  result__h13804 or
	  result__h13832 or
	  result__h13860 or
	  result__h13888 or
	  result__h13916 or result__h13944 or result__h13972)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13776;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13804;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13832;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13860;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13888;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13916;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13944;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 =
	      result__h13972;
    endcase
  end
  always@(rg_addr or
	  result__h14017 or
	  result__h14045 or
	  result__h14073 or
	  result__h14101 or
	  result__h14129 or
	  result__h14157 or result__h14185 or result__h14213)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14017;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14045;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14073;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14101;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14129;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14157;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14185;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 =
	      result__h14213;
    endcase
  end
  always@(rg_addr or
	  result__h14258 or
	  result__h14286 or result__h14314 or result__h14342)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 =
	      result__h14258;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 =
	      result__h14286;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 =
	      result__h14314;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 =
	      result__h14342;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h14383 or
	  result__h14411 or result__h14439 or result__h14467)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 =
	      result__h14383;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 =
	      result__h14411;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 =
	      result__h14439;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 =
	      result__h14467;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h14575 or result__h14603)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577 =
	      result__h14575;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577 =
	      result__h14603;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h14508 or result__h14536)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30 =
	      result__h14508;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30 =
	      result__h14536;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531;
      3'b001:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559;
      3'b010:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result4508_0x4_re_ETC__q30;
      3'b011:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578;
      3'b100:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547;
      3'b101:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567;
      3'b110:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577;
      3'd7: IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC___d585 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 or
	  w1___1__h18894 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577)
  begin
    case (rg_f3)
      3'b0:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531;
      3'b001:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559;
      3'b010: w1__h18823 = w1___1__h18894;
      3'b011:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578;
      3'b100:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547;
      3'b101:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567;
      3'b110:
	  w1__h18823 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577;
      3'd7: w1__h18823 = 64'd0;
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 =
	      { ram_word64_set$DOB[63:16], rg_st_amo_val[15:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 =
	      { ram_word64_set$DOB[63:32],
		rg_st_amo_val[15:0],
		ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 =
	      { ram_word64_set$DOB[63:48],
		rg_st_amo_val[15:0],
		ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 =
	      { rg_st_amo_val[15:0], ram_word64_set$DOB[47:0] };
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:8], rg_st_amo_val[7:0] };
      3'h1:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:16],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:24],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:32],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:40],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:48],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { ram_word64_set$DOB[63:56],
		rg_st_amo_val[7:0],
		ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 =
	      { rg_st_amo_val[7:0], ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559 or
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC__q31 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d531;
      3'b001:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d559;
      3'b010:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      { {32{IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC__q31[31]}},
		IF_rg_f3_09_EQ_0b0_10_THEN_IF_rg_addr_6_BITS_2_ETC__q31 };
      3'b011:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_ram_ETC___d578;
      3'b100:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d547;
      3'b101:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d567;
      3'b110:
	  IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d577;
      3'd7: IF_rg_f3_09_EQ_0b10_40_THEN_SEXT_IF_rg_f3_09_E_ETC___d647 = 64'd0;
    endcase
  end
  always@(rg_amo_funct7 or
	  new_st_val__h19934 or
	  new_st_val__h18926 or
	  w2__h30145 or
	  new_st_val__h19906 or
	  new_st_val__h19914 or
	  new_st_val__h19910 or
	  new_st_val__h19929 or new_st_val__h19918 or new_st_val__h19923)
  begin
    case (rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h18831 = new_st_val__h18926;
      5'b00001: _theResult_____2__h18831 = w2__h30145;
      5'b00100: _theResult_____2__h18831 = new_st_val__h19906;
      5'b01000: _theResult_____2__h18831 = new_st_val__h19914;
      5'b01100: _theResult_____2__h18831 = new_st_val__h19910;
      5'b10000: _theResult_____2__h18831 = new_st_val__h19929;
      5'b11000: _theResult_____2__h18831 = new_st_val__h19918;
      5'b11100: _theResult_____2__h18831 = new_st_val__h19923;
      default: _theResult_____2__h18831 = new_st_val__h19934;
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or new_st_val__h18553)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 =
	      { ram_word64_set$DOB[63:16], new_st_val__h18553[15:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 =
	      { ram_word64_set$DOB[63:32],
		new_st_val__h18553[15:0],
		ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 =
	      { ram_word64_set$DOB[63:48],
		new_st_val__h18553[15:0],
		ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 =
	      { new_st_val__h18553[15:0], ram_word64_set$DOB[47:0] };
      default: IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or new_st_val__h18553)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:8], new_st_val__h18553[7:0] };
      3'h1:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:16],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:24],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:32],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:40],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:48],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { ram_word64_set$DOB[63:56],
		new_st_val__h18553[7:0],
		ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 =
	      { new_st_val__h18553[7:0], ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or rg_st_amo_val)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
	      { ram_word64_set$DOB[63:32], rg_st_amo_val[31:0] };
      3'h4:
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
	      { rg_st_amo_val[31:0], ram_word64_set$DOB[31:0] };
      default: CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_f3 or
	  ram_word64_set$DOB or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698 or
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33 or
	  rg_st_amo_val)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d689;
      3'b001:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d698;
      3'b010:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 =
	      CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q33;
      3'b011:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 =
	      rg_st_amo_val;
      default: IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_addr or
	  result__h28549 or
	  result__h28576 or result__h28603 or result__h28630)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 =
	      result__h28549;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 =
	      result__h28576;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 =
	      result__h28603;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 =
	      result__h28630;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h28428 or
	  result__h28455 or result__h28482 or result__h28509)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 =
	      result__h28428;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 =
	      result__h28455;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 =
	      result__h28482;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 =
	      result__h28509;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h28195 or
	  result__h28222 or
	  result__h28249 or
	  result__h28276 or
	  result__h28303 or
	  result__h28330 or result__h28357 or result__h28384)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28195;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28222;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28249;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28276;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28303;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28330;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28357;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 =
	      result__h28384;
    endcase
  end
  always@(rg_addr or
	  result__h27959 or
	  result__h27989 or
	  result__h28016 or
	  result__h28043 or
	  result__h28070 or
	  result__h28097 or result__h28124 or result__h28151)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h27959;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h27989;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28016;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28043;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28070;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28097;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28124;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 =
	      result__h28151;
    endcase
  end
  always@(rg_addr or result__h28670 or result__h28697)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34 =
	      result__h28670;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34 =
	      result__h28697;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34 =
		   64'd0;
    endcase
  end
  always@(rg_addr or result__h28735 or result__h28762)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35 =
	      result__h28735;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35 =
	      result__h28762;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34 or
	  rg_addr or
	  master_xactor_f_rd_data$D_OUT or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35)
  begin
    case (rg_f3)
      3'b0:
	  ld_val__h27899 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1110;
      3'b001:
	  ld_val__h27899 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1138;
      3'b010:
	  ld_val__h27899 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result8670_0x4_re_ETC__q34;
      3'b011:
	  ld_val__h27899 =
	      (rg_addr[2:0] == 3'h0) ?
		master_xactor_f_rd_data$D_OUT[66:3] :
		64'd0;
      3'b100:
	  ld_val__h27899 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1126;
      3'b101:
	  ld_val__h27899 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1146;
      3'b110:
	  ld_val__h27899 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result8735_0x4_re_ETC__q35;
      3'd7: ld_val__h27899 = 64'd0;
    endcase
  end
  always@(rg_addr or result__h32013 or result__h32041)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265 =
	      result__h32013;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265 =
	      result__h32041;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31821 or
	  result__h31849 or result__h31877 or result__h31905)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 =
	      result__h31821;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 =
	      result__h31849;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 =
	      result__h31877;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 =
	      result__h31905;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31696 or
	  result__h31724 or result__h31752 or result__h31780)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 =
	      result__h31696;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 =
	      result__h31724;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 =
	      result__h31752;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 =
	      result__h31780;
      default: IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 =
		   64'd0;
    endcase
  end
  always@(rg_addr or
	  result__h31455 or
	  result__h31483 or
	  result__h31511 or
	  result__h31539 or
	  result__h31567 or
	  result__h31595 or result__h31623 or result__h31651)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31455;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31483;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31511;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31539;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31567;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31595;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31623;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 =
	      result__h31651;
    endcase
  end
  always@(rg_addr or
	  result__h30334 or
	  result__h31242 or
	  result__h31270 or
	  result__h31298 or
	  result__h31326 or
	  result__h31354 or result__h31382 or result__h31410)
  begin
    case (rg_addr[2:0])
      3'h0:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h30334;
      3'h1:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31242;
      3'h2:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31270;
      3'h3:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31298;
      3'h4:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31326;
      3'h5:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31354;
      3'h6:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31382;
      3'h7:
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 =
	      result__h31410;
    endcase
  end
  always@(rg_addr or result__h31946 or result__h31974)
  begin
    case (rg_addr[2:0])
      3'h0:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50 =
	      result__h31946;
      3'h4:
	  CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50 =
	      result__h31974;
      default: CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50 =
		   64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 or
	  CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265)
  begin
    case (rg_f3)
      3'b0:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219;
      3'b001:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247;
      3'b010:
	  w1__h30139 =
	      CASE_rg_addr_BITS_2_TO_0_0x0_result1946_0x4_re_ETC__q50;
      3'b011:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266;
      3'b100:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235;
      3'b101:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255;
      3'b110:
	  w1__h30139 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265;
      3'd7: w1__h30139 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 or
	  w1___1__h30214 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265)
  begin
    case (rg_f3)
      3'b0:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219;
      3'b001:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247;
      3'b010: w1__h30143 = w1___1__h30214;
      3'b011:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266;
      3'b100:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235;
      3'b101:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255;
      3'b110:
	  w1__h30143 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265;
      3'd7: w1__h30143 = 64'd0;
    endcase
  end
  always@(rg_f3 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247 or
	  w10139_BITS_31_TO_0__q51 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255 or
	  IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265)
  begin
    case (rg_f3)
      3'b0:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1219;
      3'b001:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_SEX_ETC___d1247;
      3'b010:
	  new_ld_val__h30105 =
	      { {32{w10139_BITS_31_TO_0__q51[31]}},
		w10139_BITS_31_TO_0__q51 };
      3'b011:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_IF__ETC___d1266;
      3'b100:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1235;
      3'b101:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1255;
      3'b110:
	  new_ld_val__h30105 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_0_C_ETC___d1265;
      3'd7: new_ld_val__h30105 = 64'd0;
    endcase
  end
  always@(rg_amo_funct7 or
	  new_st_val__h32134 or
	  new_st_val__h30246 or
	  w2__h30145 or
	  new_st_val__h32106 or
	  new_st_val__h32114 or
	  new_st_val__h32110 or
	  new_st_val__h32129 or new_st_val__h32118 or new_st_val__h32123)
  begin
    case (rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h30151 = new_st_val__h30246;
      5'b00001: _theResult_____2__h30151 = w2__h30145;
      5'b00100: _theResult_____2__h30151 = new_st_val__h32106;
      5'b01000: _theResult_____2__h30151 = new_st_val__h32114;
      5'b01100: _theResult_____2__h30151 = new_st_val__h32110;
      5'b10000: _theResult_____2__h30151 = new_st_val__h32129;
      5'b11000: _theResult_____2__h30151 = new_st_val__h32118;
      5'b11100: _theResult_____2__h30151 = new_st_val__h32123;
      default: _theResult_____2__h30151 = new_st_val__h32134;
    endcase
  end
  always@(rg_f3 or IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_1_E_ETC___d593)
  begin
    case (rg_f3)
      3'b0, 3'b001, 3'b010, 3'b011, 3'b100, 3'b101, 3'b110:
	  CASE_rg_f3_0b0_IF_rg_addr_6_BITS_2_TO_0_13_EQ__ETC__q52 =
	      IF_rg_addr_6_BITS_2_TO_0_13_EQ_0x0_14_THEN_1_E_ETC___d593;
      3'd7: CASE_rg_f3_0b0_IF_rg_addr_6_BITS_2_TO_0_13_EQ__ETC__q52 = 64'd0;
    endcase
  end
  always@(x1_avValue_pa__h5906 or ram_word64_set$DOB or new_st_val__h18553)
  begin
    case (x1_avValue_pa__h5906[2:0])
      3'h0:
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53 =
	      { ram_word64_set$DOB[63:32], new_st_val__h18553[31:0] };
      3'h4:
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53 =
	      { new_st_val__h18553[31:0], ram_word64_set$DOB[31:0] };
      default: CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53 =
		   ram_word64_set$DOB;
    endcase
  end
  always@(rg_f3 or
	  ram_word64_set$DOB or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754 or
	  IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763 or
	  CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53 or
	  new_st_val__h18553)
  begin
    case (rg_f3)
      3'b0:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d754;
      3'b001:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 =
	      IF_IF_rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_6_ETC___d763;
      3'b010:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 =
	      CASE_x1_avValue_pa906_BITS_2_TO_0_0x0_ram_word_ETC__q53;
      3'b011:
	  IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 =
	      new_st_val__h18553;
      default: IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772 =
		   ram_word64_set$DOB;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_verbosity <= `BSV_ASSIGNMENT_DELAY dmem_not_imem ? 4'd3 : 4'd0;
	crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY 11'd0;
	ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY 6'd0;
	rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 5'd0;
      end
    else
      begin
        if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (crg_sb_to_load_delay$EN)
	  crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY
	      crg_sb_to_load_delay$D_IN;
	if (ctr_wr_rsps_pending_crg$EN)
	  ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
	      ctr_wr_rsps_pending_crg$D_IN;
	if (rg_cset_in_cache$EN)
	  rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY rg_cset_in_cache$D_IN;
	if (rg_lower_word32_full$EN)
	  rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY
	      rg_lower_word32_full$D_IN;
	if (rg_lrsc_valid$EN)
	  rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY rg_lrsc_valid$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_addr$EN) rg_addr <= `BSV_ASSIGNMENT_DELAY rg_addr$D_IN;
    if (rg_amo_funct7$EN)
      rg_amo_funct7 <= `BSV_ASSIGNMENT_DELAY rg_amo_funct7$D_IN;
    if (rg_error_during_refill$EN)
      rg_error_during_refill <= `BSV_ASSIGNMENT_DELAY
	  rg_error_during_refill$D_IN;
    if (rg_exc_code$EN) rg_exc_code <= `BSV_ASSIGNMENT_DELAY rg_exc_code$D_IN;
    if (rg_f3$EN) rg_f3 <= `BSV_ASSIGNMENT_DELAY rg_f3$D_IN;
    if (rg_ld_val$EN) rg_ld_val <= `BSV_ASSIGNMENT_DELAY rg_ld_val$D_IN;
    if (rg_lower_word32$EN)
      rg_lower_word32 <= `BSV_ASSIGNMENT_DELAY rg_lower_word32$D_IN;
    if (rg_lrsc_pa$EN) rg_lrsc_pa <= `BSV_ASSIGNMENT_DELAY rg_lrsc_pa$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_op$EN) rg_op <= `BSV_ASSIGNMENT_DELAY rg_op$D_IN;
    if (rg_pa$EN) rg_pa <= `BSV_ASSIGNMENT_DELAY rg_pa$D_IN;
    if (rg_priv$EN) rg_priv <= `BSV_ASSIGNMENT_DELAY rg_priv$D_IN;
    if (rg_pte_pa$EN) rg_pte_pa <= `BSV_ASSIGNMENT_DELAY rg_pte_pa$D_IN;
    if (rg_satp$EN) rg_satp <= `BSV_ASSIGNMENT_DELAY rg_satp$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_st_amo_val$EN)
      rg_st_amo_val <= `BSV_ASSIGNMENT_DELAY rg_st_amo_val$D_IN;
    if (rg_word64_set_in_cache$EN)
      rg_word64_set_in_cache <= `BSV_ASSIGNMENT_DELAY
	  rg_word64_set_in_cache$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_verbosity = 4'hA;
    crg_sb_to_load_delay = 11'h2AA;
    ctr_wr_rsps_pending_crg = 4'hA;
    rg_addr = 64'hAAAAAAAAAAAAAAAA;
    rg_amo_funct7 = 7'h2A;
    rg_cset_in_cache = 6'h2A;
    rg_error_during_refill = 1'h0;
    rg_exc_code = 4'hA;
    rg_f3 = 3'h2;
    rg_ld_val = 64'hAAAAAAAAAAAAAAAA;
    rg_lower_word32 = 32'hAAAAAAAA;
    rg_lower_word32_full = 1'h0;
    rg_lrsc_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_lrsc_valid = 1'h0;
    rg_mstatus_MXR = 1'h0;
    rg_op = 2'h2;
    rg_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_priv = 2'h2;
    rg_pte_pa = 64'hAAAAAAAAAAAAAAAA;
    rg_satp = 64'hAAAAAAAAAAAAAAAA;
    rg_sstatus_SUM = 1'h0;
    rg_st_amo_val = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 5'h0A;
    rg_word64_set_in_cache = 9'h0AA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	begin
	  v__h3270 = $stime;
	  #0;
	end
    v__h3264 = v__h3270 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	$display("%0d: ERROR: CreditCounter: overflow", v__h3264);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  ctr_wr_rsps_pending_crg == 4'd15)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", f_fabric_write_reqs$D_OUT[127:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x__h2842);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", mem_req_wr_data_wdata__h3021);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", mem_req_wr_data_wstrb__h3022);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fabric_send_write_req &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  cfg_verbosity != 4'd0 &&
	  !f_reset_reqs$D_OUT)
	begin
	  v__h4424 = $stime;
	  #0;
	end
    v__h4418 = v__h4424 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  cfg_verbosity != 4'd0 &&
	  !f_reset_reqs$D_OUT)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		   v__h4418,
		   "D_MMU_Cache",
		   $signed(32'd64),
		   $signed(32'd1));
	else
	  $display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		   v__h4418,
		   "I_MMU_Cache",
		   $signed(32'd64),
		   $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  f_reset_reqs$D_OUT)
	begin
	  v__h4525 = $stime;
	  #0;
	end
    v__h4519 = v__h4525 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && rg_cset_in_cache == 6'd63 &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  f_reset_reqs$D_OUT)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_reset: Flushed", v__h4519, "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_reset: Flushed", v__h4519, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h4978 = $stime;
	  #0;
	end
    v__h4972 = v__h4978 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		   v__h4972,
		   "D_MMU_Cache",
		   rg_addr);
	else
	  $display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		   v__h4972,
		   "I_MMU_Cache",
		   rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_satp[63:60] != 4'd0)
	$display("        Priv:%0d  SATP:{mode %0d asid %0h pa %0h}  VA:%0h.%0h.%0h",
		 rg_priv,
		 rg_satp[63:60],
		 rg_satp[59:44],
		 satp_pa__h1897,
		 rg_addr[29:21],
		 rg_addr[20:12],
		 rg_addr[11:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("        eaddr = {CTag 0x%0h  CSet 0x%0h  Word64 0x%0h  Byte 0x%0h}",
		 rg_addr[63:12],
		 rg_addr[11:6],
		 rg_addr[5:3],
		 rg_addr[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("        CSet 0x%0x: (state, tag):", rg_addr[11:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(" (");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  ram_state_and_ctag_cset$DOB[52])
	$write("CTAG_CLEAN");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !ram_state_and_ctag_cset$DOB[52])
	$write("CTAG_EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  ram_state_and_ctag_cset$DOB[52])
	$write(", 0x%0x", ram_state_and_ctag_cset$DOB[51:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !ram_state_and_ctag_cset$DOB[52])
	$write(", --");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(" 0x%0x", ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    TLB result: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d368)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d371)
	$write("VM_XLATE_EXCEPTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1___d86 &&
	  rg_satp[63:60] == 4'd8 &&
	  !tlb$lookup[130])
	$write("VM_XLATE_TLB_MISS");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", x1_avValue_exc_code__h5907);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pte_modified: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d383)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h6693, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$display("    fa_record_pte_A_D_updates:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("      ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("TLB_Lookup_Result { ", "hit: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", tlb$lookup[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pte_level: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", tlb$lookup[65:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pte_pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", tlb$lookup[63:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("      ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d429)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d432)
	$write("VM_XLATE_EXCEPTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", x1_avValue_exc_code__h5907);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pte_modified: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d432)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d429)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write(", ", "pte: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("'h%h", value__h6693, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  rg_priv_5_ULE_0b1_6_AND_rg_satp_8_BITS_63_TO_6_ETC___d393 &&
	  NOT_cfg_verbosity_read__9_ULT_2_20___d421)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d446)
	$display("    => IO_REQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d608)
	begin
	  v__h14688 = $stime;
	  #0;
	end
    v__h14682 = v__h14688 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d608)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h14682,
		   "D_MMU_Cache",
		   rg_addr,
		   word64__h7214,
		   64'd0);
	else
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h14682,
		   "I_MMU_Cache",
		   rg_addr,
		   word64__h7214,
		   64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d621)
	$display("        AMO LR: reserving PA 0x%0h", x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d608)
	$display("        Read-hit: addr 0x%0h word64 0x%0h",
		 rg_addr,
		 word64__h7214);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d627)
	$display("        Read Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d633)
	$display("        AMO LR: cache refill: cancelling LR/SC reservation for PA 0x%0h",
		 rg_lrsc_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d795)
	$display("        ST: cancelling LR/SC reservation for PA",
		 x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d801)
	$display("        AMO SC: fail: reserved addr 0x%0h, this address 0x%0h",
		 rg_lrsc_pa,
		 x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d807)
	$display("        AMO SC: fail due to invalid LR/SC reservation");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d813)
	$display("        AMO SC result = %0d", lrsc_result__h15065);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819)
	$display("        Write-Cache-Hit: pa 0x%0h word64 0x%0h",
		 x1_avValue_pa__h5906,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819)
	$write("        New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819)
	$write(" 0x%0x",
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d707);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d819)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  (!rg_priv_5_ULE_0b1___d86 || rg_satp[63:60] != 4'd8 ||
	   tlb$lookup[130]) &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d824)
	$display("        Write-Cache-Miss: pa 0x%0h word64 0x%0h",
		 x1_avValue_pa__h5906,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d831)
	$display("        Write-Cache-Hit/Miss: eaddr 0x%0h word64 0x%0h",
		 rg_addr,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d831)
	$display("        => rl_write_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d837)
	begin
	  v__h18333 = $stime;
	  #0;
	end
    v__h18327 = v__h18333 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d837)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h18327,
		   "D_MMU_Cache",
		   rg_addr,
		   64'd1,
		   64'd0);
	else
	  $display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		   v__h18327,
		   "I_MMU_Cache",
		   rg_addr,
		   64'd1,
		   64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d837)
	$display("        AMO SC: Fail response for addr 0x%0h", rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d844)
	$display("        AMO Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$display("        AMO: addr 0x%0h amo_f7 0x%0h f3 %0d rs2_val 0x%0h",
		 rg_addr,
		 rg_amo_funct7,
		 rg_f3,
		 rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$display("          PA 0x%0h ", x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$display("          Cache word64 0x%0h, load-result 0x%0h",
		 word64__h7214,
		 word64__h7214);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$display("          0x%0h  op  0x%0h -> 0x%0h",
		 word64__h7214,
		 word64__h7214,
		 new_st_val__h18553);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$write("          New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_addr[5:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$write(" 0x%0x",
	       IF_rg_f3_09_EQ_0b0_10_THEN_IF_IF_rg_priv_5_ULE_ETC___d772);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d849)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_probe_and_immed_rsp &&
	  NOT_rg_priv_5_ULE_0b1_6_7_OR_NOT_rg_satp_8_BIT_ETC___d855)
	$display("        AMO_op: cancelling LR/SC reservation for PA",
		 x1_avValue_pa__h5906);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h21759 = $stime;
	  #0;
	end
    v__h21753 = v__h21759 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
		   v__h21753,
		   "D_MMU_Cache",
		   rg_addr);
	else
	  $display("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
		   v__h21753,
		   "I_MMU_Cache",
		   rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", lev_2_pte_pa_w64_fa__h21814);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_tlb_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	begin
	  v__h22677 = $stime;
	  #0;
	end
    v__h22671 = v__h22677 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h22671,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h22671,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	begin
	  v__h22434 = $stime;
	  #0;
	end
    v__h22428 = v__h22434 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
		   v__h22428,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
		   v__h22428,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$display("    Req for level 1 PTE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", lev_1_pte_pa_w64_fa__h22711);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d941)
	begin
	  v__h22965 = $stime;
	  #0;
	end
    v__h22959 = v__h22965 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d941)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
		   v__h22959,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
		   v__h22959,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  master_xactor_f_rd_data$D_OUT[3] &&
	  (master_xactor_f_rd_data$D_OUT[4] ||
	   !master_xactor_f_rd_data$D_OUT[5]) &&
	  (master_xactor_f_rd_data$D_OUT[6] ||
	   master_xactor_f_rd_data$D_OUT[4]) &&
	  (master_xactor_f_rd_data$D_OUT[30:22] != 9'd0 ||
	   master_xactor_f_rd_data$D_OUT[21:13] != 9'd0))
	$display("    Invalid PTE: PPN[1] or PPN[0] is not zero; page fault %0d",
		 exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d953)
	begin
	  v__h23077 = $stime;
	  #0;
	end
    v__h23071 = v__h23077 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d953)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
		   v__h23071,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
		   v__h23071,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d953)
	$display("    Addr Space megapage pa: 0x%0h", lev_1_PTN_pa__h22707);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h22606 = $stime;
	  #0;
	end
    v__h22600 = v__h22606 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_2 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h22600,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
	else
	  $display("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h22600,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	begin
	  v__h23710 = $stime;
	  #0;
	end
    v__h23704 = v__h23710 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h23704,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h23704,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	begin
	  v__h23470 = $stime;
	  #0;
	end
    v__h23464 = v__h23470 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
		   v__h23464,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
		   v__h23464,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$display("    Req for level 0 PTE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", lev_0_pte_pa_w64_fa__h23744);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d988)
	begin
	  v__h24110 = $stime;
	  #0;
	end
    v__h24104 = v__h24110 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d988)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
		   v__h24104,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
		   v__h24104,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d988)
	$display("    Addr Space megapage pa: 0x%0h", lev_1_PTN_pa__h22707);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d994)
	begin
	  v__h23998 = $stime;
	  #0;
	end
    v__h23992 = v__h23998 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d994)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
		   v__h23992,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
		   v__h23992,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  master_xactor_f_rd_data$D_OUT[3] &&
	  (master_xactor_f_rd_data$D_OUT[4] ||
	   !master_xactor_f_rd_data$D_OUT[5]) &&
	  (master_xactor_f_rd_data$D_OUT[6] ||
	   master_xactor_f_rd_data$D_OUT[4]) &&
	  master_xactor_f_rd_data$D_OUT[21:13] != 9'd0)
	$display("    Invalid PTE: PPN [0] is not zero; page fault %0d",
		 exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h23639 = $stime;
	  #0;
	end
    v__h23633 = v__h23639 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_1 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h23633,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
	else
	  $display("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h23633,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	begin
	  v__h24581 = $stime;
	  #0;
	end
    v__h24575 = v__h24581 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d915)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h24575,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
		   v__h24575,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	begin
	  v__h24652 = $stime;
	  #0;
	end
    v__h24646 = v__h24652 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d925)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
		   v__h24646,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
		   v__h24646,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa,
		   exc_code___1__h6268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d1019)
	begin
	  v__h24734 = $stime;
	  #0;
	end
    v__h24728 = v__h24734 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d1019)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
		   v__h24728,
		   "D_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
		   v__h24728,
		   "I_MMU_Cache",
		   rg_addr,
		   master_xactor_f_rd_data$D_OUT[66:3],
		   rg_pte_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data_first__75_BITS_2_TO_1__ETC___d1019)
	$display("    Addr Space page pa: 0x%0h", lev_1_PTN_pa__h22707);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h24510 = $stime;
	  #0;
	end
    v__h24504 = v__h24510 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptw_level_0 &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h24504,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
	else
	  $display("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
		   v__h24504,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pte_pa,
		   access_exc_code__h2578);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h24861 = $stime;
	  #0;
	end
    v__h24855 = v__h24861 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_cache_refill: ",
		   v__h24855,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_start_cache_refill: ",
		   v__h24855,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", cline_fabric_addr__h24914);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd7);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'b011);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_cache_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    Victim way %0d; => CACHE_REFILL", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	begin
	  v__h25619 = $stime;
	  #0;
	end
    v__h25613 = v__h25619 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_cache_refill_rsps_loop:",
		   v__h25613,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_cache_refill_rsps_loop:",
		   v__h25613,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h25841 = $stime;
	  #0;
	end
    v__h25835 = v__h25841 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		   v__h25835,
		   "D_MMU_Cache",
		   access_exc_code__h2578);
	else
	  $display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		   v__h25835,
		   "I_MMU_Cache",
		   access_exc_code__h2578);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  rg_word64_set_in_cache[2:0] == 3'd7 &&
	  (master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 ||
	   rg_error_during_refill) &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => MODULE_EXCEPTION_RSP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  rg_word64_set_in_cache[2:0] == 3'd7 &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !rg_error_during_refill &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => CACHE_REREQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$display("        Updating Cache word64_set 0x%0h, word64_in_cline %0d) old => new",
		 rg_word64_set_in_cache,
		 rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(" 0x%0x", ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       rg_addr[11:6],
	       rg_word64_set_in_cache[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write(" 0x%0x", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_cache_refill_rsps_loop &&
	  NOT_cfg_verbosity_read__9_ULE_2_038___d1039)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_rereq && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 rg_addr[11:6],
		 rg_addr[11:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h27440 = $stime;
	  #0;
	end
    v__h27434 = v__h27440 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h27434,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_read_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h27434,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h29691);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h27790 = $stime;
	  #0;
	end
    v__h27784 = v__h27790 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h27784,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h27784,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h28890 = $stime;
	  #0;
	end
    v__h28884 = v__h28890 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h28884,
		   "D_MMU_Cache",
		   rg_addr,
		   ld_val__h27899);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h28884,
		   "I_MMU_Cache",
		   rg_addr,
		   ld_val__h27899);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h28997 = $stime;
	  #0;
	end
    v__h28991 = v__h28997 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		   v__h28991,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		   v__h28991,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_maintain_io_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29102 = $stime;
	  #0;
	end
    v__h29096 = v__h29102 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_maintain_io_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h29096,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_ld_val);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h29096,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_ld_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29182 = $stime;
	  #0;
	end
    v__h29176 = v__h29182 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_write_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29176,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_write_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29176,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_write_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29392 = $stime;
	  #0;
	end
    v__h29386 = v__h29392 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_AMO_SC_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29386,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_AMO_SC_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29386,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    FAIL due to I/O address.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_SC_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29510 = $stime;
	  #0;
	end
    v__h29504 = v__h29510 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_op_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h29504,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_AMO_op_req; f3 0x%0h vaddr %0h  paddr %0h",
		   v__h29504,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", value__h29691);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 2'b01);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_op_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29804 = $stime;
	  #0;
	end
    v__h29798 = v__h29804 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h29798,
		   "D_MMU_Cache",
		   rg_addr,
		   rg_pa);
	else
	  $display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		   v__h29798,
		   "I_MMU_Cache",
		   rg_addr,
		   rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Rd_Data { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[70:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_rd_data$D_OUT[2:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  master_xactor_f_rd_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40 &&
	  !master_xactor_f_rd_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h29979 = $stime;
	  #0;
	end
    v__h29973 = v__h29979 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29973,
		   "D_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
	else
	  $display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		   v__h29973,
		   "I_MMU_Cache",
		   rg_f3,
		   rg_addr,
		   rg_pa,
		   rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h32238 = $stime;
	  #0;
	end
    v__h32232 = v__h32238 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h32232,
		   "D_MMU_Cache",
		   rg_addr,
		   new_ld_val__h30105);
	else
	  $display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		   v__h32232,
		   "I_MMU_Cache",
		   rg_addr,
		   new_ld_val__h30105);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h30075 = $stime;
	  #0;
	end
    v__h30069 = v__h30075 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_io_AMO_read_rsp &&
	  master_xactor_f_rd_data$D_OUT[2:1] != 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		   v__h30069,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		   v__h30069,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h32845 = $stime;
	  #0;
	end
    v__h32839 = v__h32845 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $write("%0d: %s.rl_discard_write_rsp: pending %0d ",
		 v__h32839,
		 "D_MMU_Cache",
		 $unsigned(b__h21713));
	else
	  $write("%0d: %s.rl_discard_write_rsp: pending %0d ",
		 v__h32839,
		 "I_MMU_Cache",
		 $unsigned(b__h21713));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("AXI4_Wr_Resp { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[5:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] == 2'b0 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	begin
	  v__h32806 = $stime;
	  #0;
	end
    v__h32800 = v__h32806 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		   v__h32800,
		   "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		   v__h32800,
		   "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("AXI4_Wr_Resp { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[5:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", master_xactor_f_wr_resp$D_OUT[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_discard_write_rsp &&
	  master_xactor_f_wr_resp$D_OUT[1:0] != 2'b0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_reset && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h4055 = $stime;
	  #0;
	end
    v__h4049 = v__h4055 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_start_reset && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.rl_start_reset", v__h4049, "D_MMU_Cache");
	else
	  $display("%0d: %s.rl_start_reset", v__h4049, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h33194 = $stime;
	  #0;
	end
    v__h33188 = v__h33194 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $write("%0d: %s.req: op:", v__h33188, "D_MMU_Cache");
	else
	  $write("%0d: %s.req: op:", v__h33188, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op == 2'd0)
	$write("CACHE_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op == 2'd1)
	$write("CACHE_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_op != 2'd0 &&
	  req_op != 2'd1)
	$write("CACHE_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(" f3:%0d addr:0x%0h st_value:0x%0h priv:",
	       req_f3,
	       req_addr,
	       req_st_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b0)
	$write("U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b01)
	$write("S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv == 2'b11)
	$write("M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40 && req_priv != 2'b0 &&
	  req_priv != 2'b01 &&
	  req_priv != 2'b11)
	$write("RESERVED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$write(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h",
	       req_sstatus_SUM,
	       req_mstatus_MXR,
	       req_satp,
	       "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && !cfg_verbosity_read__9_ULE_1___d40)
	$display("    amo_funct7 = 0x%0h", req_amo_funct7);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req &&
	  req_f3_BITS_1_TO_0_351_EQ_0b0_352_OR_req_f3_BI_ETC___d1381 &&
	  !cfg_verbosity_read__9_ULE_1___d40)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 req_addr[11:6],
		 req_addr[11:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_tlb_flush && !cfg_verbosity_read__9_ULE_1___d40)
	begin
	  v__h34348 = $stime;
	  #0;
	end
    v__h34342 = v__h34348 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_tlb_flush && !cfg_verbosity_read__9_ULE_1___d40)
	if (dmem_not_imem)
	  $display("%0d: %s.tlb_flush", v__h34342, "D_MMU_Cache");
	else
	  $display("%0d: %s.tlb_flush", v__h34342, "I_MMU_Cache");
  end
  // synopsys translate_on
endmodule  // mkMMU_Cache

