InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 2100 1 2101
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5644 2109 7753
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 9394 7759 17153
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2625 17158 19783
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6624 19788 26412
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 775 26418 27193
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 919 27197 28116
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4755 28119 32874
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2010 32877 34887
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3354 34894 38248
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3714 38254 41968
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5735 41972 47707
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 628 47713 48341
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5701 48343 54044
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 3611 54048 57659
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 674 57665 58339
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2783 58344 61127
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1114 61135 62249
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1563 62253 63816
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1093 63819 64912
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1983 64917 66900
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2036 66904 68940
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1536 68944 70480
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1005 70486 71491
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 648 71496 72144
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1027 72146 73173
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1146 73176 74322
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1405 74325 75730
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 840 75733 76573
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1368 76577 77945
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1662 77948 79610
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 897 79614 80511
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1006 80515 81521
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 648 81528 82176
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2125 82179 84304
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3117 84310 87427
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 2782 87432 90214
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 843 90218 91061
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2087 91064 93151
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2386 93155 95541
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 702 95545 96247
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1817 96249 98066
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 910 98070 98980
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 755 98982 99737
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 757 99741 100498
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1236 100500 101736
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 755 101738 102493
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1602 102495 104097
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1747 104101 105848
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 942 105852 106794
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1076 106796 107872
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 650 107875 108525
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5932 108528 114460
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1342 114464 115806
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5782 115809 121591
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3714 121594 125308
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 636 125312 125948
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 605 125952 126557
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1768 126560 128328
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1298 128331 129629
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2120 129632 131752
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2897 131755 134652
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1188 134656 135844
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1181 135848 137029
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2265 137032 139297
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2313 139325 141638
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2492 141709 144201
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1183 144204 145387
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1181 145390 146571
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1188 146575 147763
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2278 147766 150044
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1185 150048 151233
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2116 151236 153352
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2612 153355 155967
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1193 155972 157165
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1179 157169 158348
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2282 158352 160634
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2863 160637 163500
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2458 163503 165961
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1404 165965 167369
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1424 167374 168798
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1190 168800 169990
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2033 169994 172027
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1182 172030 173212
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2081 173215 175296
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2363 175300 177663
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1182 177677 178859
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1186 178900 180086
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2101 180090 182191
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2325 182193 184518
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2411 184522 186933
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1218 186937 188155
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1416 188158 189574
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1191 189578 190769
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1830 190773 192603
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1182 192606 193788
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2141 193792 195933
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2365 195937 198302
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1271 198305 199576
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1182 199580 200762
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2098 200791 202889
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2982 202892 205874
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3021 205878 208899
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1182 208902 210084
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1236 210086 211322
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1184 211325 212509
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2170 212512 214682
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1182 214686 215868
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2086 215872 217958
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2341 217961 220302
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2747 220305 223052
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1182 223056 224238
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2167 224242 226409
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2300 226411 228711
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2467 228715 231182
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 231187 232363
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 232366 233542
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1280 233544 234824
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2513 234827 237340
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 237343 238519
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2082 238523 240605
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2943 240704 243647
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1182 243651 244833
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1182 244837 246019
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2033 246023 248056
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2297 248059 250356
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3158 250359 253517
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1188 253520 254708
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 254713 255887
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1189 255926 257115
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1810 257119 258929
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 258933 260109
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2106 260123 262229
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2586 262232 264818
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1432 264822 266254
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1440 266259 267699
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2271 267704 269975
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2295 269977 272272
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2467 272449 274916
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1424 274920 276344
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1424 276348 277772
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1295 277775 279070
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1178 279074 280252
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1175 280256 281431
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 281435 282610
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2652 282614 285266
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2775 285269 288044
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1177 288047 289224
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1174 289227 290401
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1175 290405 291580
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 291584 292760
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1240 292764 294004
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1179 294008 295187
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1179 295191 296370
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1176 296373 297549
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 297552 298729
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 298733 299908
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1174 299911 301085
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 301089 302263
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1174 302267 303441
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1431 303444 304875
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 304878 306050
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1400 306054 307454
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1180 307457 308637
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 308640 309815
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 309818 310992
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1174 310996 312170
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1263 312173 313436
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1174 313440 314614
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 314617 315793
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 315797 316972
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 316975 318148
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 318151 319325
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1175 319329 320504
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1173 320509 321682
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1206 321699 322905
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 322909 324084
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1183 324086 325269
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 325272 326446
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 326449 327625
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1176 327629 328805
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1171 328808 329979
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1175 329983 331158
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 331162 332334
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1299 332338 333637
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1170 333641 334811
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1172 334816 335988
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1173 335992 337165
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1178 337170 338348
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 338352 339524
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1172 339528 340700
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1181 340703 341884
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1203 341889 343092
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 343095 343097
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 343099 343099
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 343100 343101
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 343102 343103
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 343104 343104
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 343105 343105
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 343106 343106
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1172 343107 344279
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1182 344282 345464
InceptionV4/Logits/Logits/weights CPU 1 345468 345469
InceptionV4/Logits/Logits/MatMul CPU 20838 345470 366308
InceptionV4/Logits/Logits/biases CPU 0 366321 366321
InceptionV4/Logits/Logits/BiasAdd OpenCL 1860 366323 368183
InceptionV4/Logits/Predictions OpenCL 3634 368186 371820
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1424 0 1424
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5556 1428 6984
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8782 6989 15771
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2063 15779 17842
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5479 17850 23329
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 859 23334 24193
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 940 24197 25137
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5101 25141 30242
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1247 30246 31493
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2327 31497 33824
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2951 33828 36779
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5292 36783 42075
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 513 42079 42592
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5244 42595 47839
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 722 47845 48567
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1108 48570 49678
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 885 49681 50566
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 50571 51743
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 2113 51745 53858
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 856 53860 54716
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1895 54720 56615
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2281 56617 58898
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1091 58901 59992
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1785 59995 61780
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1154 61783 62937
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 62939 64112
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 819 64115 64934
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1514 64938 66452
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 925 66456 67381
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3837 67385 71222
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3942 71228 75170
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 678 75174 75852
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 866 75857 76723
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1501 76730 78231
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 922 78237 79159
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1213 79162 80375
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1165 80378 81543
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1185 81545 82730
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2008 82733 84741
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1693 84744 86437
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 826 86440 87266
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 967 87270 88237
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1936 88241 90177
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 982 90180 91162
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 799 91165 91964
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1442 91968 93410
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 822 93413 94235
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1325 94238 95563
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1649 95565 97214
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 950 97217 98167
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 997 98170 99167
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1113 99170 100283
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5748 100286 106034
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1356 106037 107393
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5445 107397 112842
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2918 112844 115762
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1180 115766 116946
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1179 116950 118129
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1822 118133 119955
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1448 120314 121762
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2077 121766 123843
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2303 123847 126150
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 126153 127327
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 127331 128504
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2372 128508 130880
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3167 130888 134055
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3075 134059 137134
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 137138 138310
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 138314 139489
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1181 139493 140674
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1796 140677 142473
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 142477 143650
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2084 143654 145738
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2824 145742 148566
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 148571 149748
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1684 149751 151435
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2123 151438 153561
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2272 153564 155836
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2935 155840 158775
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1203 158780 159983
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1201 159987 161188
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1221 161194 162415
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1793 162418 164211
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 164214 165391
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2823 165394 168217
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2331 168220 170551
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 170554 171726
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 171729 172905
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2060 172909 174969
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2290 174972 177262
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3219 177265 180484
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 180487 181658
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1169 181662 182831
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1177 182834 184011
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1787 184015 185802
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 185805 186980
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2530 186984 189514
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2316 189518 191834
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 191837 193013
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1175 193017 194192
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2289 194195 196484
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2295 196486 198781
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3129 198785 201914
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 201918 203089
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1170 203093 204263
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1176 204266 205442
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1801 205445 207246
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 207250 208423
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2197 208427 210624
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2832 210627 213459
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 213463 214636
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1174 214640 215814
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2303 215817 218120
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2282 218124 220406
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2394 220410 222804
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 222808 223979
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1416 223982 225398
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1178 225402 226580
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1840 226584 228424
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2006 228428 230434
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3186 230440 233626
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3623 233632 237255
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2042 237261 239303
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2046 239306 241352
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3861 241357 245218
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3187 245223 248410
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2522 248416 250938
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1179 250941 252120
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 252124 253301
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1186 253314 254500
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1789 254504 256293
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 256297 257474
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2062 257478 259540
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2608 259544 262152
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1586 262155 263741
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1175 263746 264921
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2119 264925 267044
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2357 267046 269403
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2631 269406 272037
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 272041 273214
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1424 273218 274642
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1178 274645 275823
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1172 275827 276999
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1174 277002 278176
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 278180 279354
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3264 279358 282622
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2648 282626 285274
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1677 285278 286955
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1178 287037 288215
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1213 288220 289433
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 289436 290613
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 290617 291793
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 291799 292976
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1175 292980 294155
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1173 294159 295332
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1382 295336 296718
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1174 296722 297896
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1182 297899 299081
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1179 299084 300263
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1171 300266 301437
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1176 301442 302618
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 302622 303793
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 303796 304970
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1182 304974 306156
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1390 306159 307549
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 307553 308727
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 308730 309907
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1174 309911 311085
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1177 311089 312266
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 312270 313445
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 313450 314625
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1179 314629 315808
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1172 315811 316983
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1436 316987 318423
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1176 318427 319603
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1183 319606 320789
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1172 320794 321966
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1181 321969 323150
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 323154 324329
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 324332 325504
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1174 325509 326683
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1173 326687 327860
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1239 327864 329103
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 329106 330280
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 330286 331461
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1177 331464 332641
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1176 332646 333822
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1174 333827 335001
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1172 335005 336177
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 336179 337351
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 337355 338529
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1193 338533 339726
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1174 339730 340904
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 340908 340909
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 340910 340911
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 340912 340913
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 340915 340915
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 340917 340917
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 340918 340919
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 340919 340920
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1174 340921 342095
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1181 342098 343279
InceptionV4/Logits/Logits/weights CPU 0 343281 343281
InceptionV4/Logits/Logits/MatMul CPU 7968 343283 351251
InceptionV4/Logits/Logits/biases CPU 0 351260 351260
InceptionV4/Logits/Logits/BiasAdd OpenCL 2146 351262 353408
InceptionV4/Logits/Predictions OpenCL 10002 353414 363416
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1253 1 1254
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5206 1258 6464
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8168 6468 14636
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2873 14641 17514
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5947 17521 23468
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1214 23475 24689
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1463 24692 26155
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5341 26158 31499
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1855 31502 33357
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2610 33362 35972
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2701 35974 38675
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5901 38678 44579
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 749 44585 45334
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5186 45340 50526
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1537 50532 52069
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1228 52073 53301
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1200 53307 54507
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 54513 55688
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1184 55692 56876
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 56880 58055
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1185 58058 59243
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1776 59246 61022
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1361 61025 62386
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1309 62388 63697
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1190 63700 64890
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 64893 66070
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 66074 67247
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1183 67250 68433
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 68436 69611
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1184 69615 70799
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2235 70802 73037
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 73040 74216
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1171 74220 75391
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1183 75396 76579
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 76582 77755
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 77758 78931
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1187 78935 80122
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 80125 81300
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1288 81303 82591
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2074 82594 84668
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 84671 85846
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 85849 87024
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1177 87027 88204
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1172 88208 89380
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 89385 90556
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1186 90559 91745
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1420 91747 93167
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1185 93170 94355
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2010 94359 96369
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 96372 97542
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 97545 98721
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1178 98725 99903
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5281 99907 105188
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 105192 106369
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5754 106373 112127
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2993 112130 115123
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1176 115127 116303
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1178 116307 117485
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1807 117489 119296
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 119300 120471
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2086 120475 122561
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2317 122565 124882
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 124887 126064
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1199 126068 127267
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2190 127271 129461
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2296 129468 131764
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2466 131768 134234
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 134237 135409
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1420 135412 136832
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1183 136836 138019
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1816 138022 139838
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 139842 141018
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2135 141022 143157
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2551 143160 145711
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 145715 146893
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 146897 148070
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2301 148074 150375
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2792 150378 153170
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2399 153176 155575
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1169 155580 156749
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1417 156752 158169
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1180 158171 159351
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1785 159355 161140
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 161144 162320
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2127 162324 164451
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2314 164456 166770
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 166773 167948
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1177 167951 169128
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2290 169132 171422
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2937 171425 174362
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2942 174367 177309
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1181 177312 178493
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 178496 179672
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1178 179675 180853
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3339 180856 184195
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1788 184200 185988
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2953 185992 188945
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3513 188950 192463
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3150 192468 195618
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2074 195624 197698
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3939 197703 201642
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3357 201647 205004
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2412 205007 207419
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 207423 208596
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 208600 209774
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1180 209777 210957
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 210960 213368
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1230 213376 214606
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2025 214608 216633
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2294 216636 218930
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1440 218933 220373
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1175 220376 221551
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2317 221554 223871
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2345 223874 226219
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2391 226223 228614
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 228618 229789
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1409 229792 231201
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1179 231203 232382
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1942 232386 234328
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 234332 235509
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2124 235513 237637
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2558 237640 240198
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 240201 241375
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1223 241379 242602
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2078 242605 244683
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2294 244687 246981
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2442 246985 249427
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 249430 250601
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1413 250605 252018
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1188 252027 253215
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1816 253218 255034
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 255037 256211
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2054 256215 258269
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2332 258273 260605
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1417 260609 262026
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1193 262030 263223
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2232 263227 265459
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2294 265462 267756
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2408 267760 270168
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1241 270172 271413
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1395 271417 272812
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1179 272815 273994
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1181 273998 275179
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1177 275183 276360
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 276364 277535
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3169 277539 280708
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2936 280711 283647
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1188 283650 284838
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1170 284841 286011
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1176 286015 287191
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 287194 288368
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1170 288371 289541
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1174 289545 290719
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1173 290724 291897
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1300 291901 293201
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 293204 294377
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 294381 295556
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1175 295559 296734
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 296738 297912
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1173 297916 299089
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1173 299093 300266
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 300270 301441
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1209 301445 302654
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1180 302658 303838
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1171 303842 305013
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2290 305016 307306
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1174 307310 308484
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1172 308487 309659
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1171 309662 310833
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1170 310835 312005
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1309 312009 313318
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 313321 314494
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1173 314498 315671
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1176 315674 316850
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1174 316855 318029
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 318033 319205
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 319209 320386
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1181 320389 321570
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 321573 322748
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1179 322751 323930
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1178 323934 325112
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1177 325116 326293
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1171 326296 327467
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 327471 328643
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1173 328647 329820
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1172 329823 330995
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1173 330999 332172
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1377 332176 333553
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1170 333556 334726
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1166 334730 335896
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1396 335900 337296
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1178 337298 338476
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1172 338479 339651
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 339655 339656
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 339657 339657
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 339659 339660
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 339661 339662
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 339663 339663
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 339664 339664
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 339665 339665
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1174 339666 340840
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1181 340843 342024
InceptionV4/Logits/Logits/weights CPU 1 342026 342027
InceptionV4/Logits/Logits/MatMul CPU 6750 342029 348779
InceptionV4/Logits/Logits/biases CPU 0 348789 348789
InceptionV4/Logits/Logits/BiasAdd OpenCL 1270 348790 350060
InceptionV4/Logits/Predictions OpenCL 3722 350063 353785
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1174 1 1175
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 6502 1179 7681
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 14194 7686 21880
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3317 21888 25205
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5234 25214 30448
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1192 30452 31644
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 31648 32825
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5387 32828 38215
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1298 38218 39516
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2754 39519 42273
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2754 42277 45031
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 4882 45034 49916
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1177 49920 51097
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5285 51101 56386
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1186 56391 57577
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1178 57583 58761
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 58766 59941
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 59947 61120
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1185 61124 62309
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1171 62312 63483
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1185 63486 64671
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1736 64675 66411
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1186 66415 67601
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1888 67605 69493
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1182 69497 70679
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 70682 71855
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 71860 73031
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1188 73034 74222
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 74224 75396
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1192 75400 76592
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1751 76595 78346
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 78350 79523
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 79527 80702
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1179 80708 81887
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 81891 83068
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 83071 84245
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1184 84248 85432
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1322 85435 86757
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 86761 87948
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1858 87951 89809
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 89812 90984
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 90988 92162
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1182 92166 93348
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 93352 94526
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 94530 95704
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1187 95708 96895
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 96899 98072
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1186 98076 99262
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1870 99265 101135
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 101138 102310
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 102313 103489
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1179 103493 104672
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5867 104675 110542
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1178 110546 111724
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5896 111728 117624
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3700 117628 121328
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2846 121332 124178
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1231 124184 125415
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3134 125420 128554
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1925 128559 130484
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3362 130489 133851
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3234 133858 137092
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2156 137097 139253
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2062 139259 141321
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3244 141326 144570
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2395 144578 146973
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3007 146976 149983
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1177 149987 151164
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 151168 152343
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1185 152345 153530
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1895 153533 155428
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1204 155430 156634
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2152 156637 158789
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2296 158793 161089
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 161092 162269
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1177 162272 163449
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2381 163453 165834
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2289 165837 168126
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2417 168130 170547
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1178 170551 171729
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 171732 172905
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1184 172908 174092
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2522 174095 176617
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 176621 177795
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3362 177799 181161
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2293 181165 183458
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 183461 184634
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1749 184637 186386
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3461 186393 189854
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3175 189858 193033
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3391 193039 196430
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2082 196434 198516
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2268 198521 200789
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2088 200796 202884
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3010 202891 205901
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1391 205907 207298
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2361 207302 209663
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2336 209667 212003
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1363 212006 213369
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1712 213371 215083
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2156 215086 217242
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2308 217245 219553
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2455 219557 222012
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1390 222015 223405
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 223409 224583
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1218 224587 225805
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1814 225808 227622
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1181 227625 228806
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2067 228808 230875
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2358 230878 233236
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2905 233239 236144
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1180 236147 237327
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2124 237332 239456
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2291 239459 241750
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2440 241753 244193
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 244198 245372
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 245375 246548
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1184 246552 247736
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1791 247740 249531
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 249534 250710
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2080 250714 252794
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2334 252797 255131
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1742 255135 256877
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1179 256880 258059
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2093 258063 260156
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2282 260160 262442
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2413 262445 264858
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1333 264861 266194
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 266198 267374
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1187 267384 268571
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1824 268575 270399
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 270403 271578
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2033 271580 273613
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2387 273617 276004
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1212 276008 277220
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1180 277224 278404
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2223 278408 280631
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2301 280634 282935
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2409 282938 285347
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1184 285350 286534
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 286538 287714
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1189 287718 288907
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1656 288911 290567
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1178 290570 291748
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 291753 292930
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2633 292934 295567
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2898 295571 298469
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1386 298472 299858
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1174 299862 301036
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1177 301040 302217
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 302220 303395
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1180 303398 304578
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1408 304583 305991
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 2101 305994 308095
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1237 308100 309337
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 309342 310520
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1179 310522 311701
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1172 311704 312876
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1175 312879 314054
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1179 314057 315236
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1205 315240 316445
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 316448 317622
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 317627 318802
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1185 318806 319991
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 319994 321167
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 321171 322346
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1176 322350 323526
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1176 323529 324705
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1215 324709 325924
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1179 325927 327106
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1186 327111 328297
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1175 328301 329476
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1176 329480 330656
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1177 330660 331837
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1175 331841 333016
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 333020 334193
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 334197 335374
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1191 335377 336568
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 336572 337749
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 337752 338928
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 338932 340109
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1352 340113 341465
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1282 341469 342751
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1899 342754 344653
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1185 344658 345843
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1175 345846 347021
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 347025 348199
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1177 348203 349380
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1174 349384 350558
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 350561 351731
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 351734 352909
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1180 352911 354091
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1171 354095 355266
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 355270 355272
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 355273 355274
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 355275 355276
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 355277 355278
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 355279 355280
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 355281 355281
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 355282 355282
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1313 355284 356597
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1181 356599 357780
InceptionV4/Logits/Logits/weights CPU 1 357783 357784
InceptionV4/Logits/Logits/MatMul CPU 7446 357785 365231
InceptionV4/Logits/Logits/biases CPU 0 365237 365237
InceptionV4/Logits/Logits/BiasAdd OpenCL 1816 365238 367054
InceptionV4/Logits/Predictions OpenCL 3522 367061 370583
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1316 1 1317
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5996 1319 7315
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8801 7320 16121
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3131 16126 19257
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 7110 19262 26372
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 716 26378 27094
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1126 27100 28226
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5903 28230 34133
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1540 34138 35678
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2796 35682 38478
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3046 38482 41528
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5200 41531 46731
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 960 46735 47695
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4877 47698 52575
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 524 52579 53103
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 802 53106 53908
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1319 53912 55231
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1460 55236 56696
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1653 56700 58353
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1104 58356 59460
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1628 59464 61092
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2772 61095 63867
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1869 63870 65739
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1283 65742 67025
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 915 67029 67944
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1288 67947 69235
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1179 69238 70417
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1189 70421 71610
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 71613 72785
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3303 72787 76090
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3586 76094 79680
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2081 79685 81766
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 706 81771 82477
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2773 82483 85256
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5693 85261 90954
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1207 90960 92167
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 2178 92173 94351
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1116 94354 95470
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1652 95474 97126
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1957 97129 99086
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1168 99089 100257
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1286 100260 101546
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 905 101549 102454
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1316 102459 103775
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1306 103778 105084
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1699 105087 106786
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1108 106789 107897
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1635 107902 109537
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1904 109540 111444
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1155 111447 112602
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1407 112606 114013
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 472 114016 114488
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5985 114492 120477
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1586 120481 122067
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5945 122070 128015
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3627 128019 131646
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1215 131652 132867
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1348 132872 134220
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1796 134228 136024
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 136028 137202
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2106 137205 139311
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3546 139315 142861
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1239 142866 144105
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1178 144108 145286
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2042 145289 147331
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2335 147339 149674
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2692 149678 152370
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 152373 153547
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1169 153551 154720
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1180 154725 155905
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1796 155908 157704
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 157708 158885
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2685 158889 161574
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2607 161577 164184
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 164187 165364
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1174 165368 166542
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2073 166545 168618
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2293 168622 170915
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2739 170919 173658
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 173662 174834
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1171 174838 176009
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1182 176013 177195
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2343 177198 179541
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 179545 180721
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2069 180725 182794
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3234 182797 186031
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1428 186035 187463
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 187466 188639
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2219 188643 190862
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2840 190866 193706
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2462 193711 196173
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2641 196176 198817
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 198821 199996
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1179 199999 201178
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3245 201181 204426
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1208 204431 205639
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2237 205642 207879
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2302 207882 210184
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 210188 211363
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 211367 212540
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2221 212543 214764
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2300 214768 217068
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2434 217071 219505
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 219508 220680
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1422 220684 222106
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1184 222110 223294
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1811 223297 225108
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 225112 226283
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2068 226287 228355
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2339 228359 230698
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1584 230701 232285
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1233 232290 233523
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2111 233527 235638
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2298 235642 237940
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2402 237944 240346
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1248 240350 241598
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1398 241602 243000
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1178 243003 244181
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1806 244186 245992
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 245996 247168
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2085 247172 249257
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2340 249260 251600
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1228 251603 252831
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1308 252834 254142
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2217 254146 256363
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2292 256365 258657
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2371 258660 261031
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1232 261035 262267
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1424 262271 263695
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1443 263707 265150
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2405 265153 267558
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 267562 268735
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2060 268738 270798
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2780 270803 273583
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 273586 274763
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1172 274767 275939
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2304 275942 278246
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2276 278250 280526
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2535 280530 283065
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1524 283068 284592
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1185 284595 285780
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1185 285783 286968
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 286971 288146
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1174 288150 289324
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 289328 290499
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3652 290503 294155
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3308 294159 297467
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1174 297470 298644
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1171 298648 299819
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1177 299822 300999
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 301002 302176
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1407 302179 303586
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1175 303588 304763
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1175 304767 305942
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1175 305946 307121
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 307125 308300
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2753 308304 311057
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1179 311060 312239
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1179 312243 313422
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1187 313426 314613
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1189 314617 315806
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1285 315812 317097
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 945 317101 318046
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1191 318049 319240
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 319243 320420
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 320424 321599
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1172 321603 322775
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1178 322779 323957
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1182 323960 325142
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 325145 326323
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1179 326327 327506
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1176 327510 328686
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1437 328690 330127
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1176 330131 331307
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1176 331310 332486
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1290 332490 333780
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 333783 334960
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1181 334963 336144
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 336147 337320
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 337323 338499
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1174 338504 339678
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1348 339682 341030
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1176 341034 342210
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 342213 343388
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1185 343391 344576
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1178 344578 345756
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1176 345760 346936
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1174 346940 348114
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1175 348118 349293
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 349296 350470
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1397 350474 351871
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1216 351873 353089
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1172 353093 354265
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 354268 354269
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 354271 354271
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 354273 354273
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 354274 354275
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 354276 354277
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 354277 354278
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 354280 354280
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1175 354282 355457
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1184 355459 356643
InceptionV4/Logits/Logits/weights CPU 1 356646 356647
InceptionV4/Logits/Logits/MatMul CPU 7546 356648 364194
InceptionV4/Logits/Logits/biases CPU 1 364204 364205
InceptionV4/Logits/Logits/BiasAdd OpenCL 1255 364206 365461
InceptionV4/Logits/Predictions OpenCL 3632 365463 369095
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 2365 1 2366
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5180 2370 7550
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8103 7554 15657
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3124 15661 18785
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5155 18791 23946
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 686 23950 24636
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1441 24640 26081
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5376 26084 31460
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 31463 32639
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2496 32643 35139
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2757 35144 37901
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5064 37904 42968
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 3825 42973 46798
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5637 46807 52444
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1274 52456 53730
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1180 53734 54914
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1178 54917 56095
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 56101 57275
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1190 57279 58469
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 58472 59650
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1247 59654 60901
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1815 60905 62720
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1178 62723 63901
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 63905 65082
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1183 65086 66269
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 66272 67446
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 67450 68625
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1186 68628 69814
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 69817 70994
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 70997 72184
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1744 72188 73932
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 73935 75109
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 75112 76285
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1186 76292 77478
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 77483 78658
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 78662 79838
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1249 79841 81090
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 81093 82265
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1192 82270 83462
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1838 83466 85304
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 85307 86483
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 86487 87663
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1180 87667 88847
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 88851 90027
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1292 90031 91323
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1194 91326 92520
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 92524 93700
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1188 93702 94890
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1918 94893 96811
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 96814 97984
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1178 97987 99165
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1182 99168 100350
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5260 100353 105613
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1427 105617 107044
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5302 107047 112349
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2991 112353 115344
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1175 115349 116524
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1179 116527 117706
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1804 117710 119514
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 119517 120691
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2222 120694 122916
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2927 122920 125847
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1332 125852 127184
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1644 127187 128831
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2686 128835 131521
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2299 131528 133827
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2452 133831 136283
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 136287 137462
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 137465 138639
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1181 138643 139824
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2082 139827 141909
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 141914 143090
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2090 143094 145184
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2300 145189 147489
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 147493 148668
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1177 148671 149848
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3592 149851 153443
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2292 153447 155739
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2386 155743 158129
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1228 158134 159362
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 159365 160538
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1182 160542 161724
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1784 161727 163511
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 163515 164689
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2082 164693 166775
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2333 166778 169111
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1282 169114 170396
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1177 170400 171577
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2126 171580 173706
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2301 173709 176010
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2395 176014 178409
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1219 178412 179631
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 179634 180811
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1222 180814 182036
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1800 182039 183839
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 183842 185018
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2073 185021 187094
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2336 187097 189433
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1610 189436 191046
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1180 191050 192230
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2131 192234 194365
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2297 194369 196666
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2414 196669 199083
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1224 199086 200310
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1350 200314 201664
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1179 201666 202845
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1793 202847 204640
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 204643 205819
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2068 205823 207891
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2345 207895 210240
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1868 210243 212111
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1178 212115 213293
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2165 213298 215463
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2299 215466 217765
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2388 217769 220157
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1264 220161 221425
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 221429 222606
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1182 222609 223791
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1787 223795 225582
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 225586 226760
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2079 226764 228843
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2304 228846 231150
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 231153 232330
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1206 232334 233540
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2017 233543 235560
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2291 235564 237855
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2418 237859 240277
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1178 240281 241459
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1408 241463 242871
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1185 242883 244068
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1809 244071 245880
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 245884 247060
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2060 247064 249124
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2391 249128 251519
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1209 251522 252731
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1174 252736 253910
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2041 253914 255955
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2294 255958 258252
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2431 258256 260687
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1269 260691 261960
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 261965 263142
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1181 263146 264327
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1172 264331 265503
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1175 265506 266681
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1170 266687 267857
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2558 267860 270418
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2660 270422 273082
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1178 273085 274263
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1171 274266 275437
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1181 275440 276621
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 276624 277800
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 277804 278979
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1179 278983 280162
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1175 280167 281342
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1183 281346 282529
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 282532 283709
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1173 283713 284886
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 284889 286062
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 286066 287240
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1172 287243 288415
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1173 288419 289592
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1174 289595 290769
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 290773 291947
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1184 291951 293135
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 293138 294312
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 294316 295490
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 295495 296672
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1177 296676 297853
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1176 297858 299034
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 299037 300213
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1443 300217 301660
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1176 301663 302839
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1173 302843 304016
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1177 304020 305197
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1173 305201 306374
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2418 306377 308795
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 308801 309977
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1182 309981 311163
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1171 311166 312337
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 312341 313512
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1176 313515 314691
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1172 314694 315866
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1186 315869 317055
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1171 317058 318229
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 318233 319408
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 319411 320584
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1177 320588 321765
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1176 321769 322945
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1172 322949 324121
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1169 324124 325293
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1171 325298 326469
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1179 326472 327651
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1172 327655 328827
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 328832 328832
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 328834 328834
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 328835 328836
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 328837 328838
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 328839 328840
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 328841 328841
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 328842 328842
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1171 328843 330014
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1184 330017 331201
InceptionV4/Logits/Logits/weights CPU 0 331204 331204
InceptionV4/Logits/Logits/MatMul CPU 6500 331205 337705
InceptionV4/Logits/Logits/biases CPU 0 337711 337711
InceptionV4/Logits/Logits/BiasAdd OpenCL 1255 337714 338969
InceptionV4/Logits/Predictions OpenCL 3892 338976 342868
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1221 1 1222
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 4884 1225 6109
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8284 6111 14395
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2583 14400 16983
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5402 16986 22388
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 942 22392 23334
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1307 23338 24645
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5148 24648 29796
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1329 29799 31128
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2792 31131 33923
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3661 33927 37588
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5720 37592 43312
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 994 43315 44309
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4785 44313 49098
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1178 49102 50280
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1175 50284 51459
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 51463 52640
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 52647 53819
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1961 53822 55783
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 55785 56963
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 56966 58153
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2284 58156 60440
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1177 60443 61620
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 61624 62800
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1181 62803 63984
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1328 63987 65315
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1432 65319 66751
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1190 66755 67945
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 67948 69121
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1186 69124 70310
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1865 70312 72177
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 72180 73352
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 73356 74532
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1188 74537 75725
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1428 75729 77157
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4209 77160 81369
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1186 81371 82557
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 82560 83735
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 83738 84925
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2008 84928 86936
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1471 86938 88409
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 88413 89590
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1181 89594 90775
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 90778 91953
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 91957 93128
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1184 93131 94315
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 94318 95494
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2079 95497 97576
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2488 97578 100066
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 100069 101239
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 101242 102417
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1180 102420 103600
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5618 103604 109222
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 109226 110403
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6236 110406 116642
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3060 116645 119705
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1464 119711 121175
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1226 121181 122407
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1879 122411 124290
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1221 124296 125517
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2125 125522 127647
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2335 127652 129987
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3160 129991 133151
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 133155 134331
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3079 134336 137415
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2971 137421 140392
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2439 140396 142835
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 142838 144011
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1179 144013 145192
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1178 145196 146374
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1810 146378 148188
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 148192 149366
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2146 149371 151517
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2304 151521 153825
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 153830 155006
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1178 155010 156188
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2254 156193 158447
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2292 158450 160742
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2444 160747 163191
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 163196 164369
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1435 164372 165807
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1183 165809 166992
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1806 166996 168802
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 168805 169979
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2092 169982 172074
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2337 172078 174415
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2113 174419 176532
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 176536 177712
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2091 177715 179806
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2289 179809 182098
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2447 182102 184549
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1211 184552 185763
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2274 185766 188040
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1183 188043 189226
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2647 189229 191876
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 191878 193050
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2174 193053 195227
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3118 195230 198348
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 198351 199525
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1170 199529 200699
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2213 200703 202916
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2861 202920 205781
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2465 205784 208249
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1169 208253 209422
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1437 209426 210863
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1180 210866 212046
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1801 212050 213851
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 213855 215026
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2255 215031 217286
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2305 217290 219595
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 219599 220773
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 220778 221951
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2060 221955 224015
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2331 224019 226350
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2433 226354 228787
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 228791 229962
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1415 229966 231381
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1179 231384 232563
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1801 232567 234368
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1180 234370 235550
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2060 235553 237613
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2346 237616 239962
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1585 239965 241550
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 241555 242731
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2104 242734 244838
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2342 244841 247183
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2404 247187 249591
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 249594 250766
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1421 250769 252190
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1179 252201 253380
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1835 253385 255220
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 255224 256401
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2125 256405 258530
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2345 258534 260879
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 260882 262055
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 262058 263231
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2375 263234 265609
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2376 265611 267987
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2406 267991 270397
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1247 270401 271648
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1398 271651 273049
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1182 273053 274235
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1181 274238 275419
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1174 275423 276597
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 276601 277778
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2555 277782 280337
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2649 280342 282991
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2854 282994 285848
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1174 285853 287027
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1175 287032 288207
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 288211 289385
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 289388 290562
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1171 290565 291736
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1171 291740 292911
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1176 292914 294090
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1698 294093 295791
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1178 295795 296973
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1172 296977 298149
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1177 298154 299331
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1174 299335 300509
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1171 300513 301684
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1169 301687 302856
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1394 302860 304254
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1180 304257 305437
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1172 305441 306613
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1171 306617 307788
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1172 307793 308965
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1173 308969 310142
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1172 310146 311318
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 311322 312496
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1173 312500 313673
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1440 313676 315116
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1263 315120 316383
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1176 316387 317563
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1172 317567 318739
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 318743 319914
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 319918 321092
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1182 321095 322277
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1173 322281 323454
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 323458 324632
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1377 324635 326012
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1176 326015 327191
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1174 327195 328369
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 328373 329548
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1175 329552 330727
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 330730 331903
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1173 331907 333080
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1177 333083 334260
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1204 334264 335468
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1336 335471 336807
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1176 336810 337986
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1178 337989 339167
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1170 339170 340340
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 340344 340345
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 340347 340347
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 340349 340350
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 340351 340352
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 340353 340353
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 340354 340354
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 340355 340356
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1176 340357 341533
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1178 341536 342714
InceptionV4/Logits/Logits/weights CPU 0 342718 342718
InceptionV4/Logits/Logits/MatMul CPU 6760 342719 349479
InceptionV4/Logits/Logits/biases CPU 1 349487 349488
InceptionV4/Logits/Logits/BiasAdd OpenCL 1259 349489 350748
InceptionV4/Logits/Predictions OpenCL 3429 350753 354182
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 2026 0 2026
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 6138 2030 8168
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8725 8172 16897
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2891 16902 19793
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5939 19798 25737
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1194 25740 26934
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1181 26938 28119
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5784 28122 33906
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1434 33910 35344
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3471 35349 38820
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2831 38824 41655
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5594 41659 47253
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1181 47256 48437
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4981 48440 53421
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1173 53425 54598
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1174 54601 55775
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 55779 56955
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1424 56960 58384
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1185 58388 59573
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 59577 60754
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 60757 61944
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1914 61947 63861
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 63863 65039
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 65042 66215
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1180 66219 67399
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1235 67403 68638
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1172 68641 69813
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1187 69815 71002
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 71005 72179
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 72182 73369
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1753 73371 75124
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 75127 76300
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1210 76304 77514
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1181 77520 78701
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1187 78704 79891
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 79895 81071
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1187 81075 82262
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 82264 83438
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1186 83442 84628
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1815 84630 86445
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1177 86448 87625
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 87629 88804
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1184 88808 89992
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 89995 91170
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 91173 92346
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1186 92349 93535
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 93537 94711
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 94714 95901
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2410 95903 98313
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1187 98316 99503
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 99507 100680
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1183 100684 101867
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9007 101869 110876
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1195 110883 112078
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5959 112082 118041
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3636 118044 121680
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1179 121684 122863
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1181 122866 124047
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1884 124050 125934
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1179 125938 127117
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2311 127121 129432
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3022 129436 132458
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 132463 133638
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1667 133642 135309
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3011 135314 138325
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3336 138334 141670
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3857 141675 145532
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2242 145538 147780
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2157 147786 149943
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2093 149948 152041
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3074 152047 155121
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2383 155127 157510
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2806 157516 160322
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2348 160327 162675
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 162679 163855
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1624 163858 165482
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2921 165486 168407
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2354 168410 170764
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2465 170768 173233
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 173236 174411
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1432 174415 175847
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1184 175850 177034
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3509 177038 180547
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2063 180553 182616
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2992 182621 185613
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3372 185619 188991
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2507 188996 191503
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2068 191508 193576
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3034 193582 196616
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3021 196622 199643
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3219 199648 202867
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2089 202872 204961
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2079 204966 207045
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2452 207051 209503
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3001 209511 212512
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2041 212518 214559
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3071 214565 217636
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3161 217640 220801
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2107 220806 222913
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2070 222918 224988
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4127 224994 229121
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3063 229125 232188
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3380 232194 235574
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1460 235578 237038
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1225 237044 238269
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1190 238272 239462
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1872 239465 241337
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 241340 242517
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2176 242521 244697
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2396 244700 247096
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 247099 248274
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1181 248278 249459
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2357 249463 251820
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2348 251823 254171
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2470 254176 256646
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1312 256651 257963
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 257966 259143
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1186 259146 260332
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1862 260336 262198
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 262201 263378
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2307 263381 265688
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3278 265692 268970
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2163 268973 271136
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1178 271139 272317
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2840 272320 275160
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2757 275164 277921
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2522 277925 280447
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1308 280450 281758
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 281762 282936
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1182 282947 284129
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2415 284132 286547
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 286551 287726
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2528 287730 290258
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2446 290262 292708
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 292711 293883
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1422 293887 295309
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3002 295312 298314
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2352 298318 300670
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2536 300674 303210
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 303214 304389
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1432 304392 305824
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1181 305827 307008
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1342 307010 308352
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1173 308355 309528
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 309532 310706
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2875 310710 313585
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2672 313590 316262
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1311 316265 317576
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1420 317580 319000
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1183 319004 320187
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1172 320190 321362
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 321366 322539
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 322543 323720
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 3094 323723 326817
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1177 326821 327998
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 328003 329177
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1192 329181 330373
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1175 330376 331551
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1173 331556 332729
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1176 332732 333908
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1178 333911 335089
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 335092 336263
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1274 336267 337541
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1183 337544 338727
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 338730 339906
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 339910 341085
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1173 341089 342262
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1178 342266 343444
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1176 343448 344624
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 344627 345802
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1174 345805 346979
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1291 346983 348274
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1244 348277 349521
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1179 349524 350703
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1177 350707 351884
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 351888 353061
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 353065 354240
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1184 354242 355426
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1176 355429 356605
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1178 356608 357786
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1181 357790 358971
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1176 358974 360150
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1175 360154 361329
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 361333 362507
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1178 362511 363689
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1173 363692 364865
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1178 364869 366047
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1177 366052 367229
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1180 367234 368414
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 368418 369593
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 369598 370771
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1181 370775 371956
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1170 371959 373129
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 373133 373134
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 373136 373136
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 373137 373138
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 373139 373140
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 373142 373142
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 373143 373143
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 373144 373145
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1174 373147 374321
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1180 374324 375504
InceptionV4/Logits/Logits/weights CPU 1 375507 375508
InceptionV4/Logits/Logits/MatMul CPU 6777 375510 382287
InceptionV4/Logits/Logits/biases CPU 0 382296 382296
InceptionV4/Logits/Logits/BiasAdd OpenCL 2220 382299 384519
InceptionV4/Logits/Predictions OpenCL 4013 384525 388538
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1245 1 1246
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 5324 1249 6573
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 8856 6577 15433
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2937 15437 18374
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6721 18380 25101
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 769 25107 25876
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1250 25880 27130
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5071 27133 32204
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1313 32207 33520
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2790 33524 36314
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3161 36318 39479
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5594 39482 45076
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2329 45080 47409
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 4867 47413 52280
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1537 52284 53821
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 890 53824 54714
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1292 54718 56010
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1352 56015 57367
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1747 57370 59117
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1271 59120 60391
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1607 60396 62003
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2115 62006 64121
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1169 64124 65293
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2772 65296 68068
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1319 68073 69392
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2003 69396 71399
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1262 71402 72664
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1791 72667 74458
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2318 74462 76780
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2585 76784 79369
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3344 79374 82718
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1303 82722 84025
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2365 84029 86394
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1081 86400 87481
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1293 87485 88778
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1085 88781 89866
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1670 89869 91539
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1104 91543 92647
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1619 92651 94270
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2030 94273 96303
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2127 96306 98433
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1300 98436 99736
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 908 99738 100646
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1182 100649 101831
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 101835 103011
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1190 103014 104204
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 104207 105380
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1221 105383 106604
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2150 106607 108757
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1182 108760 109942
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 109945 111120
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1179 111123 112302
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6395 112305 118700
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1433 118704 120137
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7328 120141 127469
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3964 127472 131436
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1175 131440 132615
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 1180 132618 133798
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2081 133802 135883
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 135887 137061
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2565 137064 139629
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3393 139633 143026
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 143031 144204
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1861 144208 146069
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2524 146072 148596
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2560 148604 151164
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4310 151169 155479
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2053 155484 157537
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1721 157542 159263
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1189 159267 160456
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2762 160459 163221
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 163224 164397
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2998 164401 167399
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2559 167402 169961
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 169964 171138
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1914 171141 173055
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2498 173059 175557
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2899 175560 178459
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3303 178463 181766
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 181771 182947
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 182950 184123
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1179 184127 185306
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3146 185309 188455
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1429 188459 189888
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2575 189892 192467
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2553 192471 195024
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 195028 196201
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2747 196204 198951
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2618 198954 201572
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2562 201576 204138
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4141 204142 208283
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2130 208289 210419
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2293 210424 212717
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2024 212722 214746
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3314 214752 218066
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2098 218071 220169
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3181 220173 223354
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3369 223359 226728
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1213 226733 227946
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1937 227949 229886
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3104 229889 232993
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2575 232996 235571
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2690 235574 238264
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 238269 239442
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1177 239445 240622
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1181 240624 241805
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2162 241808 243970
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 243974 245148
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2790 245152 247942
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2570 247945 250515
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 250519 251693
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1858 251697 253555
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2505 253560 256065
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2765 256069 258834
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3288 258838 262126
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 262130 263305
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 263308 264482
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1180 264485 265665
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3433 265669 269102
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2090 269108 271198
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3165 271205 274370
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4151 274375 278526
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2331 278531 280862
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1768 280868 282636
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3248 282642 285890
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2761 285894 288655
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2768 288660 291428
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1176 291432 292608
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 292613 293787
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1431 293798 295229
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2416 295234 297650
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1176 297654 298830
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2651 298833 301484
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2577 301487 304064
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 304068 305246
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3104 305250 308354
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3150 308358 311508
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2599 311511 314110
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3689 314114 317803
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1391 317806 319197
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1178 319200 320378
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1181 320381 321562
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 321565 322739
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1180 322742 323922
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4276 323926 328202
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3529 328208 331737
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4367 331742 336109
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1887 336115 338002
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2059 338007 340066
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 2078 340072 342150
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2076 342155 344231
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2212 344235 346447
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 2073 346452 348525
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 2125 348529 350654
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 2067 350660 352727
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2081 352731 354812
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2078 354816 356894
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2071 356899 358970
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1769 358976 360745
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1910 360751 362661
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 2062 362667 364729
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2109 364734 366843
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1233 366849 368082
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1197 368085 369282
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1471 369286 370757
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 370761 371934
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1175 371938 373113
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1179 373116 374295
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1179 374299 375478
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1431 375480 376911
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1176 376915 378091
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1179 378094 379273
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 3062 379277 382339
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1181 382343 383524
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1180 383527 384707
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1177 384711 385888
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1182 385892 387074
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1179 387077 388256
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1178 388259 389437
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 389440 390617
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1175 390621 391796
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1177 391798 392975
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1172 392978 394150
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 394154 395327
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1180 395331 396511
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1178 396515 397693
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1174 397697 398871
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1178 398874 400052
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1174 400056 401230
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1175 401233 402408
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1175 402413 403588
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1183 403591 404774
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1174 404778 405952
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 405955 405957
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 405959 405959
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 405961 405961
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 405963 405964
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 405965 405965
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 405966 405967
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 405968 405968
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1440 405969 407409
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1181 407412 408593
InceptionV4/Logits/Logits/weights CPU 1 408595 408596
InceptionV4/Logits/Logits/MatMul CPU 7378 408598 415976
InceptionV4/Logits/Logits/biases CPU 0 415982 415982
InceptionV4/Logits/Logits/BiasAdd OpenCL 1292 415985 417277
InceptionV4/Logits/Predictions OpenCL 3239 417284 420523
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 1171 0 1171
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 6510 1174 7684
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 11808 7689 19497
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2935 19501 22436
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6086 22440 28526
InceptionV4/InceptionV4/Mixed_3a/concat OpenCL 1192 28530 29722
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1182 29725 30907
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5721 30910 36631
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1368 36634 38002
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2932 38006 40938
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3169 40942 44111
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5687 44114 49801
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1178 49804 50982
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5341 50986 56327
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 1228 56332 57560
InceptionV4/InceptionV4/Mixed_5a/concat OpenCL 1222 57565 58787
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1217 58794 60011
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1220 60018 61238
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1237 61244 62481
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1230 62485 63715
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1605 63720 65325
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1836 65328 67164
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1711 67167 68878
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1213 68881 70094
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1183 70097 71280
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1175 71283 72458
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1271 72463 73734
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1188 73738 74926
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 74929 76102
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1182 76105 77287
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1893 77290 79183
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1171 79187 80358
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1173 80363 81536
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1283 81542 82825
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1177 82829 84006
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1179 84010 85189
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1188 85193 86381
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 86384 87559
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1183 87563 88746
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1908 88749 90657
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 90661 91834
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1174 91837 93011
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1188 93014 94202
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1171 94205 95376
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 95380 96553
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 1186 96557 97743
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1171 97746 98917
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1187 98921 100108
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1874 100111 101985
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 101988 103161
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1432 103164 104596
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1180 104600 105780
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 5842 105782 111624
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1884 111626 113510
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 5856 113515 119371
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 4975 119375 124350
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2001 124355 126356
InceptionV4/InceptionV4/Mixed_6a/concat OpenCL 2152 126364 128516
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3129 128524 131653
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2416 131661 134077
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3384 134085 137469
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3615 137474 141089
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1983 141095 143078
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2076 143084 145160
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2182 145163 147345
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2305 147352 149657
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2996 149660 152656
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1253 152659 153912
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1179 153916 155095
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1182 155098 156280
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1852 156283 158135
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 158139 159313
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2086 159316 161402
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3065 161406 164471
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1182 164476 165658
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1170 165661 166831
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2148 166835 168983
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2558 168986 171544
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2440 171547 173987
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1181 173996 175177
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1423 175180 176603
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1181 176605 177786
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1837 177789 179626
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1429 179629 181058
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2145 181062 183207
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2353 183211 185564
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 185568 186743
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 186746 187922
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2252 187926 190178
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2557 190181 192738
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2935 192742 195677
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1173 195679 196852
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1171 196855 198026
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1179 198029 199208
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1819 199211 201030
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1556 201033 202589
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2968 202593 205561
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2308 205565 207873
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 207877 209053
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1175 209056 210231
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2268 210235 212503
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2642 212506 215148
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2407 215152 217559
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 217562 218734
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1409 218737 220146
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1180 220149 221329
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1895 221332 223227
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1432 223231 224663
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2095 224667 226762
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2301 226765 229066
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1172 229070 230242
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1173 230247 231420
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2261 231424 233685
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2366 233689 236055
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2398 236058 238456
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 238460 239630
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1408 239633 241041
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1180 241044 242224
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2192 242228 244420
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1424 244424 245848
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2070 245852 247922
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2300 247926 250226
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 250230 251406
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1176 251409 252585
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2478 252589 255067
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2552 255071 257623
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2379 257626 260005
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 260009 261179
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1420 261184 262604
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1185 262615 263800
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1861 263804 265665
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1175 265669 266844
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2115 266849 268964
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2303 268967 271270
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1176 271273 272449
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1175 272452 273627
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2347 273631 275978
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2301 275982 278283
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2404 278286 280690
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 280694 281864
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1431 281867 283298
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1189 283301 284490
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 284494 285668
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 1433 285671 287104
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1229 287107 288336
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2944 288340 291284
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 2873 291288 294161
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1174 294164 295338
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1170 295341 296511
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1180 296515 297695
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1251 297699 298950
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1173 298952 300125
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1178 300130 301308
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1171 301312 302483
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat OpenCL 1180 302488 303668
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1179 303673 304852
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1178 304856 306034
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1171 306038 307209
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1171 307213 308384
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1175 308388 309563
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1176 309567 310743
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 310747 311919
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1285 311923 313208
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1178 313211 314389
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1171 314393 315564
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1177 315568 316745
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1177 316749 317926
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1356 317930 319286
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat OpenCL 1178 319291 320469
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1178 320472 321650
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1208 321653 322861
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1187 322865 324052
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1178 324056 325234
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1179 325238 326417
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1178 326421 327599
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1170 327603 328773
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1399 328779 330178
InceptionV4/InceptionV4/Mixed_7c/concat OpenCL 1180 330181 331361
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1174 331366 332540
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1174 332544 333718
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D OpenCL 1187 333722 334909
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D OpenCL 1175 334911 336086
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat OpenCL 1174 336090 337264
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1174 337267 338441
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1174 338444 339618
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1432 339622 341054
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1229 341058 342287
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 2048 342291 344339
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1176 344342 345518
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1172 345522 346694
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1171 346697 347868
InceptionV4/InceptionV4/Mixed_7d/concat OpenCL 1179 347871 349050
InceptionV4/Logits/AvgPool_1a/AvgPool OpenCL 1171 349054 350225
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 2 350228 350230
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 350231 350231
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 350233 350233
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 350235 350235
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 350236 350237
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 350238 350238
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 350239 350239
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1170 350240 351410
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape OpenCL 1179 351413 352592
InceptionV4/Logits/Logits/weights CPU 1 352595 352596
InceptionV4/Logits/Logits/MatMul CPU 6863 352597 359460
InceptionV4/Logits/Logits/biases CPU 1 359467 359468
InceptionV4/Logits/Logits/BiasAdd OpenCL 1264 359471 360735
InceptionV4/Logits/Predictions OpenCL 3533 360739 364272
