
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1737264                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486264                       # Number of bytes of host memory used
host_op_rate                                  2045835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1581.06                       # Real time elapsed on the host
host_tick_rate                              643115656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2746725807                       # Number of instructions simulated
sim_ops                                    3234598314                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2132337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4261195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 147757238                       # Number of branches fetched
system.switch_cpus.committedInsts           746725806                       # Number of instructions committed
system.switch_cpus.committedOps             877112757                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387293                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387293                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    277483971                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    274151109                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    107651543                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            34362744                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     758478673                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            758478673                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1189464312                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    663831514                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           154924510                       # Number of load instructions
system.switch_cpus.num_mem_refs             255504696                       # number of memory refs
system.switch_cpus.num_store_insts          100580186                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      43269232                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             43269232                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     54962099                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     32422601                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         548780230     62.57%     62.57% # Class of executed instruction
system.switch_cpus.op_class::IntMult         47254460      5.39%     67.95% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5039542      0.57%     68.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3332934      0.38%     68.91% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1371890      0.16%     69.07% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4544868      0.52%     69.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      5469712      0.62%     70.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          765518      0.09%     70.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        4745950      0.54%     70.84% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           302976      0.03%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::MemRead        154924510     17.66%     88.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       100580186     11.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          877112776                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3475                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2147884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2144405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4295772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2147880                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2115564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257850                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1871012                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16769                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2115564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3254653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3138875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6393528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6393528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    156424960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    149518464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    305943424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               305943424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2132333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2132333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2132333                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4237295445                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4014115855                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20053169003                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2128739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       531247                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4022369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2128737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6443652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6443658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    309923968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              309924480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2405732                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33004800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4553618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.473213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2402263     52.76%     52.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2147880     47.17%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3475      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4553618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2247366456                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4478338140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    139013248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         139013376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     17411584                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       17411584                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1086041                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1086042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       136028                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            136028                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    136715404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136715530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      17123776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            17123776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      17123776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    136715404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           153839306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    269086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2130071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002161058272                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        15188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        15188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3590156                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            254088                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1086042                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    136028                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2172084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  272056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 42011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 2970                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           100907                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           336159                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           316191                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           296721                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           145842                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            53936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            53861                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            52518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            39912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            63854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           42818                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           39690                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           66729                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          380090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           56037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           84808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            49015                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19106                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11342                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12186                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8929                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25590                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6678                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           20803                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           72140                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33175045273                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10650365000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73113914023                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15574.60                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34324.60                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1543949                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 182413                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.48                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               67.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2172084                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              272056                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1065770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1064303                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 15132                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 15191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 15190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 15189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 15189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 15189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 15189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 15191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 15191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 15188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       672777                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   228.225448                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   176.139891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   209.104115                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        13865      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       490496     72.91%     74.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        51613      7.67%     82.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18783      2.79%     85.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13508      2.01%     87.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38074      5.66%     93.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        37399      5.56%     98.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3564      0.53%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         5475      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       672777                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        15188                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    140.246576                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   110.286197                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   122.595225                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          2500     16.46%     16.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127         8363     55.06%     71.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191         2385     15.70%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255           71      0.47%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319            3      0.02%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          105      0.69%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         1028      6.77%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          632      4.16%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575           52      0.34%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           33      0.22%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           13      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        15188                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        15188                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.715762                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.699339                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.744327                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2280     15.01%     15.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             130      0.86%     15.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12414     81.74%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             355      2.34%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               9      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        15188                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             136324672                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2688704                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               17220288                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              139013376                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            17411584                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      134.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       16.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   136.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    17.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806684695                       # Total gap between requests
system.mem_ctrls0.avgGap                    832036.37                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    136324544                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     17220288                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 134071143.074011385441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 16935642.170376021415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2172082                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       272056                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  73113844023                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23528438279555                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33660.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  86483805.83                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2067565500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1098937125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5525917320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         664250220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    206244510180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    216774400320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      512641418265                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.167620                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 561633658416                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 421220442992                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2736069420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1454251590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9682803900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         740279520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    399687124740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     53875188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      548441554770                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       539.375992                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 136587471836                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 846266629572                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    133925120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         133925248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     15593216                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       15593216                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1046290                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1046291                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       121822                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            121822                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    131711381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            131711507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      15335465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            15335465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      15335465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    131711381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           147046972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    240727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2056674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002104734078                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        13588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        13588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3466128                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            227322                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1046291                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    121822                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2092582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  243644                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 35906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 2917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           342646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           306246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           296504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           144520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            62828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            59675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            41565                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            44536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           55308                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          375662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           53637                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           76083                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            45095                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            22432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            11546                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12033                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5513                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            25522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10025                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             5970                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5500                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           55526                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31418226052                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10283380000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            69980901052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15276.22                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34026.22                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1500932                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 159390                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.98                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.21                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2092582                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              243644                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1029013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1027663                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11413                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 11517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 13512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 13589                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 13591                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 13591                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 13589                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 13590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 13590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 13590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 13590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 13591                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 13591                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 13590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 13589                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 13588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 13588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 13588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       637052                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   230.800525                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   177.096391                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   212.350012                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13353      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       464560     72.92%     75.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        43838      6.88%     81.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        19509      3.06%     84.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11932      1.87%     86.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        38150      5.99%     92.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        36980      5.80%     98.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3407      0.53%     99.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         5323      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       637052                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        13588                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    151.354725                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   120.075127                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   130.676884                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          1301      9.57%      9.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127         7903     58.16%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         2439     17.95%     85.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          100      0.74%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319            5      0.04%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383           67      0.49%     86.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447          918      6.76%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511          686      5.05%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575           93      0.68%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            3      0.02%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           28      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           38      0.28%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959            5      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        13588                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        13588                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.714012                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.697327                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.750391                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2070     15.23%     15.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             106      0.78%     16.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           11060     81.40%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             344      2.53%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               8      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        13588                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             131627264                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2297984                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               15404672                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              133925248                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            15593216                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      129.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       15.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   131.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    15.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016805723093                       # Total gap between requests
system.mem_ctrls1.avgGap                    870468.63                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    131627136                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     15404672                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 129451381.719482257962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 15150037.719694973901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2092580                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       243644                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  69980831052                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23554014871228                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33442.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  96673896.63                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1859484480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           988339440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5114660460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         535373640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    201283618350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    220951542720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      510998856690                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       502.552210                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 572531409181                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 410322692227                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2689066800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1429272900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9570006180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         721069920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    398348466630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     55002607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      548026327230                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.967628                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 139526116637                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 843327984771                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        15553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15553                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        15553                       # number of overall hits
system.l2.overall_hits::total                   15553                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2132331                       # number of demand (read+write) misses
system.l2.demand_misses::total                2132333                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2132331                       # number of overall misses
system.l2.overall_misses::total               2132333                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 179292549801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179292722439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172638                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 179292549801                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179292722439                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2147884                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2147886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2147884                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2147886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.992759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.992759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84082.888539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84082.890636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        86319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84082.888539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84082.890636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              257850                       # number of writebacks
system.l2.writebacks::total                    257850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2132331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2132333                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2132331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2132333                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 161084658816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161084814024                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 161084658816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 161084814024                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.992759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.992759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75543.927662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75543.929594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75543.927662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75543.929594                       # average overall mshr miss latency
system.l2.replacements                        2405732                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       273397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           273397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       273397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       273397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1871010                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1871010                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2378                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16769                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1143023688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1143023688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.875803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 68162.901067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68162.901067                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    999491935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    999491935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.875803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59603.550301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59603.550301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77604                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2115562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2115562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 178149526113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178149526113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2128737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2128737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.993811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84209.078303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84209.078303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2115562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2115562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 160085166881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160085166881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.993811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75670.279047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75670.279047                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     2421350                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2405796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.006465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.642427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    56.357055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.119413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.880579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71082452                       # Number of tag accesses
system.l2.tags.data_accesses                 71082452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    746725824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2747015122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    746725824                       # number of overall hits
system.cpu.icache.overall_hits::total      2747015122                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176808                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176808                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176808                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    746725826                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2747016047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    746725826                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2747016047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        88404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   191.143784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       175140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       175140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       175140                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87570                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    746725824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2747015122                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176808                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    746725826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2747016047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        88404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   191.143784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       175140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2747016047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2969747.077838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.650862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.276323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107133626758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107133626758                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    248622657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        914864725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    248622657                       # number of overall hits
system.cpu.dcache.overall_hits::total       914864725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2146139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7735607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2146139                       # number of overall misses
system.cpu.dcache.overall_misses::total       7735607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 183773542146                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183773542146                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 183773542146                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183773542146                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    250768796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    922600332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    250768796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    922600332                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85629.841378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23756.835391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85629.841378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23756.835391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1203915                       # number of writebacks
system.cpu.dcache.writebacks::total           1203915                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2146139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2146139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2146139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2146139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 181983662220                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181983662220                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 181983662220                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181983662220                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008558                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008558                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002326                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84795.841378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84795.841378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84795.841378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84795.841378                       # average overall mshr miss latency
system.cpu.dcache.replacements                7742030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    150788148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       553083720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2126992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7356130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 182569772817                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 182569772817                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    152915140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    560439850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85834.724727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24818.725718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2126992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2126992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 180795861489                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180795861489                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85000.724727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85000.724727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     97834509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      361781005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1203769329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1203769329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     97853656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    362160482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62869.866245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3172.179945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1187800731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1187800731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62035.866245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62035.866245                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2725153                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8652961                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1745                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6679                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    140692047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    140692047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2726898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8659640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000640                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000771                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80625.814900                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21064.837101                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1745                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1745                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    139236717                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    139236717                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 79791.814900                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79791.814900                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2726898                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8659640                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2726898                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8659640                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           939919612                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7742286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.400787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.061251                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.938048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30085169870                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30085169870                       # Number of data accesses

---------- End Simulation Statistics   ----------
