ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"TFTSHIELD_1_SPIM_1_INT.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.TFTSHIELD_1_SPIM_1_TX_ISR,"ax",%progbits
  19              		.align	2
  20              		.global	TFTSHIELD_1_SPIM_1_TX_ISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	TFTSHIELD_1_SPIM_1_TX_ISR, %function
  24              	TFTSHIELD_1_SPIM_1_TX_ISR:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1_INT.c"
   1:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * File Name: TFTSHIELD_1_SPIM_1_INT.c
   3:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Version 2.40
   4:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
   5:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Description:
   6:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  This file provides all Interrupt Service Routine (ISR) for the SPI Master
   7:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  component.
   8:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
   9:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Note:
  10:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  None.
  11:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  12:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** ********************************************************************************
  13:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *******************************************************************************/
  18:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  19:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** #include "TFTSHIELD_1_SPIM_1_PVT.h"
  20:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  21:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /* User code required at start of ISR */
  22:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /* `#START TFTSHIELD_1_SPIM_1_ISR_START_DEF` */
  23:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  24:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /* `#END` */
  25:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  26:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  27:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /*******************************************************************************
  28:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Function Name: TFTSHIELD_1_SPIM_1_TX_ISR
  29:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** ********************************************************************************
  30:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  31:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Summary:
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 2


  32:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  Interrupt Service Routine for TX portion of the SPI Master.
  33:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  34:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Parameters:
  35:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  None.
  36:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  37:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Return:
  38:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  None.
  39:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  40:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Global variables:
  41:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
  42:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  have been written down in the TX software buffer.
  43:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
  44:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  have been read from the TX software buffer, modified when exist data to
  45:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  sending and FIFO Not Full.
  46:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE] - used to store
  47:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  data to sending.
  48:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  All described above Global variables are used when Software Buffer is used.
  49:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
  50:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *******************************************************************************/
  51:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** CY_ISR(TFTSHIELD_1_SPIM_1_TX_ISR)
  52:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** {
  27              		.loc 1 52 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  53:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  54:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         uint8 tmpStatus;
  55:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  56:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  57:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* User code required at start of ISR */
  58:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#START TFTSHIELD_1_SPIM_1_TX_ISR_START` */
  59:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  60:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#END` */
  61:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  62:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  63:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         /* Check if TX data buffer is not empty and there is space in TX FIFO */
  64:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         while(TFTSHIELD_1_SPIM_1_txBufferRead != TFTSHIELD_1_SPIM_1_txBufferWrite)
  65:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         {
  66:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
  67:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             TFTSHIELD_1_SPIM_1_swStatusTx = tmpStatus;
  68:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  69:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             if(0u != (TFTSHIELD_1_SPIM_1_swStatusTx & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL))
  70:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             {
  71:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 if(0u == TFTSHIELD_1_SPIM_1_txBufferFull)
  72:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 {
  73:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                    TFTSHIELD_1_SPIM_1_txBufferRead++;
  74:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  75:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     if(TFTSHIELD_1_SPIM_1_txBufferRead >= TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE)
  76:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     {
  77:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                         TFTSHIELD_1_SPIM_1_txBufferRead = 0u;
  78:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     }
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 3


  79:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 }
  80:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 else
  81:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 {
  82:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     TFTSHIELD_1_SPIM_1_txBufferFull = 0u;
  83:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 }
  84:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  85:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 /* Move data from the Buffer to the FIFO */
  86:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 CY_SET_REG8(TFTSHIELD_1_SPIM_1_TXDATA_PTR,
  87:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_txBufferRead]);
  88:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             }
  89:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             else
  90:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             {
  91:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 break;
  92:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             }
  93:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         }
  94:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
  95:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         if(TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite)
  96:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         {
  97:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             /* TX Buffer is EMPTY: disable interrupt on TX NOT FULL */
  98:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_F
  99:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         }
 100:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 101:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 102:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 103:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* User code required at end of ISR (Optional) */
 104:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#START TFTSHIELD_1_SPIM_1_TX_ISR_END` */
 105:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 106:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#END` */
 107:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** }
  37              		.loc 1 107 0
  38 0004 BD46     		mov	sp, r7
  39              		.cfi_def_cfa_register 13
  40              		@ sp needed
  41 0006 5DF8047B 		ldr	r7, [sp], #4
  42              		.cfi_restore 7
  43              		.cfi_def_cfa_offset 0
  44 000a 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE0:
  47              		.size	TFTSHIELD_1_SPIM_1_TX_ISR, .-TFTSHIELD_1_SPIM_1_TX_ISR
  48              		.section	.text.TFTSHIELD_1_SPIM_1_RX_ISR,"ax",%progbits
  49              		.align	2
  50              		.global	TFTSHIELD_1_SPIM_1_RX_ISR
  51              		.thumb
  52              		.thumb_func
  53              		.type	TFTSHIELD_1_SPIM_1_RX_ISR, %function
  54              	TFTSHIELD_1_SPIM_1_RX_ISR:
  55              	.LFB1:
 108:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 109:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 110:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** /*******************************************************************************
 111:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Function Name: TFTSHIELD_1_SPIM_1_RX_ISR
 112:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** ********************************************************************************
 113:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
 114:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Summary:
 115:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  Interrupt Service Routine for RX portion of the SPI Master.
 116:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 4


 117:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Parameters:
 118:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  None.
 119:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
 120:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Return:
 121:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  None.
 122:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
 123:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** * Global variables:
 124:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
 125:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  have been written down in the RX software buffer modified when FIFO contains
 126:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  new data.
 127:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 128:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  have been read from the RX software buffer, modified when overflow occurred.
 129:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE] - used to store
 130:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  received data, modified when FIFO contains new data.
 131:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *  All described above Global variables are used when Software Buffer is used.
 132:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *
 133:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** *******************************************************************************/
 134:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** CY_ISR(TFTSHIELD_1_SPIM_1_RX_ISR)
 135:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** {
  56              		.loc 1 135 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              		.cfi_def_cfa_register 7
 136:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 137:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         uint8 tmpStatus;
 138:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         uint8 rxData;
 139:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 140:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 141:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* User code required at start of ISR */
 142:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#START TFTSHIELD_1_SPIM_1_RX_ISR_START` */
 143:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 144:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#END` */
 145:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 146:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 147:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 148:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
 149:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         TFTSHIELD_1_SPIM_1_swStatusRx = tmpStatus;
 150:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 151:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         /* Check if RX data FIFO has some data to be moved into the RX Buffer */
 152:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         while(0u != (TFTSHIELD_1_SPIM_1_swStatusRx & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 153:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         {
 154:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             rxData = CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 155:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 156:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             /* Set next pointer. */
 157:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             TFTSHIELD_1_SPIM_1_rxBufferWrite++;
 158:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             if(TFTSHIELD_1_SPIM_1_rxBufferWrite >= TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE)
 159:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             {
 160:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 TFTSHIELD_1_SPIM_1_rxBufferWrite = 0u;
 161:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             }
 162:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 163:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             if(TFTSHIELD_1_SPIM_1_rxBufferWrite == TFTSHIELD_1_SPIM_1_rxBufferRead)
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 5


 164:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             {
 165:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 TFTSHIELD_1_SPIM_1_rxBufferRead++;
 166:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 if(TFTSHIELD_1_SPIM_1_rxBufferRead >= TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE)
 167:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 {
 168:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                     TFTSHIELD_1_SPIM_1_rxBufferRead = 0u;
 169:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 }
 170:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 171:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****                 TFTSHIELD_1_SPIM_1_rxBufferFull = 1u;
 172:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             }
 173:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 174:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             /* Move data from the FIFO to the Buffer */
 175:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_rxBufferWrite] = rxData;
 176:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 177:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
 178:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****             TFTSHIELD_1_SPIM_1_swStatusRx = tmpStatus;
 179:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****         }
 180:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 181:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 182:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 183:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* User code required at end of ISR (Optional) */
 184:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#START TFTSHIELD_1_SPIM_1_RX_ISR_END` */
 185:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** 
 186:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c ****     /* `#END` */
 187:Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1_INT.c **** }
  66              		.loc 1 187 0
  67 0004 BD46     		mov	sp, r7
  68              		.cfi_def_cfa_register 13
  69              		@ sp needed
  70 0006 5DF8047B 		ldr	r7, [sp], #4
  71              		.cfi_restore 7
  72              		.cfi_def_cfa_offset 0
  73 000a 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE1:
  76              		.size	TFTSHIELD_1_SPIM_1_RX_ISR, .-TFTSHIELD_1_SPIM_1_RX_ISR
  77              		.text
  78              	.Letext0:
  79              		.section	.debug_info,"",%progbits
  80              	.Ldebug_info0:
  81 0000 A6000000 		.4byte	0xa6
  82 0004 0400     		.2byte	0x4
  83 0006 00000000 		.4byte	.Ldebug_abbrev0
  84 000a 04       		.byte	0x4
  85 000b 01       		.uleb128 0x1
  86 000c FD000000 		.4byte	.LASF15
  87 0010 01       		.byte	0x1
  88 0011 0E000000 		.4byte	.LASF16
  89 0015 3E000000 		.4byte	.LASF17
  90 0019 00000000 		.4byte	.Ldebug_ranges0+0
  91 001d 00000000 		.4byte	0
  92 0021 00000000 		.4byte	.Ldebug_line0
  93 0025 02       		.uleb128 0x2
  94 0026 01       		.byte	0x1
  95 0027 06       		.byte	0x6
  96 0028 A5010000 		.4byte	.LASF0
  97 002c 02       		.uleb128 0x2
  98 002d 01       		.byte	0x1
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 6


  99 002e 08       		.byte	0x8
 100 002f B2000000 		.4byte	.LASF1
 101 0033 02       		.uleb128 0x2
 102 0034 02       		.byte	0x2
 103 0035 05       		.byte	0x5
 104 0036 B7010000 		.4byte	.LASF2
 105 003a 02       		.uleb128 0x2
 106 003b 02       		.byte	0x2
 107 003c 07       		.byte	0x7
 108 003d 92010000 		.4byte	.LASF3
 109 0041 02       		.uleb128 0x2
 110 0042 04       		.byte	0x4
 111 0043 05       		.byte	0x5
 112 0044 F4000000 		.4byte	.LASF4
 113 0048 02       		.uleb128 0x2
 114 0049 04       		.byte	0x4
 115 004a 07       		.byte	0x7
 116 004b 84000000 		.4byte	.LASF5
 117 004f 02       		.uleb128 0x2
 118 0050 08       		.byte	0x8
 119 0051 05       		.byte	0x5
 120 0052 00000000 		.4byte	.LASF6
 121 0056 02       		.uleb128 0x2
 122 0057 08       		.byte	0x8
 123 0058 07       		.byte	0x7
 124 0059 96000000 		.4byte	.LASF7
 125 005d 03       		.uleb128 0x3
 126 005e 04       		.byte	0x4
 127 005f 05       		.byte	0x5
 128 0060 696E7400 		.ascii	"int\000"
 129 0064 02       		.uleb128 0x2
 130 0065 04       		.byte	0x4
 131 0066 07       		.byte	0x7
 132 0067 C1010000 		.4byte	.LASF8
 133 006b 02       		.uleb128 0x2
 134 006c 04       		.byte	0x4
 135 006d 04       		.byte	0x4
 136 006e B1010000 		.4byte	.LASF9
 137 0072 02       		.uleb128 0x2
 138 0073 08       		.byte	0x8
 139 0074 04       		.byte	0x4
 140 0075 8B010000 		.4byte	.LASF10
 141 0079 02       		.uleb128 0x2
 142 007a 01       		.byte	0x1
 143 007b 08       		.byte	0x8
 144 007c AD000000 		.4byte	.LASF11
 145 0080 02       		.uleb128 0x2
 146 0081 04       		.byte	0x4
 147 0082 07       		.byte	0x7
 148 0083 CE010000 		.4byte	.LASF12
 149 0087 04       		.uleb128 0x4
 150 0088 C0000000 		.4byte	.LASF13
 151 008c 01       		.byte	0x1
 152 008d 33       		.byte	0x33
 153 008e 00000000 		.4byte	.LFB0
 154 0092 0C000000 		.4byte	.LFE0-.LFB0
 155 0096 01       		.uleb128 0x1
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 7


 156 0097 9C       		.byte	0x9c
 157 0098 04       		.uleb128 0x4
 158 0099 DA000000 		.4byte	.LASF14
 159 009d 01       		.byte	0x1
 160 009e 86       		.byte	0x86
 161 009f 00000000 		.4byte	.LFB1
 162 00a3 0C000000 		.4byte	.LFE1-.LFB1
 163 00a7 01       		.uleb128 0x1
 164 00a8 9C       		.byte	0x9c
 165 00a9 00       		.byte	0
 166              		.section	.debug_abbrev,"",%progbits
 167              	.Ldebug_abbrev0:
 168 0000 01       		.uleb128 0x1
 169 0001 11       		.uleb128 0x11
 170 0002 01       		.byte	0x1
 171 0003 25       		.uleb128 0x25
 172 0004 0E       		.uleb128 0xe
 173 0005 13       		.uleb128 0x13
 174 0006 0B       		.uleb128 0xb
 175 0007 03       		.uleb128 0x3
 176 0008 0E       		.uleb128 0xe
 177 0009 1B       		.uleb128 0x1b
 178 000a 0E       		.uleb128 0xe
 179 000b 55       		.uleb128 0x55
 180 000c 17       		.uleb128 0x17
 181 000d 11       		.uleb128 0x11
 182 000e 01       		.uleb128 0x1
 183 000f 10       		.uleb128 0x10
 184 0010 17       		.uleb128 0x17
 185 0011 00       		.byte	0
 186 0012 00       		.byte	0
 187 0013 02       		.uleb128 0x2
 188 0014 24       		.uleb128 0x24
 189 0015 00       		.byte	0
 190 0016 0B       		.uleb128 0xb
 191 0017 0B       		.uleb128 0xb
 192 0018 3E       		.uleb128 0x3e
 193 0019 0B       		.uleb128 0xb
 194 001a 03       		.uleb128 0x3
 195 001b 0E       		.uleb128 0xe
 196 001c 00       		.byte	0
 197 001d 00       		.byte	0
 198 001e 03       		.uleb128 0x3
 199 001f 24       		.uleb128 0x24
 200 0020 00       		.byte	0
 201 0021 0B       		.uleb128 0xb
 202 0022 0B       		.uleb128 0xb
 203 0023 3E       		.uleb128 0x3e
 204 0024 0B       		.uleb128 0xb
 205 0025 03       		.uleb128 0x3
 206 0026 08       		.uleb128 0x8
 207 0027 00       		.byte	0
 208 0028 00       		.byte	0
 209 0029 04       		.uleb128 0x4
 210 002a 2E       		.uleb128 0x2e
 211 002b 00       		.byte	0
 212 002c 3F       		.uleb128 0x3f
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 8


 213 002d 19       		.uleb128 0x19
 214 002e 03       		.uleb128 0x3
 215 002f 0E       		.uleb128 0xe
 216 0030 3A       		.uleb128 0x3a
 217 0031 0B       		.uleb128 0xb
 218 0032 3B       		.uleb128 0x3b
 219 0033 0B       		.uleb128 0xb
 220 0034 27       		.uleb128 0x27
 221 0035 19       		.uleb128 0x19
 222 0036 11       		.uleb128 0x11
 223 0037 01       		.uleb128 0x1
 224 0038 12       		.uleb128 0x12
 225 0039 06       		.uleb128 0x6
 226 003a 40       		.uleb128 0x40
 227 003b 18       		.uleb128 0x18
 228 003c 9742     		.uleb128 0x2117
 229 003e 19       		.uleb128 0x19
 230 003f 00       		.byte	0
 231 0040 00       		.byte	0
 232 0041 00       		.byte	0
 233              		.section	.debug_aranges,"",%progbits
 234 0000 24000000 		.4byte	0x24
 235 0004 0200     		.2byte	0x2
 236 0006 00000000 		.4byte	.Ldebug_info0
 237 000a 04       		.byte	0x4
 238 000b 00       		.byte	0
 239 000c 0000     		.2byte	0
 240 000e 0000     		.2byte	0
 241 0010 00000000 		.4byte	.LFB0
 242 0014 0C000000 		.4byte	.LFE0-.LFB0
 243 0018 00000000 		.4byte	.LFB1
 244 001c 0C000000 		.4byte	.LFE1-.LFB1
 245 0020 00000000 		.4byte	0
 246 0024 00000000 		.4byte	0
 247              		.section	.debug_ranges,"",%progbits
 248              	.Ldebug_ranges0:
 249 0000 00000000 		.4byte	.LFB0
 250 0004 0C000000 		.4byte	.LFE0
 251 0008 00000000 		.4byte	.LFB1
 252 000c 0C000000 		.4byte	.LFE1
 253 0010 00000000 		.4byte	0
 254 0014 00000000 		.4byte	0
 255              		.section	.debug_line,"",%progbits
 256              	.Ldebug_line0:
 257 0000 71000000 		.section	.debug_str,"MS",%progbits,1
 257      02004600 
 257      00000201 
 257      FB0E0D00 
 257      01010101 
 258              	.LASF6:
 259 0000 6C6F6E67 		.ascii	"long long int\000"
 259      206C6F6E 
 259      6720696E 
 259      7400
 260              	.LASF16:
 261 000e 47656E65 		.ascii	"Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1_INT.c\000"
 261      72617465 
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 9


 261      645F536F 
 261      75726365 
 261      5C50536F 
 262              	.LASF17:
 263 003e 433A5C55 		.ascii	"C:\\Users\\LilRobby\\Downloads\\TFTSHIELD-master - "
 263      73657273 
 263      5C4C696C 
 263      526F6262 
 263      795C446F 
 264 006d 315C496E 		.ascii	"1\\Inputs_outputs.cydsn\000"
 264      70757473 
 264      5F6F7574 
 264      70757473 
 264      2E637964 
 265              	.LASF5:
 266 0084 6C6F6E67 		.ascii	"long unsigned int\000"
 266      20756E73 
 266      69676E65 
 266      6420696E 
 266      7400
 267              	.LASF7:
 268 0096 6C6F6E67 		.ascii	"long long unsigned int\000"
 268      206C6F6E 
 268      6720756E 
 268      7369676E 
 268      65642069 
 269              	.LASF11:
 270 00ad 63686172 		.ascii	"char\000"
 270      00
 271              	.LASF1:
 272 00b2 756E7369 		.ascii	"unsigned char\000"
 272      676E6564 
 272      20636861 
 272      7200
 273              	.LASF13:
 274 00c0 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_TX_ISR\000"
 274      4849454C 
 274      445F315F 
 274      5350494D 
 274      5F315F54 
 275              	.LASF14:
 276 00da 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_RX_ISR\000"
 276      4849454C 
 276      445F315F 
 276      5350494D 
 276      5F315F52 
 277              	.LASF4:
 278 00f4 6C6F6E67 		.ascii	"long int\000"
 278      20696E74 
 278      00
 279              	.LASF15:
 280 00fd 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 280      4320342E 
 280      392E3320 
 280      32303135 
 280      30333033 
 281 0130 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
ARM GAS  C:\Users\LilRobby\AppData\Local\Temp\ccC8TvaW.s 			page 10


 281      20726576 
 281      6973696F 
 281      6E203232 
 281      31323230 
 282 0163 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 282      66756E63 
 282      74696F6E 
 282      2D736563 
 282      74696F6E 
 283              	.LASF10:
 284 018b 646F7562 		.ascii	"double\000"
 284      6C6500
 285              	.LASF3:
 286 0192 73686F72 		.ascii	"short unsigned int\000"
 286      7420756E 
 286      7369676E 
 286      65642069 
 286      6E7400
 287              	.LASF0:
 288 01a5 7369676E 		.ascii	"signed char\000"
 288      65642063 
 288      68617200 
 289              	.LASF9:
 290 01b1 666C6F61 		.ascii	"float\000"
 290      7400
 291              	.LASF2:
 292 01b7 73686F72 		.ascii	"short int\000"
 292      7420696E 
 292      7400
 293              	.LASF8:
 294 01c1 756E7369 		.ascii	"unsigned int\000"
 294      676E6564 
 294      20696E74 
 294      00
 295              	.LASF12:
 296 01ce 73697A65 		.ascii	"sizetype\000"
 296      74797065 
 296      00
 297              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
