Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Nov  5 01:30:59 2017
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -warn_on_violation -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: btn[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/cc1rr/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 972 register/latch pins with no clock driven by root clock pin: ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2319 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.706        0.000                      0                 3310        0.054        0.000                      0                 3310        4.500        0.000                       0                  1761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.706        0.000                      0                 3310        0.054        0.000                      0                 3310        4.500        0.000                       0                  1761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.878ns (25.892%)  route 5.375ns (74.108%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.961     8.670    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.794 r  ts/taskthreeb/dmg/U0/g39_b7/O
                         net (fo=1, routed)           0.000     8.794    ts/taskthreeb/dmg/U0/g39_b7_n_0
    SLICE_X35Y116        MUXF7 (Prop_muxf7_I1_O)      0.217     9.011 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_41/O
                         net (fo=1, routed)           0.810     9.821    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_41_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I0_O)        0.299    10.120 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.120    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_29_n_0
    SLICE_X32Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    10.358 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.358    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_10_n_0
    SLICE_X32Y116        MUXF8 (Prop_muxf8_I0_O)      0.104    10.462 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    11.264    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I3_O)        0.316    11.580 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           0.803    12.383    ts/taskthreeb/mpthreeOut[7]
    SLICE_X28Y105        LUT5 (Prop_lut5_I0_O)        0.124    12.507 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.507    ts/taskthreeb_n_8
    SLICE_X28Y105        FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.611    14.952    ts/CLK_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X28Y105        FDRE (Setup_fdre_C_D)        0.029    15.213    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 1.468ns (20.486%)  route 5.698ns (79.514%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.304     8.013    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X28Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  ts/taskthreeb/dmg/U0/g23_b6/O
                         net (fo=1, routed)           0.000     8.137    ts/taskthreeb/dmg/U0/g23_b6_n_0
    SLICE_X28Y130        MUXF7 (Prop_muxf7_I1_O)      0.217     8.354 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_29/O
                         net (fo=1, routed)           0.864     9.218    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_29_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.299     9.517 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.815    10.333    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_13_n_0
    SLICE_X28Y129        LUT5 (Prop_lut5_I1_O)        0.124    10.457 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.758    11.215    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_4_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.339 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.956    12.295    ts/taskthreeb/mpthreeOut[6]
    SLICE_X29Y105        LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  ts/taskthreeb/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    12.419    ts/taskthreeb_n_7
    SLICE_X29Y105        FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.611    14.952    ts/CLK_IBUF_BUFG
    SLICE_X29Y105        FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)        0.031    15.215    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.195ns (30.772%)  route 4.938ns (69.228%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        1.972     7.682    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.124     7.806 r  ts/taskthreeb/dmg/U0/g8_b2/O
                         net (fo=1, routed)           0.000     7.806    ts/taskthreeb/dmg/U0/g8_b2_n_0
    SLICE_X1Y116         MUXF7 (Prop_muxf7_I0_O)      0.238     8.044 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_57/O
                         net (fo=1, routed)           0.541     8.585    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_57_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I5_O)        0.298     8.883 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     8.883    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_18_n_0
    SLICE_X3Y116         MUXF7 (Prop_muxf7_I1_O)      0.245     9.128 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.988    10.116    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_6_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.298    10.414 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.414    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I0_O)      0.238    10.652 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.436    12.088    ts/taskthreeb/mpthreeOut[2]
    SLICE_X27Y106        LUT5 (Prop_lut5_I0_O)        0.298    12.386 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.386    ts/taskthreeb_n_3
    SLICE_X27Y106        FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.612    14.953    ts/CLK_IBUF_BUFG
    SLICE_X27Y106        FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.031    15.216    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.765ns (25.052%)  route 5.280ns (74.948%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.114     7.823    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  ts/taskthreeb/dmg/U0/g25_b10/O
                         net (fo=1, routed)           0.000     7.947    ts/taskthreeb/dmg/U0/g25_b10_n_0
    SLICE_X4Y113         MUXF7 (Prop_muxf7_I1_O)      0.217     8.164 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_23/O
                         net (fo=1, routed)           0.949     9.113    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_23_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.299     9.412 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.412    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I1_O)      0.247     9.659 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.992    10.651    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.298    10.949 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           1.226    12.175    ts/taskthreeb/mpthreeOut[10]
    SLICE_X20Y106        LUT5 (Prop_lut5_I0_O)        0.124    12.299 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.299    ts/taskthreeb_n_11
    SLICE_X20Y106        FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.613    14.954    ts/CLK_IBUF_BUFG
    SLICE_X20Y106        FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X20Y106        FDRE (Setup_fdre_C_D)        0.029    15.215    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.235ns (31.856%)  route 4.781ns (68.144%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  ts/taskthreeb/bincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  ts/taskthreeb/bincounter_reg[3]/Q
                         net (fo=1145, routed)        2.683     8.455    ts/taskthreeb/dmg/U0/a[3]
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.579 r  ts/taskthreeb/dmg/U0/g30_b3/O
                         net (fo=1, routed)           0.000     8.579    ts/taskthreeb/dmg/U0/g30_b3_n_0
    SLICE_X30Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     8.820 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_45/O
                         net (fo=1, routed)           0.812     9.631    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_45_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.298     9.929 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.929    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_16_n_0
    SLICE_X31Y119        MUXF7 (Prop_muxf7_I1_O)      0.245    10.174 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.573    10.747    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_5_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I3_O)        0.298    11.045 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.045    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1_n_0
    SLICE_X29Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.257 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.713    11.970    ts/taskthreeb/mpthreeOut[3]
    SLICE_X28Y106        LUT5 (Prop_lut5_I0_O)        0.299    12.269 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.269    ts/taskthreeb_n_4
    SLICE_X28Y106        FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.611    14.952    ts/CLK_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.031    15.215    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.468ns (20.944%)  route 5.541ns (79.056%))
  Logic Levels:           6  (LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        1.759     7.468    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X4Y118         LUT5 (Prop_lut5_I0_O)        0.124     7.592 r  ts/taskthreeb/dmg/U0/g126_b0/O
                         net (fo=1, routed)           0.725     8.317    ts/taskthreeb/dmg/U0/g126_b0_n_0
    SLICE_X4Y119         LUT5 (Prop_lut5_I0_O)        0.124     8.441 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     8.441    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_16_n_0
    SLICE_X4Y119         MUXF7 (Prop_muxf7_I1_O)      0.217     8.658 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.237     9.896    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_5_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.299    10.195 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.739    10.934    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_1_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.058 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.081    12.138    ts/taskthreeb/mpthreeOut[0]
    SLICE_X27Y106        LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  ts/taskthreeb/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.262    ts/taskthreeb_n_1
    SLICE_X27Y106        FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.612    14.953    ts/CLK_IBUF_BUFG
    SLICE_X27Y106        FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.029    15.214    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.905ns (27.425%)  route 5.041ns (72.575%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        2.155     7.864    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.988 r  ts/taskthreeb/dmg/U0/g46_b11/O
                         net (fo=1, routed)           0.000     7.988    ts/taskthreeb/dmg/U0/g46_b11_n_0
    SLICE_X4Y108         MUXF7 (Prop_muxf7_I0_O)      0.238     8.226 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_38/O
                         net (fo=1, routed)           0.795     9.021    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_38_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I0_O)        0.298     9.319 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.319    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_15_n_0
    SLICE_X5Y109         MUXF7 (Prop_muxf7_I1_O)      0.245     9.564 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.564    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6_n_0
    SLICE_X5Y109         MUXF8 (Prop_muxf8_I0_O)      0.104     9.668 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.300    10.969    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I2_O)        0.316    11.285 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.791    12.075    ts/taskthreeb/mpthreeOut[11]
    SLICE_X20Y106        LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  ts/taskthreeb/speaker_inter[11]_i_1/O
                         net (fo=1, routed)           0.000    12.199    ts/taskthreeb_n_12
    SLICE_X20Y106        FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.613    14.954    ts/CLK_IBUF_BUFG
    SLICE_X20Y106        FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X20Y106        FDRE (Setup_fdre_C_D)        0.031    15.217    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.884ns (27.347%)  route 5.005ns (72.653%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.235     7.944    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X5Y124         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  ts/taskthreeb/dmg/U0/g73_b4/O
                         net (fo=1, routed)           0.000     8.068    ts/taskthreeb/dmg/U0/g73_b4_n_0
    SLICE_X5Y124         MUXF7 (Prop_muxf7_I1_O)      0.217     8.285 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_39/O
                         net (fo=1, routed)           0.601     8.886    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_39_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I5_O)        0.299     9.185 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     9.185    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_21_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I1_O)      0.247     9.432 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.432    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_8_n_0
    SLICE_X6Y123         MUXF8 (Prop_muxf8_I0_O)      0.098     9.530 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.073    10.603    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_2_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I1_O)        0.319    10.922 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           1.096    12.018    ts/taskthreeb/mpthreeOut[4]
    SLICE_X26Y106        LUT5 (Prop_lut5_I0_O)        0.124    12.142 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    12.142    ts/taskthreeb_n_5
    SLICE_X26Y106        FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.612    14.953    ts/CLK_IBUF_BUFG
    SLICE_X26Y106        FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X26Y106        FDRE (Setup_fdre_C_D)        0.029    15.214    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.936ns (28.240%)  route 4.920ns (71.760%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  ts/taskthreeb/bincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  ts/taskthreeb/bincounter_reg[3]/Q
                         net (fo=1145, routed)        2.918     8.689    ts/taskthreeb/dmg/U0/a[3]
    SLICE_X33Y121        LUT6 (Prop_lut6_I3_O)        0.124     8.813 r  ts/taskthreeb/dmg/U0/g89_b5/O
                         net (fo=1, routed)           0.000     8.813    ts/taskthreeb/dmg/U0/g89_b5_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245     9.058 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_52/O
                         net (fo=1, routed)           0.726     9.784    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_52_n_0
    SLICE_X31Y121        LUT6 (Prop_lut6_I5_O)        0.298    10.082 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.082    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_22_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    10.299 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.299    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_9_n_0
    SLICE_X31Y121        MUXF8 (Prop_muxf8_I1_O)      0.094    10.393 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.571    10.964    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I1_O)        0.316    11.280 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0/O
                         net (fo=1, routed)           0.705    11.985    ts/taskthreeb/mpthreeOut[5]
    SLICE_X29Y105        LUT5 (Prop_lut5_I0_O)        0.124    12.109 r  ts/taskthreeb/speaker_inter[5]_i_1/O
                         net (fo=1, routed)           0.000    12.109    ts/taskthreeb_n_6
    SLICE_X29Y105        FDRE                                         r  ts/speaker_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.611    14.952    ts/CLK_IBUF_BUFG
    SLICE_X29Y105        FDRE                                         r  ts/speaker_inter_reg[5]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)        0.029    15.213    ts/speaker_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.880ns (27.969%)  route 4.842ns (72.031%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.732     5.253    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        1.964     7.673    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X20Y118        LUT6 (Prop_lut6_I0_O)        0.124     7.797 r  ts/taskthreeb/dmg/U0/g14_b1/O
                         net (fo=1, routed)           0.000     7.797    ts/taskthreeb/dmg/U0/g14_b1_n_0
    SLICE_X20Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     8.009 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_76/O
                         net (fo=1, routed)           0.949     8.958    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_76_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.299     9.257 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     9.257    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_38_n_0
    SLICE_X20Y119        MUXF7 (Prop_muxf7_I1_O)      0.245     9.502 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.502    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X20Y119        MUXF8 (Prop_muxf8_I0_O)      0.104     9.606 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.906    10.512    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X27Y122        LUT6 (Prop_lut6_I5_O)        0.316    10.828 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           1.023    11.851    ts/taskthreeb/mpthreeOut[1]
    SLICE_X28Y106        LUT5 (Prop_lut5_I0_O)        0.124    11.975 r  ts/taskthreeb/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.975    ts/taskthreeb_n_2
    SLICE_X28Y106        FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.611    14.952    ts/CLK_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.029    15.213    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                  3.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ts/t2/gs57/fc/mtc/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs57/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.562     1.445    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs57/fc/mtc/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.117     1.704    ts/t2/gs57/fc/mtc/COUNT_reg[31]_0[5]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  ts/t2/gs57/fc/mtc/COUNT_reg[8]_i_1__33/CO[3]
                         net (fo=1, routed)           0.001     1.901    ts/t2/gs57/fc/mtc/COUNT_reg[8]_i_1__33_n_1
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  ts/t2/gs57/fc/mtc/COUNT_reg[12]_i_1__33/O[0]
                         net (fo=1, routed)           0.000     1.955    ts/t2/gs57/fc/mtc/COUNT_reg[12]_i_1__33_n_8
    SLICE_X29Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.918     2.046    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    ts/t2/gs57/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ts/t2/gs29/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs29/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.592     1.475    ts/t2/gs29/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ts/t2/gs29/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.737    ts/t2/gs29/fc/mtc/COUNT_reg[31]_0[7]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  ts/t2/gs29/fc/mtc/COUNT_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.897    ts/t2/gs29/fc/mtc/COUNT_reg[4]_i_1__8_n_1
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  ts/t2/gs29/fc/mtc/COUNT_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.936    ts/t2/gs29/fc/mtc/COUNT_reg[8]_i_1__8_n_1
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  ts/t2/gs29/fc/mtc/COUNT_reg[12]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.990    ts/t2/gs29/fc/mtc/COUNT_reg[12]_i_1__8_n_8
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.949     2.077    ts/t2/gs29/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ts/t2/gs29/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ts/t2/gs57/fc/mtc/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs57/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.562     1.445    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs57/fc/mtc/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.117     1.704    ts/t2/gs57/fc/mtc/COUNT_reg[31]_0[5]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  ts/t2/gs57/fc/mtc/COUNT_reg[8]_i_1__33/CO[3]
                         net (fo=1, routed)           0.001     1.901    ts/t2/gs57/fc/mtc/COUNT_reg[8]_i_1__33_n_1
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  ts/t2/gs57/fc/mtc/COUNT_reg[12]_i_1__33/O[2]
                         net (fo=1, routed)           0.000     1.966    ts/t2/gs57/fc/mtc/COUNT_reg[12]_i_1__33_n_6
    SLICE_X29Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.918     2.046    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.797    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.902    ts/t2/gs57/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cc2/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc2/mtc/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.594     1.477    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  cc2/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cc2/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.779    cc2/mtc/COUNT_reg[10]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  cc2/mtc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    cc2/mtc/COUNT_reg[8]_i_1__0_n_1
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  cc2/mtc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.976    cc2/mtc/COUNT_reg[12]_i_1__0_n_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  cc2/mtc/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.029    cc2/mtc/COUNT_reg[16]_i_1__0_n_8
    SLICE_X2Y100         FDRE                                         r  cc2/mtc/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.951     2.079    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  cc2/mtc/COUNT_reg[16]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    cc2/mtc/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ts/t2/gs60/fc/mtc/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs60/fc/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.565     1.448    ts/t2/gs60/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs60/fc/mtc/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.138     1.750    ts/t2/gs60/fc/mtc/COUNT_reg[31]_0[14]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  ts/t2/gs60/fc/mtc/COUNT_reg[12]_i_1__36/CO[3]
                         net (fo=1, routed)           0.000     1.906    ts/t2/gs60/fc/mtc/COUNT_reg[12]_i_1__36_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.946 r  ts/t2/gs60/fc/mtc/COUNT_reg[16]_i_1__36/CO[3]
                         net (fo=1, routed)           0.001     1.947    ts/t2/gs60/fc/mtc/COUNT_reg[16]_i_1__36_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  ts/t2/gs60/fc/mtc/COUNT_reg[20]_i_1__36/O[0]
                         net (fo=1, routed)           0.000     2.000    ts/t2/gs60/fc/mtc/COUNT_reg[20]_i_1__36_n_8
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.922     2.050    ts/t2/gs60/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    ts/t2/gs60/fc/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ts/t2/gs53/fc/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs53/fc/mtc/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.565     1.448    ts/t2/gs53/fc/mtc/CLK_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  ts/t2/gs53/fc/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs53/fc/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.750    ts/t2/gs53/fc/mtc/COUNT_reg[31]_0[4]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  ts/t2/gs53/fc/mtc/COUNT_reg[8]_i_1__30/CO[3]
                         net (fo=1, routed)           0.000     1.906    ts/t2/gs53/fc/mtc/COUNT_reg[8]_i_1__30_n_1
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.946 r  ts/t2/gs53/fc/mtc/COUNT_reg[12]_i_1__30/CO[3]
                         net (fo=1, routed)           0.001     1.947    ts/t2/gs53/fc/mtc/COUNT_reg[12]_i_1__30_n_1
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  ts/t2/gs53/fc/mtc/COUNT_reg[16]_i_1__30/O[0]
                         net (fo=1, routed)           0.000     2.000    ts/t2/gs53/fc/mtc/COUNT_reg[16]_i_1__30_n_8
    SLICE_X12Y100        FDRE                                         r  ts/t2/gs53/fc/mtc/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.921     2.049    ts/t2/gs53/fc/mtc/CLK_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  ts/t2/gs53/fc/mtc/COUNT_reg[16]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    ts/t2/gs53/fc/mtc/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ts/t2/gs41/fc/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs41/fc/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.772%)  route 0.139ns (25.227%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.592     1.475    ts/t2/gs41/fc/mtc/CLK_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ts/t2/gs41/fc/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.778    ts/t2/gs41/fc/mtc/COUNT_reg[31]_0[12]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  ts/t2/gs41/fc/mtc/COUNT_reg[16]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     1.934    ts/t2/gs41/fc/mtc/COUNT_reg[16]_i_1__19_n_1
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  ts/t2/gs41/fc/mtc/COUNT_reg[20]_i_1__19/CO[3]
                         net (fo=1, routed)           0.001     1.975    ts/t2/gs41/fc/mtc/COUNT_reg[20]_i_1__19_n_1
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  ts/t2/gs41/fc/mtc/COUNT_reg[24]_i_1__19/O[0]
                         net (fo=1, routed)           0.000     2.028    ts/t2/gs41/fc/mtc/COUNT_reg[24]_i_1__19_n_8
    SLICE_X6Y100         FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.949     2.077    ts/t2/gs41/fc/mtc/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.962    ts/t2/gs41/fc/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ts/t2/gs29/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs29/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.592     1.475    ts/t2/gs29/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ts/t2/gs29/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.737    ts/t2/gs29/fc/mtc/COUNT_reg[31]_0[7]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  ts/t2/gs29/fc/mtc/COUNT_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.897    ts/t2/gs29/fc/mtc/COUNT_reg[4]_i_1__8_n_1
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  ts/t2/gs29/fc/mtc/COUNT_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.936    ts/t2/gs29/fc/mtc/COUNT_reg[8]_i_1__8_n_1
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.001 r  ts/t2/gs29/fc/mtc/COUNT_reg[12]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     2.001    ts/t2/gs29/fc/mtc/COUNT_reg[12]_i_1__8_n_6
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.949     2.077    ts/t2/gs29/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs29/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ts/t2/gs29/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cc2/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc2/mtc/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.426ns (75.490%)  route 0.138ns (24.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.594     1.477    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  cc2/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cc2/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.779    cc2/mtc/COUNT_reg[10]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  cc2/mtc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    cc2/mtc/COUNT_reg[8]_i_1__0_n_1
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  cc2/mtc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.976    cc2/mtc/COUNT_reg[12]_i_1__0_n_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  cc2/mtc/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.042    cc2/mtc/COUNT_reg[16]_i_1__0_n_6
    SLICE_X2Y100         FDRE                                         r  cc2/mtc/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.951     2.079    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  cc2/mtc/COUNT_reg[18]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    cc2/mtc/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ts/t2/gs60/fc/mtc/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs60/fc/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.426ns (75.490%)  route 0.138ns (24.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.565     1.448    ts/t2/gs60/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs60/fc/mtc/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.138     1.750    ts/t2/gs60/fc/mtc/COUNT_reg[31]_0[14]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  ts/t2/gs60/fc/mtc/COUNT_reg[12]_i_1__36/CO[3]
                         net (fo=1, routed)           0.000     1.906    ts/t2/gs60/fc/mtc/COUNT_reg[12]_i_1__36_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.946 r  ts/t2/gs60/fc/mtc/COUNT_reg[16]_i_1__36/CO[3]
                         net (fo=1, routed)           0.001     1.947    ts/t2/gs60/fc/mtc/COUNT_reg[16]_i_1__36_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.013 r  ts/t2/gs60/fc/mtc/COUNT_reg[20]_i_1__36/O[2]
                         net (fo=1, routed)           0.000     2.013    ts/t2/gs60/fc/mtc/COUNT_reg[20]_i_1__36_n_6
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.922     2.050    ts/t2/gs60/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs60/fc/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    ts/t2/gs60/fc/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   ts/ex/cc1rr/mtc/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   ts/ex/cc1rr/mtc/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   ts/ex/cc1rr/mtc/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   ts/ex/cc1rr/mtc/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   ts/ex/cc1rr/mtc/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   ts/ex/cc1rr/mtc/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   ts/ex/cc1rr/mtc/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   ts/ex/cc1rr/mtc/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   ts/ex/cc1rr/mtc/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  ts/t2/gs40/fc/mtc/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  ts/t2/gs40/fc/mtc/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  ts/t2/gs40/fc/mtc/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  ts/t2/gs40/fc/mtc/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  ts/t2/gs42/fc/mtc/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  ts/t2/gs42/fc/mtc/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  ts/t2/gs42/fc/mtc/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y129  ts/t2/gs34/fc/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y128  ts/t2/gs42/fc/mtc/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y129  ts/t2/gs34/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   ts/t2/gs39/fc/mtc/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   ts/t2/gs39/fc/mtc/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    ts/t2/gs39/fc/mtc/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    ts/t2/gs39/fc/mtc/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    ts/t2/gs39/fc/mtc/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    ts/t2/gs39/fc/mtc/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    ts/t2/gs39/fc/mtc/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y123  ts/t2/gs58/fc/mtc/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y123  ts/t2/gs58/fc/mtc/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y123  ts/t2/gs58/fc/mtc/COUNT_reg[19]/C



