$date
	Sun May 14 15:19:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_sl2 $end
$scope module uut $end
$var wire 16 ! A [15:0] $end
$var wire 16 " Y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx00 "
bx !
$end
#160
b1000 "
b10 !
