Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 137455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 147455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 177455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 187455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 217455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 227455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 257455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 267455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 302455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[1]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[4]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rs_reg[5]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[1]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[4]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
WARNING: "C:\SoftWare\VIVADO\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 165: Timing violation in scope /instruction_tb0/uut/ID_stage/regFile/value_rt_reg[5]/TChk165_40733 at time 312455 ps $setuphold (negedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_n,ce_clk_enable_n,C_dly,CE_dly) 
$finish called at time : 340 ns : File "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sim_1/new/instruction_tb0.v" Line 83
