Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 11 15:53:16 2023
| Host         : DESKTOP-6IJ8HIK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCPU_control_sets_placed.rpt
| Design       : SCPU
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          422 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U2/Regs_U/register[14][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U2/Regs_U/register[16][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | U2/Regs_U/register[28][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | U2/Regs_U/register                 | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U2/Regs_U/register[12][31]_i_1_n_0 | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U2/Regs_U/register[13][31]_i_1_n_0 | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U2/Regs_U/register[26][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U2/Regs_U/register[11][31]_i_1_n_0 | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U2/Regs_U/register[30][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | U2/Regs_U/register[31][31]_i_1_n_0 | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | U2/Regs_U/register[25][31]_i_1_n_0 | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U2/Regs_U/register[3][31]_i_1_n_0  | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U2/Regs_U/register[6][31]_i_1_n_0  | rst_IBUF         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | U2/Regs_U/register[9][31]_i_1_n_0  | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | U2/Regs_U/register[27][31]_i_1_n_0 | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U2/Regs_U/register[29][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | U2/Regs_U/register[4][31]_i_1_n_0  | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U2/Regs_U/register[23][31]_i_1_n_0 | rst_IBUF         |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | U2/Regs_U/register[19][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U2/Regs_U/register[24][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U2/Regs_U/register[10][31]_i_1_n_0 | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U2/Regs_U/register[15][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | U2/Regs_U/register[20][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U2/Regs_U/register[21][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U2/Regs_U/register[18][31]_i_1_n_0 | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U2/Regs_U/register[22][31]_i_1_n_0 | rst_IBUF         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | U2/Regs_U/register[7][31]_i_1_n_0  | rst_IBUF         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | U2/Regs_U/register[17][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U2/Regs_U/register[5][31]_i_1_n_0  | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U2/Regs_U/register[8][31]_i_1_n_0  | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U2/Regs_U/register[2][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |         2.29 |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+


