INFO: [VRFC 10-163] Analyzing VHDL file "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/Lab2.sim/sim_1/synth/func/xsim/circuito_tb_func_synth.vhd" into library xil_defaultlib
