Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		12	1		#r2
hw_input_global_wrapper_stencil$d_reg__U2$reg0		8	3		#r3
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	4		#m4
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		7	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		4	3		#r11
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I13
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		4	5		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		6	5		#r15
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		10	5		#r16
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		12	3		#r17
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		10	3		#r18
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r12
io1in_reset		1	0		#i19
io1in_reset$reg7		2	3		#r20
io1in_reset$reg8		2	5		#r21
io1in_reset$reg9		6	3		#r22
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		1	4		#p7
op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2150_i364		3	4		#p10
op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2149_i1110		11	4		#p9
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_269_270_i2139_i1461		5	4		#p6
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_273_274_i2148_i1461		9	4		#p8
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m5
