<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス IcachePort</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>::<a class="el" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a>
  </div>
</div>
<div class="contents">
<h1>クラス IcachePort</h1><!-- doxytag: class="TimingSimpleCPU::IcachePort" --><!-- doxytag: inherits="TimingSimpleCPU::TimingCPUPort" --><div class="dynheader">
IcachePortに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classTimingSimpleCPU_1_1IcachePort.gif" usemap="#IcachePort_map" alt=""/>
  <map id="IcachePort_map" name="IcachePort_map">
<area href="classTimingSimpleCPU_1_1TimingCPUPort.html" alt="TimingCPUPort" shape="rect" coords="0,168,102,192"/>
<area href="classMasterPort.html" alt="MasterPort" shape="rect" coords="0,112,102,136"/>
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,102,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,102,24"/>
</map>
 </div>
</div>

<p><a href="classTimingSimpleCPU_1_1IcachePort-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">ITickEvent</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#aecbabb77fb044c96b054b9e97ab47863">IcachePort</a> (<a class="el" href="classTimingSimpleCPU_1_1TimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a482dba5588f4bee43e498875a61e5e0b">recvTimingResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a29cb5a4f98063ce6e9210eacbdb35298">recvRetry</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">ITickEvent</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a799a54dae0252f08692ee951528144dc">tickEvent</a></td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="aecbabb77fb044c96b054b9e97ab47863"></a><!-- doxytag: member="TimingSimpleCPU::IcachePort::IcachePort" ref="aecbabb77fb044c96b054b9e97ab47863" args="(TimingSimpleCPU *_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTimingSimpleCPU_1_1TimingSimpleCPU.html">TimingSimpleCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00190"></a>00190             : <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a5c5d45da58c60de7b1896dbc5440d644">TimingCPUPort</a>(_cpu-&gt;name() + <span class="stringliteral">&quot;.icache_port&quot;</span>, _cpu),
<a name="l00191"></a>00191               <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a799a54dae0252f08692ee951528144dc">tickEvent</a>(_cpu)
<a name="l00192"></a>00192         { }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a29cb5a4f98063ce6e9210eacbdb35298"></a><!-- doxytag: member="TimingSimpleCPU::IcachePort::recvRetry" ref="a29cb5a4f98063ce6e9210eacbdb35298" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recvRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. </p>

<p><a class="el" href="classMasterPort.html#ac1ccc3bcf7ebabb20b57fab99b2be5b0">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00746"></a>00746 {
<a name="l00747"></a>00747     <span class="comment">// we shouldn&apos;t get a retry unless we have a packet that we&apos;re</span>
<a name="l00748"></a>00748     <span class="comment">// waiting to transmit</span>
<a name="l00749"></a>00749     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a82097539e30887f0ad11d7a218c5bcca">ifetch_pkt</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00750"></a>00750     assert(<a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">IcacheRetry</a>);
<a name="l00751"></a>00751     <a class="code" href="classPacket.html">PacketPtr</a> tmp = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a82097539e30887f0ad11d7a218c5bcca">ifetch_pkt</a>;
<a name="l00752"></a>00752     <span class="keywordflow">if</span> (<a class="code" href="classMasterPort.html#aafaf979005392447714384794f1a8610">sendTimingReq</a>(tmp)) {
<a name="l00753"></a>00753         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">IcacheWaitResponse</a>;
<a name="l00754"></a>00754         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a82097539e30887f0ad11d7a218c5bcca">ifetch_pkt</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00755"></a>00755     }
<a name="l00756"></a>00756 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a482dba5588f4bee43e498875a61e5e0b"></a><!-- doxytag: member="TimingSimpleCPU::IcachePort::recvTimingResp" ref="a482dba5588f4bee43e498875a61e5e0b" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive a timing response from the slave port. </p>

<p><a class="el" href="classMasterPort.html#abd323548d6c93f8b0543f1fe3a86ca35">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00731"></a>00731 {
<a name="l00732"></a>00732     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Received timing response %#x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00733"></a>00733     <span class="comment">// delay processing of returned data until next CPU clock edge</span>
<a name="l00734"></a>00734     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> next_tick = <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;clockEdge();
<a name="l00735"></a>00735 
<a name="l00736"></a>00736     <span class="keywordflow">if</span> (next_tick == <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>())
<a name="l00737"></a>00737         <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ace3e131319475077fac2fa861708b0c9">cpu</a>-&gt;<a class="code" href="classTimingSimpleCPU.html#a20b41c38922ef954c7e338f67bba971f">completeIfetch</a>(pkt);
<a name="l00738"></a>00738     <span class="keywordflow">else</span>
<a name="l00739"></a>00739         <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a799a54dae0252f08692ee951528144dc">tickEvent</a>.<a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#abe6619704168cff2b6e6c1c4d91de7bd">schedule</a>(pkt, next_tick);
<a name="l00740"></a>00740 
<a name="l00741"></a>00741     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00742"></a>00742 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a799a54dae0252f08692ee951528144dc"></a><!-- doxytag: member="TimingSimpleCPU::IcachePort::tickEvent" ref="a799a54dae0252f08692ee951528144dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">ITickEvent</a> <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a799a54dae0252f08692ee951528144dc">tickEvent</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/simple/<a class="el" href="timing_8hh_source.html">timing.hh</a></li>
<li>cpu/simple/<a class="el" href="timing_8cc.html">timing.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
