<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</id>
  <title>GitHub Trending - systemverilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-02-02T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/MiSTer-devel/Saturn_MiSTer#1738454400</id>
    <title>https://github.com/MiSTer-devel/Saturn_MiSTer</title>
    <link href="https://github.com/MiSTer-devel/Saturn_MiSTer" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">Sega Saturn for MiSTer</content>
  </entry>
  <entry>
    <id>https://github.com/bespoke-silicon-group/basejump_stl#1738454400</id>
    <title>https://github.com/bespoke-silicon-group/basejump_stl</title>
    <link href="https://github.com/bespoke-silicon-group/basejump_stl" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">BaseJump STL: A Standard Template Library for SystemVerilog</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/Cores-VeeR-EH1#1738454400</id>
    <title>https://github.com/chipsalliance/Cores-VeeR-EH1</title>
    <link href="https://github.com/chipsalliance/Cores-VeeR-EH1" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">VeeR EH1 core</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/Cores-VeeR-EL2#1738454400</id>
    <title>https://github.com/chipsalliance/Cores-VeeR-EL2</title>
    <link href="https://github.com/chipsalliance/Cores-VeeR-EL2" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">VeeR EL2 Core</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/caliptra-rtl#1738454400</id>
    <title>https://github.com/chipsalliance/caliptra-rtl</title>
    <link href="https://github.com/chipsalliance/caliptra-rtl" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">HW Design Collateral for Caliptra RoT IP</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/ibex#1738454400</id>
    <title>https://github.com/lowRISC/ibex</title>
    <link href="https://github.com/lowRISC/ibex" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi#1738454400</id>
    <title>https://github.com/pulp-platform/axi</title>
    <link href="https://github.com/pulp-platform/axi" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/common_cells#1738454400</id>
    <title>https://github.com/pulp-platform/common_cells</title>
    <link href="https://github.com/pulp-platform/common_cells" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">Common SystemVerilog components</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/riscv-dbg#1738454400</id>
    <title>https://github.com/pulp-platform/riscv-dbg</title>
    <link href="https://github.com/pulp-platform/riscv-dbg" />
    <updated>2025-02-02T00:00:00</updated>
    <content type="text">RISC-V Debug Support for our PULP RISC-V Cores</content>
  </entry>
</feed>