<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>RNI</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_30_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>15059</min>
                        <max>38550407</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_54_1>
                    <Slack>7.30</Slack>
                    <TripCount>4</TripCount>
                    <Latency>8</Latency>
                    <AbsoluteTimeLatency>80</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_54_1>
            </VITIS_LOOP_30_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>53</BRAM_18K>
            <DSP>45</DSP>
            <FF>16481</FF>
            <LUT>14533</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>RNI</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>RNI</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>RNI</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDEST</name>
            <Object>in_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TKEEP</name>
            <Object>in_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TSTRB</name>
            <Object>in_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TUSER</name>
            <Object>in_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TLAST</name>
            <Object>in_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TID</name>
            <Object>in_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDEST</name>
            <Object>out_stream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TKEEP</name>
            <Object>out_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TSTRB</name>
            <Object>out_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TUSER</name>
            <Object>out_stream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TLAST</name>
            <Object>out_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TID</name>
            <Object>out_stream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>RNI</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_input_layer_fu_263</InstName>
                    <ModuleName>input_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162</InstName>
                            <ModuleName>input_layer_Pipeline_NEURON_LEAK_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_core_32_32_66_s_fu_73</InstName>
                                    <ModuleName>exp_core_32_32_66_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <BindInstances>mul_25ns_8ns_33_1_1_U5 mul_32ns_8ns_40_2_1_U1 exp_x_msb_4_5_lsb_m_1_m3_1_fu_332_p2 exp_x_msb_4_5_lsb_m_1_m4_fu_342_p2 exp_x_msb_4_5_lsb_m_1_m5_1_fu_354_p2 mul_51ns_50ns_101_5_1_U2 exp_x_msb_2_m_1_h_fu_468_p2 mul_67ns_63ns_130_5_1_U3 add_ln2002_fu_537_p2 exp_x_msb_2_3_4_5_lsb_m_1_fu_547_p2 mul_72ns_68ns_140_5_1_U4 y_l_fu_571_p2 y_1_fu_599_p2 add_ln1632_fu_605_p2 f_x_msb_4_table_U f_x_msb_5_table_U f_x_msb_3_table_U f_x_msb_2_table_U exp_x_msb_1_table_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_2ns_67ns_67_5_1_U17 membrane_leak_accumulator_1_fu_153_p2 add_ln169_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179</InstName>
                            <ModuleName>input_layer_Pipeline_WEIGHTS_LOOP_0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>mac_muladd_16s_8s_16ns_16_4_1_U24 mac_muladd_16s_8s_16ns_16_4_1_U24 add_ln68_fu_157_p2 WEIGHTS_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln64_fu_209_p2 add_i_i53_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inner_layer_1_fu_289</InstName>
                    <ModuleName>inner_layer_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>289</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117</InstName>
                            <ModuleName>inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>117</ID>
                            <BindInstances>add_ln188_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_1_Pipeline_NEURON_LEAK_LOOP_fu_123</InstName>
                            <ModuleName>inner_layer_1_Pipeline_NEURON_LEAK_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_core_32_32_66_s_fu_73</InstName>
                                    <ModuleName>exp_core_32_32_66_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <BindInstances>mul_25ns_8ns_33_1_1_U5 mul_32ns_8ns_40_2_1_U1 exp_x_msb_4_5_lsb_m_1_m3_1_fu_332_p2 exp_x_msb_4_5_lsb_m_1_m4_fu_342_p2 exp_x_msb_4_5_lsb_m_1_m5_1_fu_354_p2 mul_51ns_50ns_101_5_1_U2 exp_x_msb_2_m_1_h_fu_468_p2 mul_67ns_63ns_130_5_1_U3 add_ln2002_fu_537_p2 exp_x_msb_2_3_4_5_lsb_m_1_fu_547_p2 mul_72ns_68ns_140_5_1_U4 y_l_fu_571_p2 y_1_fu_599_p2 add_ln1632_fu_605_p2 f_x_msb_4_table_U f_x_msb_5_table_U f_x_msb_3_table_U f_x_msb_2_table_U exp_x_msb_1_table_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_2ns_67ns_67_5_1_U43 membrane_leak_accumulator_4_fu_153_p2 add_ln169_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140</InstName>
                            <ModuleName>inner_layer_1_Pipeline_WEIGHTS_LOOP_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>sub_ln88_fu_153_p2 add_ln90_fu_177_p2 add_ln86_fu_163_p2 WEIGHTS_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_i_i162_fu_179_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inner_layer_2_fu_311</InstName>
                    <ModuleName>inner_layer_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>311</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117</InstName>
                            <ModuleName>inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>117</ID>
                            <BindInstances>add_ln188_fu_67_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_2_Pipeline_NEURON_LEAK_LOOP_fu_123</InstName>
                            <ModuleName>inner_layer_2_Pipeline_NEURON_LEAK_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_core_32_32_66_s_fu_73</InstName>
                                    <ModuleName>exp_core_32_32_66_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <BindInstances>mul_25ns_8ns_33_1_1_U5 mul_32ns_8ns_40_2_1_U1 exp_x_msb_4_5_lsb_m_1_m3_1_fu_332_p2 exp_x_msb_4_5_lsb_m_1_m4_fu_342_p2 exp_x_msb_4_5_lsb_m_1_m5_1_fu_354_p2 mul_51ns_50ns_101_5_1_U2 exp_x_msb_2_m_1_h_fu_468_p2 mul_67ns_63ns_130_5_1_U3 add_ln2002_fu_537_p2 exp_x_msb_2_3_4_5_lsb_m_1_fu_547_p2 mul_72ns_68ns_140_5_1_U4 y_l_fu_571_p2 y_1_fu_599_p2 add_ln1632_fu_605_p2 f_x_msb_4_table_U f_x_msb_5_table_U f_x_msb_3_table_U f_x_msb_2_table_U exp_x_msb_1_table_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_2ns_67ns_67_5_1_U57 membrane_leak_accumulator_3_fu_153_p2 add_ln169_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140</InstName>
                            <ModuleName>inner_layer_2_Pipeline_WEIGHTS_LOOP_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>sub_ln109_fu_167_p2 add_ln111_fu_191_p2 add_ln107_fu_177_p2 WEIGHTS_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_i_i162_fu_183_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inner_layer_3_fu_333</InstName>
                    <ModuleName>inner_layer_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>333</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117</InstName>
                            <ModuleName>inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>117</ID>
                            <BindInstances>add_ln188_fu_71_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_3_Pipeline_NEURON_LEAK_LOOP_fu_123</InstName>
                            <ModuleName>inner_layer_3_Pipeline_NEURON_LEAK_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_core_32_32_66_s_fu_73</InstName>
                                    <ModuleName>exp_core_32_32_66_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <BindInstances>mul_25ns_8ns_33_1_1_U5 mul_32ns_8ns_40_2_1_U1 exp_x_msb_4_5_lsb_m_1_m3_1_fu_332_p2 exp_x_msb_4_5_lsb_m_1_m4_fu_342_p2 exp_x_msb_4_5_lsb_m_1_m5_1_fu_354_p2 mul_51ns_50ns_101_5_1_U2 exp_x_msb_2_m_1_h_fu_468_p2 mul_67ns_63ns_130_5_1_U3 add_ln2002_fu_537_p2 exp_x_msb_2_3_4_5_lsb_m_1_fu_547_p2 mul_72ns_68ns_140_5_1_U4 y_l_fu_571_p2 y_1_fu_599_p2 add_ln1632_fu_605_p2 f_x_msb_4_table_U f_x_msb_5_table_U f_x_msb_3_table_U f_x_msb_2_table_U exp_x_msb_1_table_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_2ns_67ns_67_5_1_U71 membrane_leak_accumulator_2_fu_153_p2 add_ln169_fu_121_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140</InstName>
                            <ModuleName>inner_layer_3_Pipeline_WEIGHTS_LOOP_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>add_ln132_fu_191_p2 add_ln128_fu_177_p2 WEIGHTS_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_i_i162_fu_183_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_output_layer_fu_355</InstName>
                    <ModuleName>output_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>355</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_output_layer_Pipeline_NEURONS_STATE_RESET_LOOP_fu_91</InstName>
                            <ModuleName>output_layer_Pipeline_NEURONS_STATE_RESET_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>91</ID>
                            <BindInstances>add_ln188_fu_71_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97</InstName>
                            <ModuleName>output_layer_Pipeline_WEIGHTS_LOOP_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>97</ID>
                            <BindInstances>add_ln154_fu_189_p2 add_ln155_fu_195_p2 add_ln149_fu_167_p2 WEIGHTS_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_i_i162_fu_137_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_output_stream_dispatch_fu_367</InstName>
                    <ModuleName>output_stream_dispatch</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>367</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172</InstName>
                            <ModuleName>output_stream_dispatch_Pipeline_VITIS_LOOP_197_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>172</ID>
                            <BindInstances>add_ln197_fu_281_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212</InstName>
                            <ModuleName>output_stream_dispatch_Pipeline_VITIS_LOOP_204_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>add_ln211_fu_465_p2 add_ln204_fu_485_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259</InstName>
                            <ModuleName>output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>259</ID>
                            <BindInstances>add_ln188_fu_71_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>out_pkts_data_U out_pkts_keep_U out_pkts_strb_U out_pkts_user_U out_pkts_last_U out_pkts_id_U out_pkts_dest_U add_ln54_fu_416_p2 NEURONS_MEMBRANE_U WEIGHTS_INDEX_U NEURONS_STATE_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_core_32_32_66_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>24</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>44</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>2994</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1775</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_8ns_33_1_1_U5" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1818" URAM="0" VARIABLE="mul_ln1818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_8ns_40_2_1_U1" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1821" URAM="0" VARIABLE="mul_ln1821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_4_5_lsb_m_1_m3_1_fu_332_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1829" URAM="0" VARIABLE="exp_x_msb_4_5_lsb_m_1_m3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_4_5_lsb_m_1_m4_fu_342_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1833" URAM="0" VARIABLE="exp_x_msb_4_5_lsb_m_1_m4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_4_5_lsb_m_1_m5_1_fu_354_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1837" URAM="0" VARIABLE="exp_x_msb_4_5_lsb_m_1_m5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_51ns_50ns_101_5_1_U2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1921" URAM="0" VARIABLE="mul_ln1921"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_m_1_h_fu_468_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1995" URAM="0" VARIABLE="exp_x_msb_2_m_1_h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_67ns_63ns_130_5_1_U3" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2000" URAM="0" VARIABLE="f_x_msb_2_3_4_5_lsb"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2002_fu_537_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002" URAM="0" VARIABLE="add_ln2002"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_3_4_5_lsb_m_1_fu_547_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2002" URAM="0" VARIABLE="exp_x_msb_2_3_4_5_lsb_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_72ns_68ns_140_5_1_U4" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2071" URAM="0" VARIABLE="y_lo"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_l_fu_571_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2073" URAM="0" VARIABLE="y_l"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_599_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:2076" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1632_fu_605_p2" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_exp_apfixed.h:1632" URAM="0" VARIABLE="add_ln1632"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_4_table_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_4_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_5_table_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_5_table"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_3_table_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_3_table"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_msb_2_table_U" SOURCE="" URAM="0" VARIABLE="f_x_msb_2_table"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_1_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>input_layer_Pipeline_NEURON_LEAK_LOOP</Name>
            <Loops>
                <NEURON_LEAK_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURON_LEAK_LOOP>
                        <Name>NEURON_LEAK_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_core_32_32_66_s_fu_73</Instance>
                        </InstanceList>
                    </NEURON_LEAK_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2037</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="NEURON_LEAK_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_67ns_67_5_1_U17" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119" URAM="0" VARIABLE="mul_y_ln"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="membrane_leak_accumulator_1_fu_153_p2" SOURCE="src/RNI.cpp:170" URAM="0" VARIABLE="membrane_leak_accumulator_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_121_p2" SOURCE="src/RNI.cpp:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>input_layer_Pipeline_WEIGHTS_LOOP_0</Name>
            <Loops>
                <WEIGHTS_LOOP_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>65540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTS_LOOP_0>
                        <Name>WEIGHTS_LOOP_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65538</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTS_LOOP_0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>171</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>265</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="WEIGHTS_LOOP_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_16ns_16_4_1_U24" SOURCE="src/RNI.cpp:70" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="WEIGHTS_LOOP_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_16ns_16_4_1_U24" SOURCE="src/RNI.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_157_p2" SOURCE="src/RNI.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="WEIGHTS_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>input_layer</Name>
            <Loops>
                <NEURONS_LOOP_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7425</Best-caseLatency>
                    <Average-caseLatency>2104961</Average-caseLatency>
                    <Worst-caseLatency>8396673</Worst-caseLatency>
                    <Best-caseRealTimeLatency>74.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.050 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7425 ~ 8396673</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_LOOP_0>
                        <Name>NEURONS_LOOP_0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>7424 ~ 8396672</Latency>
                        <AbsoluteTimeLatency>74.240 us ~ 83.967 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>58</min>
                                <max>65599</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>58 ~ 65599</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162</Instance>
                            <Instance>grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179</Instance>
                        </InstanceList>
                    </NEURONS_LOOP_0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3168</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2495</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_209_p2" SOURCE="src/RNI.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_0" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i53_fu_227_p2" SOURCE="" URAM="0" VARIABLE="add_i_i53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_1_Pipeline_NEURON_LEAK_LOOP</Name>
            <Loops>
                <NEURON_LEAK_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURON_LEAK_LOOP>
                        <Name>NEURON_LEAK_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_core_32_32_66_s_fu_73</Instance>
                        </InstanceList>
                    </NEURON_LEAK_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2037</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="NEURON_LEAK_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_67ns_67_5_1_U43" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119" URAM="0" VARIABLE="mul_y_ln"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="membrane_leak_accumulator_4_fu_153_p2" SOURCE="src/RNI.cpp:170" URAM="0" VARIABLE="membrane_leak_accumulator_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_121_p2" SOURCE="src/RNI.cpp:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_1_Pipeline_WEIGHTS_LOOP_1</Name>
            <Loops>
                <WEIGHTS_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>131070</Average-caseLatency>
                    <Worst-caseLatency>262142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.311 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 262142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTS_LOOP_1>
                        <Name>WEIGHTS_LOOP_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 262140</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.621 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTS_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>200</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>282</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_fu_153_p2" SOURCE="src/RNI.cpp:88" URAM="0" VARIABLE="sub_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_177_p2" SOURCE="src/RNI.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_163_p2" SOURCE="src/RNI.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="WEIGHTS_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP</Name>
            <Loops>
                <NEURONS_STATE_RESET_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.237</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_STATE_RESET_LOOP>
                        <Name>NEURONS_STATE_RESET_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NEURONS_STATE_RESET_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_STATE_RESET_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_62_p2" SOURCE="src/RNI.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_1</Name>
            <Loops>
                <NEURONS_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4164</Best-caseLatency>
                    <Average-caseLatency>8392516</Average-caseLatency>
                    <Worst-caseLatency>16781124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.925 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4164 ~ 16781124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_LOOP_1>
                        <Name>NEURONS_LOOP_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>4032 ~ 16780992</Latency>
                        <AbsoluteTimeLatency>40.320 us ~ 0.168 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>63</min>
                                <max>262203</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>63 ~ 262203</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_inner_layer_1_Pipeline_NEURON_LEAK_LOOP_fu_123</Instance>
                            <Instance>grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140</Instance>
                        </InstanceList>
                    </NEURONS_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3195</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2638</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i162_fu_179_p2" SOURCE="" URAM="0" VARIABLE="add_i_i162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_2_Pipeline_NEURON_LEAK_LOOP</Name>
            <Loops>
                <NEURON_LEAK_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURON_LEAK_LOOP>
                        <Name>NEURON_LEAK_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_core_32_32_66_s_fu_73</Instance>
                        </InstanceList>
                    </NEURON_LEAK_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2037</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="NEURON_LEAK_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_67ns_67_5_1_U57" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119" URAM="0" VARIABLE="mul_y_ln"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="membrane_leak_accumulator_3_fu_153_p2" SOURCE="src/RNI.cpp:170" URAM="0" VARIABLE="membrane_leak_accumulator_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_121_p2" SOURCE="src/RNI.cpp:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_2_Pipeline_WEIGHTS_LOOP_2</Name>
            <Loops>
                <WEIGHTS_LOOP_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>131070</Average-caseLatency>
                    <Worst-caseLatency>262142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.311 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 262142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTS_LOOP_2>
                        <Name>WEIGHTS_LOOP_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 262140</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.621 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTS_LOOP_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>200</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>291</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_167_p2" SOURCE="src/RNI.cpp:109" URAM="0" VARIABLE="sub_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_191_p2" SOURCE="src/RNI.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_177_p2" SOURCE="src/RNI.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="WEIGHTS_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP</Name>
            <Loops>
                <NEURONS_STATE_RESET_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.237</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_STATE_RESET_LOOP>
                        <Name>NEURONS_STATE_RESET_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NEURONS_STATE_RESET_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_STATE_RESET_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_67_p2" SOURCE="src/RNI.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_2</Name>
            <Loops>
                <NEURONS_LOOP_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>4196260</Average-caseLatency>
                    <Worst-caseLatency>8390564</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.963 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.906 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084 ~ 8390564</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_LOOP_2>
                        <Name>NEURONS_LOOP_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2016 ~ 8390496</Latency>
                        <AbsoluteTimeLatency>20.160 us ~ 83.905 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>63</min>
                                <max>262203</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>63 ~ 262203</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_inner_layer_2_Pipeline_NEURON_LEAK_LOOP_fu_123</Instance>
                            <Instance>grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140</Instance>
                        </InstanceList>
                    </NEURONS_LOOP_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2646</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_2" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i162_fu_183_p2" SOURCE="" URAM="0" VARIABLE="add_i_i162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_3_Pipeline_NEURON_LEAK_LOOP</Name>
            <Loops>
                <NEURON_LEAK_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURON_LEAK_LOOP>
                        <Name>NEURON_LEAK_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_exp_core_32_32_66_s_fu_73</Instance>
                        </InstanceList>
                    </NEURON_LEAK_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2037</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="NEURON_LEAK_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_67ns_67_5_1_U71" SOURCE="/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119" URAM="0" VARIABLE="mul_y_ln"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="membrane_leak_accumulator_2_fu_153_p2" SOURCE="src/RNI.cpp:170" URAM="0" VARIABLE="membrane_leak_accumulator_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURON_LEAK_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_121_p2" SOURCE="src/RNI.cpp:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_3_Pipeline_WEIGHTS_LOOP_3</Name>
            <Loops>
                <WEIGHTS_LOOP_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.991</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>131070</Average-caseLatency>
                    <Worst-caseLatency>262142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.311 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 262142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTS_LOOP_3>
                        <Name>WEIGHTS_LOOP_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 262140</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.621 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTS_LOOP_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>200</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_191_p2" SOURCE="src/RNI.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_177_p2" SOURCE="src/RNI.cpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="WEIGHTS_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP</Name>
            <Loops>
                <NEURONS_STATE_RESET_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.192</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_STATE_RESET_LOOP>
                        <Name>NEURONS_STATE_RESET_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NEURONS_STATE_RESET_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_STATE_RESET_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_71_p2" SOURCE="src/RNI.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inner_layer_3</Name>
            <Loops>
                <NEURONS_LOOP_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1044</Best-caseLatency>
                    <Average-caseLatency>2098132</Average-caseLatency>
                    <Worst-caseLatency>4195284</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.981 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.953 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1044 ~ 4195284</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_LOOP_3>
                        <Name>NEURONS_LOOP_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>1008 ~ 4195248</Latency>
                        <AbsoluteTimeLatency>10.080 us ~ 41.952 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>63</min>
                                <max>262203</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>63 ~ 262203</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_inner_layer_3_Pipeline_NEURON_LEAK_LOOP_fu_123</Instance>
                            <Instance>grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140</Instance>
                        </InstanceList>
                    </NEURONS_LOOP_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2636</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_3" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i162_fu_183_p2" SOURCE="" URAM="0" VARIABLE="add_i_i162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_layer_Pipeline_WEIGHTS_LOOP_4</Name>
            <Loops>
                <WEIGHTS_LOOP_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>98303</Average-caseLatency>
                    <Worst-caseLatency>196607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.983 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.966 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 196607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTS_LOOP_4>
                        <Name>WEIGHTS_LOOP_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 196605</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.966 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTS_LOOP_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_189_p2" SOURCE="src/RNI.cpp:154" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_195_p2" SOURCE="src/RNI.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTS_LOOP_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_167_p2" SOURCE="src/RNI.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="WEIGHTS_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_layer_Pipeline_NEURONS_STATE_RESET_LOOP</Name>
            <Loops>
                <NEURONS_STATE_RESET_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_STATE_RESET_LOOP>
                        <Name>NEURONS_STATE_RESET_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NEURONS_STATE_RESET_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_STATE_RESET_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_71_p2" SOURCE="src/RNI.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_layer</Name>
            <Loops>
                <NEURONS_LOOP_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>393256</Average-caseLatency>
                    <Worst-caseLatency>786472</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.933 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.865 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52 ~ 786472</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_LOOP_4>
                        <Name>NEURONS_LOOP_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>32 ~ 786452</Latency>
                        <AbsoluteTimeLatency>0.320 us ~ 7.865 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8</min>
                                <max>196613</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8 ~ 196613</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97</Instance>
                        </InstanceList>
                    </NEURONS_LOOP_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>262</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>574</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_LOOP_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i162_fu_137_p2" SOURCE="" URAM="0" VARIABLE="add_i_i162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_stream_dispatch_Pipeline_VITIS_LOOP_197_1</Name>
            <Loops>
                <VITIS_LOOP_197_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>246</Best-caseLatency>
                    <Average-caseLatency>246</Average-caseLatency>
                    <Worst-caseLatency>246</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>246</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_197_1>
                        <Name>VITIS_LOOP_197_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>244</TripCount>
                        <Latency>244</Latency>
                        <AbsoluteTimeLatency>2.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_197_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_281_p2" SOURCE="src/RNI.cpp:197" URAM="0" VARIABLE="add_ln197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_stream_dispatch_Pipeline_VITIS_LOOP_204_2</Name>
            <Loops>
                <VITIS_LOOP_204_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.012</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_204_2>
                        <Name>VITIS_LOOP_204_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_204_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>245</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_465_p2" SOURCE="src/RNI.cpp:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_485_p2" SOURCE="src/RNI.cpp:204" URAM="0" VARIABLE="add_ln204"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP</Name>
            <Loops>
                <NEURONS_STATE_RESET_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NEURONS_STATE_RESET_LOOP>
                        <Name>NEURONS_STATE_RESET_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NEURONS_STATE_RESET_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NEURONS_STATE_RESET_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_71_p2" SOURCE="src/RNI.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>output_stream_dispatch</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>269</Best-caseLatency>
                    <Average-caseLatency>269</Average-caseLatency>
                    <Worst-caseLatency>269</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>269</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>110</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1078</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>RNI</Name>
            <Loops>
                <VITIS_LOOP_30_1>
                    <VITIS_LOOP_54_1/>
                </VITIS_LOOP_30_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.215</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_1>
                        <Name>VITIS_LOOP_30_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>15059</min>
                                <max>38550407</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>15059 ~ 38550407</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_input_layer_fu_263</Instance>
                            <Instance>grp_inner_layer_1_fu_289</Instance>
                            <Instance>grp_inner_layer_2_fu_311</Instance>
                            <Instance>grp_inner_layer_3_fu_333</Instance>
                            <Instance>grp_output_layer_fu_355</Instance>
                            <Instance>grp_output_stream_dispatch_fu_367</Instance>
                        </InstanceList>
                        <VITIS_LOOP_54_1>
                            <Name>VITIS_LOOP_54_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>4</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_54_1>
                    </VITIS_LOOP_30_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>53</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <DSP>45</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>16481</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>14533</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_pkts_data_U" SOURCE="" URAM="0" VARIABLE="out_pkts_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_keep_U" SOURCE="" URAM="0" VARIABLE="out_pkts_keep"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_strb_U" SOURCE="" URAM="0" VARIABLE="out_pkts_strb"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_user_U" SOURCE="" URAM="0" VARIABLE="out_pkts_user"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_last_U" SOURCE="" URAM="0" VARIABLE="out_pkts_last"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_id_U" SOURCE="" URAM="0" VARIABLE="out_pkts_id"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_pkts_dest_U" SOURCE="" URAM="0" VARIABLE="out_pkts_dest"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_416_p2" SOURCE="src/RNI.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NEURONS_MEMBRANE_U" SOURCE="" URAM="0" VARIABLE="NEURONS_MEMBRANE"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="WEIGHTS_INDEX_U" SOURCE="" URAM="0" VARIABLE="WEIGHTS_INDEX"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NEURONS_STATE_U" SOURCE="" URAM="0" VARIABLE="NEURONS_STATE"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile design_size_maximum_warning="1000000" name_max_length="800" pipeline_flush_in_task="never"/>
        <config_export flow="syn" output="/home/mohr0901/Documents/PMC/B_RNI_HLS/output" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TDEST</port>
                <port>in_stream_TID</port>
                <port>in_stream_TKEEP</port>
                <port>in_stream_TLAST</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TSTRB</port>
                <port>in_stream_TUSER</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TDEST</port>
                <port>out_stream_TID</port>
                <port>out_stream_TKEEP</port>
                <port>out_stream_TLAST</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TSTRB</port>
                <port>out_stream_TUSER</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_ctrl">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="in_stream">in, both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                    <column name="out_stream">out, both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="src/RNI.cpp:22" status="valid" parentFunction="rni" variable="" isDirective="0" options="axis port = in_stream"/>
        <Pragma type="interface" location="src/RNI.cpp:23" status="valid" parentFunction="rni" variable="" isDirective="0" options="axis port = out_stream"/>
        <Pragma type="interface" location="src/RNI.cpp:24" status="valid" parentFunction="rni" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
    </PragmaReport>
</profile>

