
smartMuseumShowcase_2560_C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800200  00001768  000017fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001768  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  00800244  00800244  00001840  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001840  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001870  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d0  00000000  00000000  000018b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000033d5  00000000  00000000  00001c80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001265  00000000  00000000  00005055  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000236e  00000000  00000000  000062ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000934  00000000  00000000  00008628  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c23  00000000  00000000  00008f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000240d  00000000  00000000  00009b7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000340  00000000  00000000  0000bf8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7c c0       	rjmp	.+248    	; 0xfa <__ctors_end>
       2:	00 00       	nop
       4:	9b c0       	rjmp	.+310    	; 0x13c <__bad_interrupt>
       6:	00 00       	nop
       8:	99 c0       	rjmp	.+306    	; 0x13c <__bad_interrupt>
       a:	00 00       	nop
       c:	6a c7       	rjmp	.+3796   	; 0xee2 <__vector_3>
       e:	00 00       	nop
      10:	97 c2       	rjmp	.+1326   	; 0x540 <__vector_4>
      12:	00 00       	nop
      14:	93 c0       	rjmp	.+294    	; 0x13c <__bad_interrupt>
      16:	00 00       	nop
      18:	91 c0       	rjmp	.+290    	; 0x13c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	8f c0       	rjmp	.+286    	; 0x13c <__bad_interrupt>
      1e:	00 00       	nop
      20:	8d c0       	rjmp	.+282    	; 0x13c <__bad_interrupt>
      22:	00 00       	nop
      24:	8b c0       	rjmp	.+278    	; 0x13c <__bad_interrupt>
      26:	00 00       	nop
      28:	89 c0       	rjmp	.+274    	; 0x13c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	87 c0       	rjmp	.+270    	; 0x13c <__bad_interrupt>
      2e:	00 00       	nop
      30:	85 c0       	rjmp	.+266    	; 0x13c <__bad_interrupt>
      32:	00 00       	nop
      34:	83 c0       	rjmp	.+262    	; 0x13c <__bad_interrupt>
      36:	00 00       	nop
      38:	81 c0       	rjmp	.+258    	; 0x13c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7f c0       	rjmp	.+254    	; 0x13c <__bad_interrupt>
      3e:	00 00       	nop
      40:	7d c0       	rjmp	.+250    	; 0x13c <__bad_interrupt>
      42:	00 00       	nop
      44:	d8 c0       	rjmp	.+432    	; 0x1f6 <__vector_17>
      46:	00 00       	nop
      48:	79 c0       	rjmp	.+242    	; 0x13c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	77 c0       	rjmp	.+238    	; 0x13c <__bad_interrupt>
      4e:	00 00       	nop
      50:	75 c0       	rjmp	.+234    	; 0x13c <__bad_interrupt>
      52:	00 00       	nop
      54:	73 c0       	rjmp	.+230    	; 0x13c <__bad_interrupt>
      56:	00 00       	nop
      58:	71 c0       	rjmp	.+226    	; 0x13c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	6f c0       	rjmp	.+222    	; 0x13c <__bad_interrupt>
      5e:	00 00       	nop
      60:	6d c0       	rjmp	.+218    	; 0x13c <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__vector_25>
      68:	69 c0       	rjmp	.+210    	; 0x13c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	67 c0       	rjmp	.+206    	; 0x13c <__bad_interrupt>
      6e:	00 00       	nop
      70:	65 c0       	rjmp	.+202    	; 0x13c <__bad_interrupt>
      72:	00 00       	nop
      74:	63 c0       	rjmp	.+198    	; 0x13c <__bad_interrupt>
      76:	00 00       	nop
      78:	61 c0       	rjmp	.+194    	; 0x13c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	5f c0       	rjmp	.+190    	; 0x13c <__bad_interrupt>
      7e:	00 00       	nop
      80:	5d c0       	rjmp	.+186    	; 0x13c <__bad_interrupt>
      82:	00 00       	nop
      84:	5b c0       	rjmp	.+182    	; 0x13c <__bad_interrupt>
      86:	00 00       	nop
      88:	59 c0       	rjmp	.+178    	; 0x13c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	57 c0       	rjmp	.+174    	; 0x13c <__bad_interrupt>
      8e:	00 00       	nop
      90:	55 c0       	rjmp	.+170    	; 0x13c <__bad_interrupt>
      92:	00 00       	nop
      94:	53 c0       	rjmp	.+166    	; 0x13c <__bad_interrupt>
      96:	00 00       	nop
      98:	51 c0       	rjmp	.+162    	; 0x13c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	4f c0       	rjmp	.+158    	; 0x13c <__bad_interrupt>
      9e:	00 00       	nop
      a0:	4d c0       	rjmp	.+154    	; 0x13c <__bad_interrupt>
      a2:	00 00       	nop
      a4:	4b c0       	rjmp	.+150    	; 0x13c <__bad_interrupt>
      a6:	00 00       	nop
      a8:	49 c0       	rjmp	.+146    	; 0x13c <__bad_interrupt>
      aa:	00 00       	nop
      ac:	47 c0       	rjmp	.+142    	; 0x13c <__bad_interrupt>
      ae:	00 00       	nop
      b0:	45 c0       	rjmp	.+138    	; 0x13c <__bad_interrupt>
      b2:	00 00       	nop
      b4:	43 c0       	rjmp	.+134    	; 0x13c <__bad_interrupt>
      b6:	00 00       	nop
      b8:	41 c0       	rjmp	.+130    	; 0x13c <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 39 09 	jmp	0x1272	; 0x1272 <__vector_47>
      c0:	3d c0       	rjmp	.+122    	; 0x13c <__bad_interrupt>
      c2:	00 00       	nop
      c4:	3b c0       	rjmp	.+118    	; 0x13c <__bad_interrupt>
      c6:	00 00       	nop
      c8:	39 c0       	rjmp	.+114    	; 0x13c <__bad_interrupt>
      ca:	00 00       	nop
      cc:	37 c0       	rjmp	.+110    	; 0x13c <__bad_interrupt>
      ce:	00 00       	nop
      d0:	35 c0       	rjmp	.+106    	; 0x13c <__bad_interrupt>
      d2:	00 00       	nop
      d4:	33 c0       	rjmp	.+102    	; 0x13c <__bad_interrupt>
      d6:	00 00       	nop
      d8:	31 c0       	rjmp	.+98     	; 0x13c <__bad_interrupt>
      da:	00 00       	nop
      dc:	2f c0       	rjmp	.+94     	; 0x13c <__bad_interrupt>
      de:	00 00       	nop
      e0:	2d c0       	rjmp	.+90     	; 0x13c <__bad_interrupt>
      e2:	00 00       	nop
      e4:	1d 0b       	sbc	r17, r29
      e6:	20 0b       	sbc	r18, r16
      e8:	24 0b       	sbc	r18, r20
      ea:	28 0b       	sbc	r18, r24
      ec:	2c 0b       	sbc	r18, r28
      ee:	30 0b       	sbc	r19, r16
      f0:	34 0b       	sbc	r19, r20
      f2:	38 0b       	sbc	r19, r24
      f4:	3c 0b       	sbc	r19, r28
      f6:	40 0b       	sbc	r20, r16
      f8:	44 0b       	sbc	r20, r20

000000fa <__ctors_end>:
      fa:	11 24       	eor	r1, r1
      fc:	1f be       	out	0x3f, r1	; 63
      fe:	cf ef       	ldi	r28, 0xFF	; 255
     100:	d1 e2       	ldi	r29, 0x21	; 33
     102:	de bf       	out	0x3e, r29	; 62
     104:	cd bf       	out	0x3d, r28	; 61
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0c bf       	out	0x3c, r16	; 60

0000010a <__do_copy_data>:
     10a:	12 e0       	ldi	r17, 0x02	; 2
     10c:	a0 e0       	ldi	r26, 0x00	; 0
     10e:	b2 e0       	ldi	r27, 0x02	; 2
     110:	e8 e6       	ldi	r30, 0x68	; 104
     112:	f7 e1       	ldi	r31, 0x17	; 23
     114:	00 e0       	ldi	r16, 0x00	; 0
     116:	0b bf       	out	0x3b, r16	; 59
     118:	02 c0       	rjmp	.+4      	; 0x11e <__do_copy_data+0x14>
     11a:	07 90       	elpm	r0, Z+
     11c:	0d 92       	st	X+, r0
     11e:	a4 34       	cpi	r26, 0x44	; 68
     120:	b1 07       	cpc	r27, r17
     122:	d9 f7       	brne	.-10     	; 0x11a <__do_copy_data+0x10>

00000124 <__do_clear_bss>:
     124:	22 e0       	ldi	r18, 0x02	; 2
     126:	a4 e4       	ldi	r26, 0x44	; 68
     128:	b2 e0       	ldi	r27, 0x02	; 2
     12a:	01 c0       	rjmp	.+2      	; 0x12e <.do_clear_bss_start>

0000012c <.do_clear_bss_loop>:
     12c:	1d 92       	st	X+, r1

0000012e <.do_clear_bss_start>:
     12e:	ac 37       	cpi	r26, 0x7C	; 124
     130:	b2 07       	cpc	r27, r18
     132:	e1 f7       	brne	.-8      	; 0x12c <.do_clear_bss_loop>
     134:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <main>
     138:	0c 94 b2 0b 	jmp	0x1764	; 0x1764 <_exit>

0000013c <__bad_interrupt>:
     13c:	61 cf       	rjmp	.-318    	; 0x0 <__vectors>

0000013e <ir_reset>:
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     13e:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <state>
     142:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <repeat>
     146:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     14a:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     14e:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     152:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
     156:	08 95       	ret

00000158 <ir_init>:
     158:	e1 e8       	ldi	r30, 0x81	; 129
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	80 81       	ld	r24, Z
     15e:	88 60       	ori	r24, 0x08	; 8
     160:	80 83       	st	Z, r24
     162:	80 81       	ld	r24, Z
     164:	81 60       	ori	r24, 0x01	; 1
     166:	80 83       	st	Z, r24
     168:	ef e6       	ldi	r30, 0x6F	; 111
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	80 81       	ld	r24, Z
     16e:	82 60       	ori	r24, 0x02	; 2
     170:	80 83       	st	Z, r24
     172:	8f e9       	ldi	r24, 0x9F	; 159
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     17a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     17e:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     182:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
     186:	53 98       	cbi	0x0a, 3	; 10
     188:	e9 e6       	ldi	r30, 0x69	; 105
     18a:	f0 e0       	ldi	r31, 0x00	; 0
     18c:	80 81       	ld	r24, Z
     18e:	80 68       	ori	r24, 0x80	; 128
     190:	80 83       	st	Z, r24
     192:	eb 9a       	sbi	0x1d, 3	; 29
     194:	78 94       	sei
     196:	d3 df       	rcall	.-90     	; 0x13e <ir_reset>
     198:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     19c:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     1a0:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     1a4:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     1a8:	08 95       	ret

000001aa <ir_check_command>:
     1aa:	98 23       	and	r25, r24
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	09 f0       	breq	.+2      	; 0x1b2 <ir_check_command+0x8>
     1b0:	80 e0       	ldi	r24, 0x00	; 0
     1b2:	08 95       	ret

000001b4 <ir_check_timeout>:
     1b4:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <total_cycles_counter>
     1b8:	90 91 53 02 	lds	r25, 0x0253	; 0x800253 <total_cycles_counter+0x1>
     1bc:	a0 91 54 02 	lds	r26, 0x0254	; 0x800254 <total_cycles_counter+0x2>
     1c0:	b0 91 55 02 	lds	r27, 0x0255	; 0x800255 <total_cycles_counter+0x3>
     1c4:	88 3f       	cpi	r24, 0xF8	; 248
     1c6:	9a 42       	sbci	r25, 0x2A	; 42
     1c8:	a1 05       	cpc	r26, r1
     1ca:	b1 05       	cpc	r27, r1
     1cc:	98 f0       	brcs	.+38     	; 0x1f4 <ir_check_timeout+0x40>
     1ce:	b7 df       	rcall	.-146    	; 0x13e <ir_reset>
     1d0:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     1d4:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     1d8:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     1dc:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     1e0:	e9 e6       	ldi	r30, 0x69	; 105
     1e2:	f0 e0       	ldi	r31, 0x00	; 0
     1e4:	80 81       	ld	r24, Z
     1e6:	80 68       	ori	r24, 0x80	; 128
     1e8:	80 83       	st	Z, r24
     1ea:	80 81       	ld	r24, Z
     1ec:	8f 7b       	andi	r24, 0xBF	; 191
     1ee:	80 83       	st	Z, r24
     1f0:	10 92 5b 02 	sts	0x025B, r1	; 0x80025b <edge>
     1f4:	08 95       	ret

000001f6 <__vector_17>:
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
     204:	af 93       	push	r26
     206:	bf 93       	push	r27
     208:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     20c:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     210:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     214:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     218:	01 96       	adiw	r24, 0x01	; 1
     21a:	a1 1d       	adc	r26, r1
     21c:	b1 1d       	adc	r27, r1
     21e:	80 93 5c 02 	sts	0x025C, r24	; 0x80025c <cycles_counter>
     222:	90 93 5d 02 	sts	0x025D, r25	; 0x80025d <cycles_counter+0x1>
     226:	a0 93 5e 02 	sts	0x025E, r26	; 0x80025e <cycles_counter+0x2>
     22a:	b0 93 5f 02 	sts	0x025F, r27	; 0x80025f <cycles_counter+0x3>
     22e:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <total_cycles_counter>
     232:	90 91 53 02 	lds	r25, 0x0253	; 0x800253 <total_cycles_counter+0x1>
     236:	a0 91 54 02 	lds	r26, 0x0254	; 0x800254 <total_cycles_counter+0x2>
     23a:	b0 91 55 02 	lds	r27, 0x0255	; 0x800255 <total_cycles_counter+0x3>
     23e:	01 96       	adiw	r24, 0x01	; 1
     240:	a1 1d       	adc	r26, r1
     242:	b1 1d       	adc	r27, r1
     244:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <total_cycles_counter>
     248:	90 93 53 02 	sts	0x0253, r25	; 0x800253 <total_cycles_counter+0x1>
     24c:	a0 93 54 02 	sts	0x0254, r26	; 0x800254 <total_cycles_counter+0x2>
     250:	b0 93 55 02 	sts	0x0255, r27	; 0x800255 <total_cycles_counter+0x3>
     254:	bf 91       	pop	r27
     256:	af 91       	pop	r26
     258:	9f 91       	pop	r25
     25a:	8f 91       	pop	r24
     25c:	0f 90       	pop	r0
     25e:	0f be       	out	0x3f, r0	; 63
     260:	0f 90       	pop	r0
     262:	1f 90       	pop	r1
     264:	18 95       	reti

00000266 <ir_handle_state_wait_edge_falling>:
     266:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     26a:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     26e:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     272:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     27c:	08 95       	ret

0000027e <ir_handle_state_start_edge_falling>:
}

void ir_handle_state_start_edge_falling() {
	
	if(cycles_counter >= TIME_START_HALFBIT_HIGH_COMMAND_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_COMMAND_MAX) {
     27e:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     282:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     286:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     28a:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     28e:	89 3a       	cpi	r24, 0xA9	; 169
     290:	91 40       	sbci	r25, 0x01	; 1
     292:	a1 05       	cpc	r26, r1
     294:	b1 05       	cpc	r27, r1
     296:	d8 f0       	brcs	.+54     	; 0x2ce <ir_handle_state_start_edge_falling+0x50>
     298:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     29c:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2a0:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2a4:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2a8:	8c 3d       	cpi	r24, 0xDC	; 220
     2aa:	91 40       	sbci	r25, 0x01	; 1
     2ac:	a1 05       	cpc	r26, r1
     2ae:	b1 05       	cpc	r27, r1
     2b0:	70 f4       	brcc	.+28     	; 0x2ce <ir_handle_state_start_edge_falling+0x50>
		state = STATE_BITS;
     2b2:	82 e0       	ldi	r24, 0x02	; 2
     2b4:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
		command_bits_counter = 0;
     2b8:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <command_bits_counter>
		command = 0;
     2bc:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <command>
     2c0:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <command+0x1>
     2c4:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <command+0x2>
     2c8:	10 92 50 02 	sts	0x0250, r1	; 0x800250 <command+0x3>
		return;
     2cc:	08 95       	ret
	}

	if (cycles_counter >= TIME_START_HALFBIT_HIGH_REPEAT_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_REPEAT_MAX) {
     2ce:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     2d2:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2d6:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2da:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2de:	88 3c       	cpi	r24, 0xC8	; 200
     2e0:	91 05       	cpc	r25, r1
     2e2:	a1 05       	cpc	r26, r1
     2e4:	b1 05       	cpc	r27, r1
     2e6:	20 f1       	brcs	.+72     	; 0x330 <ir_handle_state_start_edge_falling+0xb2>
     2e8:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     2ec:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2f0:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2f4:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2f8:	8b 3f       	cpi	r24, 0xFB	; 251
     2fa:	91 05       	cpc	r25, r1
     2fc:	a1 05       	cpc	r26, r1
     2fe:	b1 05       	cpc	r27, r1
     300:	b8 f4       	brcc	.+46     	; 0x330 <ir_handle_state_start_edge_falling+0xb2>
		state = STATE_STOP;
     302:	83 e0       	ldi	r24, 0x03	; 3
     304:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
		repeat = 1;
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <repeat>
		command = current_command;
     30e:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <current_command>
     312:	90 91 57 02 	lds	r25, 0x0257	; 0x800257 <current_command+0x1>
     316:	a0 91 58 02 	lds	r26, 0x0258	; 0x800258 <current_command+0x2>
     31a:	b0 91 59 02 	lds	r27, 0x0259	; 0x800259 <current_command+0x3>
     31e:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     322:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     326:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     32a:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		return;
     32e:	08 95       	ret
	}

	ir_reset();
     330:	06 cf       	rjmp	.-500    	; 0x13e <ir_reset>
     332:	08 95       	ret

00000334 <ir_handle_state_start_edge_rising>:
}

void ir_handle_state_start_edge_rising() {
	cycles_counter = 0;
     334:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     338:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     33c:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     340:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_START;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     34a:	08 95       	ret

0000034c <ir_handle_state_bits_edge_falling>:
}

void ir_handle_state_bits_edge_falling() {
		if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ZERO_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ZERO_MAX) {
     34c:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     350:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     354:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     358:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     35c:	4f 97       	sbiw	r24, 0x1f	; 31
     35e:	a1 05       	cpc	r26, r1
     360:	b1 05       	cpc	r27, r1
     362:	08 f4       	brcc	.+2      	; 0x366 <ir_handle_state_bits_edge_falling+0x1a>
     364:	50 c0       	rjmp	.+160    	; 0x406 <__FUSE_REGION_LENGTH__+0x6>
     366:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     36a:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     36e:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     372:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     376:	82 35       	cpi	r24, 0x52	; 82
     378:	91 05       	cpc	r25, r1
     37a:	a1 05       	cpc	r26, r1
     37c:	b1 05       	cpc	r27, r1
     37e:	08 f0       	brcs	.+2      	; 0x382 <ir_handle_state_bits_edge_falling+0x36>
     380:	42 c0       	rjmp	.+132    	; 0x406 <__FUSE_REGION_LENGTH__+0x6>
		command = (command << 1);
     382:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     386:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     38a:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     38e:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     392:	88 0f       	add	r24, r24
     394:	99 1f       	adc	r25, r25
     396:	aa 1f       	adc	r26, r26
     398:	bb 1f       	adc	r27, r27
     39a:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     39e:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     3a2:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     3a6:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		command_bits_counter++;
     3aa:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     3ae:	8f 5f       	subi	r24, 0xFF	; 255
     3b0:	80 93 5a 02 	sts	0x025A, r24	; 0x80025a <command_bits_counter>

		if (command_bits_counter < 32) {
     3b4:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     3b8:	80 32       	cpi	r24, 0x20	; 32
     3ba:	20 f4       	brcc	.+8      	; 0x3c4 <ir_handle_state_bits_edge_falling+0x78>
			state = STATE_BITS;
     3bc:	82 e0       	ldi	r24, 0x02	; 2
     3be:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     3c2:	08 95       	ret
			} else if (!ir_check_command(command)) {
     3c4:	60 91 4d 02 	lds	r22, 0x024D	; 0x80024d <command>
     3c8:	70 91 4e 02 	lds	r23, 0x024E	; 0x80024e <command+0x1>
     3cc:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <command+0x2>
     3d0:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <command+0x3>
     3d4:	ea de       	rcall	.-556    	; 0x1aa <ir_check_command>
     3d6:	81 11       	cpse	r24, r1
     3d8:	02 c0       	rjmp	.+4      	; 0x3de <ir_handle_state_bits_edge_falling+0x92>
			ir_reset();
     3da:	b1 ce       	rjmp	.-670    	; 0x13e <ir_reset>
     3dc:	08 95       	ret
			} else {
			state = STATE_STOP;
     3de:	83 e0       	ldi	r24, 0x03	; 3
     3e0:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
			current_command = command;
     3e4:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     3e8:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     3ec:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     3f0:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     3f4:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     3f8:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     3fc:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     400:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
     404:	08 95       	ret
		}

		return;
	}

	if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ONE_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ONE_MAX) {
     406:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     40a:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     40e:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     412:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     416:	80 39       	cpi	r24, 0x90	; 144
     418:	91 05       	cpc	r25, r1
     41a:	a1 05       	cpc	r26, r1
     41c:	b1 05       	cpc	r27, r1
     41e:	08 f4       	brcc	.+2      	; 0x422 <__FUSE_REGION_LENGTH__+0x22>
     420:	54 c0       	rjmp	.+168    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
     422:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     426:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     42a:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     42e:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     432:	83 3c       	cpi	r24, 0xC3	; 195
     434:	91 05       	cpc	r25, r1
     436:	a1 05       	cpc	r26, r1
     438:	b1 05       	cpc	r27, r1
     43a:	08 f0       	brcs	.+2      	; 0x43e <__FUSE_REGION_LENGTH__+0x3e>
     43c:	46 c0       	rjmp	.+140    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
		command = ((command << 1) | 1);
     43e:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     442:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     446:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     44a:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     44e:	88 0f       	add	r24, r24
     450:	99 1f       	adc	r25, r25
     452:	aa 1f       	adc	r26, r26
     454:	bb 1f       	adc	r27, r27
     456:	81 60       	ori	r24, 0x01	; 1
     458:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     45c:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     460:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     464:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		command_bits_counter++;
     468:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     46c:	8f 5f       	subi	r24, 0xFF	; 255
     46e:	80 93 5a 02 	sts	0x025A, r24	; 0x80025a <command_bits_counter>

		if (command_bits_counter < 32) {
     472:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     476:	80 32       	cpi	r24, 0x20	; 32
     478:	20 f4       	brcc	.+8      	; 0x482 <__FUSE_REGION_LENGTH__+0x82>
			state = STATE_BITS;
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     480:	08 95       	ret
			} else if (!ir_check_command(command)) {
     482:	60 91 4d 02 	lds	r22, 0x024D	; 0x80024d <command>
     486:	70 91 4e 02 	lds	r23, 0x024E	; 0x80024e <command+0x1>
     48a:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <command+0x2>
     48e:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <command+0x3>
     492:	8b de       	rcall	.-746    	; 0x1aa <ir_check_command>
     494:	81 11       	cpse	r24, r1
     496:	02 c0       	rjmp	.+4      	; 0x49c <__FUSE_REGION_LENGTH__+0x9c>
			ir_reset();
     498:	52 ce       	rjmp	.-860    	; 0x13e <ir_reset>
     49a:	08 95       	ret
			} else {
			state = STATE_STOP;
     49c:	83 e0       	ldi	r24, 0x03	; 3
     49e:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
			current_command = command;
     4a2:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     4a6:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     4aa:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     4ae:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     4b2:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     4b6:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     4ba:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     4be:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
			newCommandFlag=1;
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 4b 02 	sts	0x024B, r24	; 0x80024b <newCommandFlag>
     4c8:	08 95       	ret

		return;
	}


	command_bits_counter = 0;
     4ca:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <command_bits_counter>
	command = 0;
     4ce:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <command>
     4d2:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <command+0x1>
     4d6:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <command+0x2>
     4da:	10 92 50 02 	sts	0x0250, r1	; 0x800250 <command+0x3>
	ir_reset();
     4de:	2f ce       	rjmp	.-930    	; 0x13e <ir_reset>
     4e0:	08 95       	ret

000004e2 <ir_handle_state_bits_edge_rising>:
}

void ir_handle_state_bits_edge_rising() {
	cycles_counter = 0;
     4e2:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     4e6:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     4ea:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     4ee:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_BITS;
     4f2:	82 e0       	ldi	r24, 0x02	; 2
     4f4:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     4f8:	08 95       	ret

000004fa <ir_handle_state_stop>:
}

void ir_handle_state_stop() {
	cycles_counter = 0;
     4fa:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     4fe:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     502:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     506:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_WAIT;
     50a:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <state>
	current_command = command;
     50e:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     512:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     516:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     51a:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     51e:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     522:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     526:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     52a:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
	total_cycles_counter = 0;
     52e:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     532:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     536:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     53a:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     53e:	08 95       	ret

00000540 <__vector_4>:
ISR(TIMER1_COMPA_vect) {
	cycles_counter++;
	total_cycles_counter++;
}

ISR(INT3_vect) {
     540:	1f 92       	push	r1
     542:	0f 92       	push	r0
     544:	0f b6       	in	r0, 0x3f	; 63
     546:	0f 92       	push	r0
     548:	11 24       	eor	r1, r1
     54a:	0b b6       	in	r0, 0x3b	; 59
     54c:	0f 92       	push	r0
     54e:	2f 93       	push	r18
     550:	3f 93       	push	r19
     552:	4f 93       	push	r20
     554:	5f 93       	push	r21
     556:	6f 93       	push	r22
     558:	7f 93       	push	r23
     55a:	8f 93       	push	r24
     55c:	9f 93       	push	r25
     55e:	af 93       	push	r26
     560:	bf 93       	push	r27
     562:	ef 93       	push	r30
     564:	ff 93       	push	r31
	ir_check_timeout();
     566:	26 de       	rcall	.-948    	; 0x1b4 <ir_check_timeout>

	switch (state) {
     568:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <state>
     56c:	81 30       	cpi	r24, 0x01	; 1
     56e:	71 f0       	breq	.+28     	; 0x58c <__vector_4+0x4c>
     570:	28 f0       	brcs	.+10     	; 0x57c <__vector_4+0x3c>
     572:	82 30       	cpi	r24, 0x02	; 2
     574:	b9 f0       	breq	.+46     	; 0x5a4 <__vector_4+0x64>
     576:	83 30       	cpi	r24, 0x03	; 3
     578:	09 f1       	breq	.+66     	; 0x5bc <__vector_4+0x7c>
     57a:	22 c0       	rjmp	.+68     	; 0x5c0 <__vector_4+0x80>
		case STATE_WAIT:
		if (edge == EDGE_FALLING)
     57c:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     580:	81 11       	cpse	r24, r1
     582:	02 c0       	rjmp	.+4      	; 0x588 <__vector_4+0x48>
		ir_handle_state_wait_edge_falling();
     584:	70 de       	rcall	.-800    	; 0x266 <ir_handle_state_wait_edge_falling>
     586:	1d c0       	rjmp	.+58     	; 0x5c2 <__vector_4+0x82>
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     588:	da dd       	rcall	.-1100   	; 0x13e <ir_reset>
     58a:	1b c0       	rjmp	.+54     	; 0x5c2 <__vector_4+0x82>
		else
		ir_handle_state_wait_edge_rising();
		break;

		case STATE_START:
		if (edge == EDGE_RISING)
     58c:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     590:	81 30       	cpi	r24, 0x01	; 1
     592:	11 f4       	brne	.+4      	; 0x598 <__vector_4+0x58>
		ir_handle_state_start_edge_rising();
     594:	cf de       	rcall	.-610    	; 0x334 <ir_handle_state_start_edge_rising>
     596:	15 c0       	rjmp	.+42     	; 0x5c2 <__vector_4+0x82>
		else if (edge == EDGE_FALLING)
     598:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     59c:	81 11       	cpse	r24, r1
     59e:	11 c0       	rjmp	.+34     	; 0x5c2 <__vector_4+0x82>
		ir_handle_state_start_edge_falling();
     5a0:	6e de       	rcall	.-804    	; 0x27e <ir_handle_state_start_edge_falling>
     5a2:	0f c0       	rjmp	.+30     	; 0x5c2 <__vector_4+0x82>
		break;

		case STATE_BITS:
		if (edge == EDGE_RISING)
     5a4:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5a8:	81 30       	cpi	r24, 0x01	; 1
     5aa:	11 f4       	brne	.+4      	; 0x5b0 <__vector_4+0x70>
		ir_handle_state_bits_edge_rising();
     5ac:	9a df       	rcall	.-204    	; 0x4e2 <ir_handle_state_bits_edge_rising>
     5ae:	09 c0       	rjmp	.+18     	; 0x5c2 <__vector_4+0x82>
		else if (edge == EDGE_FALLING)
     5b0:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5b4:	81 11       	cpse	r24, r1
     5b6:	05 c0       	rjmp	.+10     	; 0x5c2 <__vector_4+0x82>
		ir_handle_state_bits_edge_falling();
     5b8:	c9 de       	rcall	.-622    	; 0x34c <ir_handle_state_bits_edge_falling>
     5ba:	03 c0       	rjmp	.+6      	; 0x5c2 <__vector_4+0x82>
		break;

		case STATE_STOP:
		ir_handle_state_stop();
     5bc:	9e df       	rcall	.-196    	; 0x4fa <ir_handle_state_stop>
		break;
     5be:	01 c0       	rjmp	.+2      	; 0x5c2 <__vector_4+0x82>

		default:
		ir_reset();
     5c0:	be dd       	rcall	.-1156   	; 0x13e <ir_reset>
	EICRA &= ~(1 << ISC30);
	edge = EDGE_FALLING;
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
     5c2:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5c6:	81 11       	cpse	r24, r1
     5c8:	0c c0       	rjmp	.+24     	; 0x5e2 <__vector_4+0xa2>
volatile uint8_t command_bits_counter;
volatile unsigned char newCommandFlag;

/* Rising edge detection */
void inline check_rising_edge() {
	EICRA |= (1 << ISC31);
     5ca:	e9 e6       	ldi	r30, 0x69	; 105
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	80 81       	ld	r24, Z
     5d0:	80 68       	ori	r24, 0x80	; 128
     5d2:	80 83       	st	Z, r24
	EICRA |= (1 << ISC30);
     5d4:	80 81       	ld	r24, Z
     5d6:	80 64       	ori	r24, 0x40	; 64
     5d8:	80 83       	st	Z, r24
	edge = EDGE_RISING;
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <edge>
     5e0:	0e c0       	rjmp	.+28     	; 0x5fe <__vector_4+0xbe>
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
		check_rising_edge();
		} else if (edge == EDGE_RISING) {
     5e2:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5e6:	81 30       	cpi	r24, 0x01	; 1
     5e8:	51 f4       	brne	.+20     	; 0x5fe <__vector_4+0xbe>
	edge = EDGE_RISING;
}

/* Falling edge detection */
void inline check_falling_edge() {
	EICRA |= (1 << ISC31);
     5ea:	e9 e6       	ldi	r30, 0x69	; 105
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	80 68       	ori	r24, 0x80	; 128
     5f2:	80 83       	st	Z, r24
	EICRA &= ~(1 << ISC30);
     5f4:	80 81       	ld	r24, Z
     5f6:	8f 7b       	andi	r24, 0xBF	; 191
     5f8:	80 83       	st	Z, r24
	edge = EDGE_FALLING;
     5fa:	10 92 5b 02 	sts	0x025B, r1	; 0x80025b <edge>
		break;
	}

	toggle_edge();
}
     5fe:	ff 91       	pop	r31
     600:	ef 91       	pop	r30
     602:	bf 91       	pop	r27
     604:	af 91       	pop	r26
     606:	9f 91       	pop	r25
     608:	8f 91       	pop	r24
     60a:	7f 91       	pop	r23
     60c:	6f 91       	pop	r22
     60e:	5f 91       	pop	r21
     610:	4f 91       	pop	r20
     612:	3f 91       	pop	r19
     614:	2f 91       	pop	r18
     616:	0f 90       	pop	r0
     618:	0b be       	out	0x3b, r0	; 59
     61a:	0f 90       	pop	r0
     61c:	0f be       	out	0x3f, r0	; 63
     61e:	0f 90       	pop	r0
     620:	1f 90       	pop	r1
     622:	18 95       	reti

00000624 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     624:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     628:	82 e1       	ldi	r24, 0x12	; 18
     62a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     62e:	08 95       	ret

00000630 <i2c_start>:
     630:	94 ea       	ldi	r25, 0xA4	; 164
     632:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     636:	ec eb       	ldi	r30, 0xBC	; 188
     638:	f0 e0       	ldi	r31, 0x00	; 0
     63a:	90 81       	ld	r25, Z
     63c:	99 23       	and	r25, r25
     63e:	ec f7       	brge	.-6      	; 0x63a <i2c_start+0xa>
     640:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     644:	98 7f       	andi	r25, 0xF8	; 248
     646:	98 30       	cpi	r25, 0x08	; 8
     648:	11 f0       	breq	.+4      	; 0x64e <i2c_start+0x1e>
     64a:	90 31       	cpi	r25, 0x10	; 16
     64c:	a1 f4       	brne	.+40     	; 0x676 <i2c_start+0x46>
     64e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     652:	84 e8       	ldi	r24, 0x84	; 132
     654:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     658:	ec eb       	ldi	r30, 0xBC	; 188
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	88 23       	and	r24, r24
     660:	ec f7       	brge	.-6      	; 0x65c <i2c_start+0x2c>
     662:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     666:	98 7f       	andi	r25, 0xF8	; 248
     668:	98 31       	cpi	r25, 0x18	; 24
     66a:	39 f0       	breq	.+14     	; 0x67a <i2c_start+0x4a>
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 34       	cpi	r25, 0x40	; 64
     670:	29 f4       	brne	.+10     	; 0x67c <i2c_start+0x4c>
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	08 95       	ret
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	08 95       	ret
     67a:	80 e0       	ldi	r24, 0x00	; 0
     67c:	08 95       	ret

0000067e <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     67e:	84 e9       	ldi	r24, 0x94	; 148
     680:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     684:	ec eb       	ldi	r30, 0xBC	; 188
     686:	f0 e0       	ldi	r31, 0x00	; 0
     688:	80 81       	ld	r24, Z
     68a:	84 fd       	sbrc	r24, 4
     68c:	fd cf       	rjmp	.-6      	; 0x688 <i2c_stop+0xa>

}/* i2c_stop */
     68e:	08 95       	ret

00000690 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     690:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     694:	84 e8       	ldi	r24, 0x84	; 132
     696:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     69a:	ec eb       	ldi	r30, 0xBC	; 188
     69c:	f0 e0       	ldi	r31, 0x00	; 0
     69e:	80 81       	ld	r24, Z
     6a0:	88 23       	and	r24, r24
     6a2:	ec f7       	brge	.-6      	; 0x69e <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     6a4:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     6a8:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	98 32       	cpi	r25, 0x28	; 40
     6ae:	09 f4       	brne	.+2      	; 0x6b2 <i2c_write+0x22>
     6b0:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     6b2:	08 95       	ret

000006b4 <lcd_read>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
     6b4:	cf 93       	push	r28
     6b6:	88 23       	and	r24, r24
     6b8:	31 f0       	breq	.+12     	; 0x6c6 <lcd_read+0x12>
     6ba:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6be:	81 60       	ori	r24, 0x01	; 1
     6c0:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6c4:	05 c0       	rjmp	.+10     	; 0x6d0 <lcd_read+0x1c>
     6c6:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6ca:	8e 7f       	andi	r24, 0xFE	; 254
     6cc:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6d0:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6d4:	82 60       	ori	r24, 0x02	; 2
     6d6:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6da:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     6de:	87 e0       	ldi	r24, 0x07	; 7
     6e0:	8d d1       	rcall	.+794    	; 0x9fc <pcf8574_setoutput>
     6e2:	62 e0       	ldi	r22, 0x02	; 2
     6e4:	87 e0       	ldi	r24, 0x07	; 7
     6e6:	d4 d1       	rcall	.+936    	; 0xa90 <pcf8574_setoutputpinhigh>
     6e8:	00 c0       	rjmp	.+0      	; 0x6ea <lcd_read+0x36>
     6ea:	64 e0       	ldi	r22, 0x04	; 4
     6ec:	87 e0       	ldi	r24, 0x07	; 7
     6ee:	6f d1       	rcall	.+734    	; 0x9ce <pcf8574_getoutputpin>
     6f0:	c8 2f       	mov	r28, r24
     6f2:	62 e0       	ldi	r22, 0x02	; 2
     6f4:	87 e0       	ldi	r24, 0x07	; 7
     6f6:	cf d1       	rcall	.+926    	; 0xa96 <pcf8574_setoutputpinlow>
     6f8:	00 c0       	rjmp	.+0      	; 0x6fa <lcd_read+0x46>
     6fa:	62 e0       	ldi	r22, 0x02	; 2
     6fc:	87 e0       	ldi	r24, 0x07	; 7
     6fe:	c8 d1       	rcall	.+912    	; 0xa90 <pcf8574_setoutputpinhigh>
     700:	00 c0       	rjmp	.+0      	; 0x702 <lcd_read+0x4e>
     702:	64 e0       	ldi	r22, 0x04	; 4
     704:	87 e0       	ldi	r24, 0x07	; 7
     706:	63 d1       	rcall	.+710    	; 0x9ce <pcf8574_getoutputpin>
     708:	c2 95       	swap	r28
     70a:	c0 7f       	andi	r28, 0xF0	; 240
     70c:	8f 70       	andi	r24, 0x0F	; 15
     70e:	c8 2b       	or	r28, r24
     710:	62 e0       	ldi	r22, 0x02	; 2
     712:	87 e0       	ldi	r24, 0x07	; 7
     714:	c0 d1       	rcall	.+896    	; 0xa96 <pcf8574_setoutputpinlow>
     716:	8c 2f       	mov	r24, r28
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <lcd_waitbusy>:
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	ca df       	rcall	.-108    	; 0x6b4 <lcd_read>
     720:	88 23       	and	r24, r24
     722:	e4 f3       	brlt	.-8      	; 0x71c <lcd_waitbusy>
     724:	88 e0       	ldi	r24, 0x08	; 8
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	01 97       	sbiw	r24, 0x01	; 1
     72a:	f1 f7       	brne	.-4      	; 0x728 <lcd_waitbusy+0xc>
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	c2 cf       	rjmp	.-124    	; 0x6b4 <lcd_read>
     730:	08 95       	ret

00000732 <toggle_e>:
     732:	62 e0       	ldi	r22, 0x02	; 2
     734:	87 e0       	ldi	r24, 0x07	; 7
     736:	ac d1       	rcall	.+856    	; 0xa90 <pcf8574_setoutputpinhigh>
     738:	00 c0       	rjmp	.+0      	; 0x73a <toggle_e+0x8>
     73a:	62 e0       	ldi	r22, 0x02	; 2
     73c:	87 e0       	ldi	r24, 0x07	; 7
     73e:	ab c1       	rjmp	.+854    	; 0xa96 <pcf8574_setoutputpinlow>
     740:	08 95       	ret

00000742 <lcd_write>:
     742:	cf 93       	push	r28
     744:	c8 2f       	mov	r28, r24
     746:	66 23       	and	r22, r22
     748:	31 f0       	breq	.+12     	; 0x756 <lcd_write+0x14>
     74a:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     74e:	81 60       	ori	r24, 0x01	; 1
     750:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     754:	05 c0       	rjmp	.+10     	; 0x760 <lcd_write+0x1e>
     756:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     75a:	8e 7f       	andi	r24, 0xFE	; 254
     75c:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     760:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     764:	8d 7f       	andi	r24, 0xFD	; 253
     766:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     76a:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     76e:	87 e0       	ldi	r24, 0x07	; 7
     770:	45 d1       	rcall	.+650    	; 0x9fc <pcf8574_setoutput>
     772:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     776:	8f 77       	andi	r24, 0x7F	; 127
     778:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     77c:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     780:	8f 7b       	andi	r24, 0xBF	; 191
     782:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     786:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     78a:	8f 7d       	andi	r24, 0xDF	; 223
     78c:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     790:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     794:	8f 7e       	andi	r24, 0xEF	; 239
     796:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     79a:	cc 23       	and	r28, r28
     79c:	2c f4       	brge	.+10     	; 0x7a8 <lcd_write+0x66>
     79e:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7a2:	80 68       	ori	r24, 0x80	; 128
     7a4:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7a8:	c6 ff       	sbrs	r28, 6
     7aa:	05 c0       	rjmp	.+10     	; 0x7b6 <lcd_write+0x74>
     7ac:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7b0:	80 64       	ori	r24, 0x40	; 64
     7b2:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7b6:	c5 ff       	sbrs	r28, 5
     7b8:	05 c0       	rjmp	.+10     	; 0x7c4 <lcd_write+0x82>
     7ba:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7be:	80 62       	ori	r24, 0x20	; 32
     7c0:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7c4:	c4 ff       	sbrs	r28, 4
     7c6:	05 c0       	rjmp	.+10     	; 0x7d2 <lcd_write+0x90>
     7c8:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7cc:	80 61       	ori	r24, 0x10	; 16
     7ce:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7d2:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     7d6:	87 e0       	ldi	r24, 0x07	; 7
     7d8:	11 d1       	rcall	.+546    	; 0x9fc <pcf8574_setoutput>
     7da:	ab df       	rcall	.-170    	; 0x732 <toggle_e>
     7dc:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7e0:	8f 77       	andi	r24, 0x7F	; 127
     7e2:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7e6:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7ea:	8f 7b       	andi	r24, 0xBF	; 191
     7ec:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7f0:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7f4:	8f 7d       	andi	r24, 0xDF	; 223
     7f6:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7fa:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7fe:	8f 7e       	andi	r24, 0xEF	; 239
     800:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     804:	c3 ff       	sbrs	r28, 3
     806:	05 c0       	rjmp	.+10     	; 0x812 <lcd_write+0xd0>
     808:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     80c:	80 68       	ori	r24, 0x80	; 128
     80e:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     812:	c2 ff       	sbrs	r28, 2
     814:	05 c0       	rjmp	.+10     	; 0x820 <lcd_write+0xde>
     816:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     81a:	80 64       	ori	r24, 0x40	; 64
     81c:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     820:	c1 ff       	sbrs	r28, 1
     822:	05 c0       	rjmp	.+10     	; 0x82e <lcd_write+0xec>
     824:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     828:	80 62       	ori	r24, 0x20	; 32
     82a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     82e:	c0 ff       	sbrs	r28, 0
     830:	05 c0       	rjmp	.+10     	; 0x83c <lcd_write+0xfa>
     832:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     836:	80 61       	ori	r24, 0x10	; 16
     838:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     83c:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     840:	87 e0       	ldi	r24, 0x07	; 7
     842:	dc d0       	rcall	.+440    	; 0x9fc <pcf8574_setoutput>
     844:	76 df       	rcall	.-276    	; 0x732 <toggle_e>
     846:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     84a:	80 61       	ori	r24, 0x10	; 16
     84c:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     850:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     854:	80 62       	ori	r24, 0x20	; 32
     856:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     85a:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     85e:	80 64       	ori	r24, 0x40	; 64
     860:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     864:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     868:	80 68       	ori	r24, 0x80	; 128
     86a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     86e:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     872:	87 e0       	ldi	r24, 0x07	; 7
     874:	c3 d0       	rcall	.+390    	; 0x9fc <pcf8574_setoutput>
     876:	cf 91       	pop	r28
     878:	08 95       	ret

0000087a <lcd_command>:
     87a:	cf 93       	push	r28
     87c:	c8 2f       	mov	r28, r24
     87e:	4e df       	rcall	.-356    	; 0x71c <lcd_waitbusy>
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	8c 2f       	mov	r24, r28
     884:	5e df       	rcall	.-324    	; 0x742 <lcd_write>
     886:	cf 91       	pop	r28
     888:	08 95       	ret

0000088a <lcd_gotoxy>:
     88a:	61 11       	cpse	r22, r1
     88c:	03 c0       	rjmp	.+6      	; 0x894 <lcd_gotoxy+0xa>
     88e:	80 58       	subi	r24, 0x80	; 128
     890:	f4 cf       	rjmp	.-24     	; 0x87a <lcd_command>
     892:	08 95       	ret
     894:	80 54       	subi	r24, 0x40	; 64
     896:	f1 cf       	rjmp	.-30     	; 0x87a <lcd_command>
     898:	08 95       	ret

0000089a <lcd_clrscr>:
     89a:	81 e0       	ldi	r24, 0x01	; 1
     89c:	ee cf       	rjmp	.-36     	; 0x87a <lcd_command>
     89e:	08 95       	ret

000008a0 <lcd_led>:
     8a0:	88 23       	and	r24, r24
     8a2:	31 f0       	breq	.+12     	; 0x8b0 <lcd_led+0x10>
     8a4:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     8a8:	87 7f       	andi	r24, 0xF7	; 247
     8aa:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     8ae:	05 c0       	rjmp	.+10     	; 0x8ba <lcd_led+0x1a>
     8b0:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     8b4:	88 60       	ori	r24, 0x08	; 8
     8b6:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     8ba:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     8be:	87 e0       	ldi	r24, 0x07	; 7
     8c0:	9d c0       	rjmp	.+314    	; 0x9fc <pcf8574_setoutput>
     8c2:	08 95       	ret

000008c4 <lcd_home>:
     8c4:	82 e0       	ldi	r24, 0x02	; 2
     8c6:	d9 cf       	rjmp	.-78     	; 0x87a <lcd_command>
     8c8:	08 95       	ret

000008ca <lcd_putc>:
     8ca:	cf 93       	push	r28
     8cc:	c8 2f       	mov	r28, r24
     8ce:	26 df       	rcall	.-436    	; 0x71c <lcd_waitbusy>
     8d0:	ca 30       	cpi	r28, 0x0A	; 10
     8d2:	41 f4       	brne	.+16     	; 0x8e4 <lcd_putc+0x1a>
     8d4:	80 34       	cpi	r24, 0x40	; 64
     8d6:	10 f0       	brcs	.+4      	; 0x8dc <lcd_putc+0x12>
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	01 c0       	rjmp	.+2      	; 0x8de <lcd_putc+0x14>
     8dc:	80 e4       	ldi	r24, 0x40	; 64
     8de:	80 58       	subi	r24, 0x80	; 128
     8e0:	cc df       	rcall	.-104    	; 0x87a <lcd_command>
     8e2:	0f c0       	rjmp	.+30     	; 0x902 <lcd_putc+0x38>
     8e4:	80 31       	cpi	r24, 0x10	; 16
     8e6:	21 f4       	brne	.+8      	; 0x8f0 <lcd_putc+0x26>
     8e8:	60 e0       	ldi	r22, 0x00	; 0
     8ea:	80 ec       	ldi	r24, 0xC0	; 192
     8ec:	2a df       	rcall	.-428    	; 0x742 <lcd_write>
     8ee:	05 c0       	rjmp	.+10     	; 0x8fa <lcd_putc+0x30>
     8f0:	80 35       	cpi	r24, 0x50	; 80
     8f2:	19 f4       	brne	.+6      	; 0x8fa <lcd_putc+0x30>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	80 e8       	ldi	r24, 0x80	; 128
     8f8:	24 df       	rcall	.-440    	; 0x742 <lcd_write>
     8fa:	10 df       	rcall	.-480    	; 0x71c <lcd_waitbusy>
     8fc:	61 e0       	ldi	r22, 0x01	; 1
     8fe:	8c 2f       	mov	r24, r28
     900:	20 df       	rcall	.-448    	; 0x742 <lcd_write>
     902:	cf 91       	pop	r28
     904:	08 95       	ret

00000906 <lcd_puts>:
     906:	cf 93       	push	r28
     908:	df 93       	push	r29
     90a:	ec 01       	movw	r28, r24
     90c:	21 96       	adiw	r28, 0x01	; 1
     90e:	fc 01       	movw	r30, r24
     910:	80 81       	ld	r24, Z
     912:	88 23       	and	r24, r24
     914:	21 f0       	breq	.+8      	; 0x91e <lcd_puts+0x18>
     916:	d9 df       	rcall	.-78     	; 0x8ca <lcd_putc>
     918:	89 91       	ld	r24, Y+
     91a:	81 11       	cpse	r24, r1
     91c:	fc cf       	rjmp	.-8      	; 0x916 <lcd_puts+0x10>
     91e:	df 91       	pop	r29
     920:	cf 91       	pop	r28
     922:	08 95       	ret

00000924 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     924:	1f 93       	push	r17
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
     92a:	18 2f       	mov	r17, r24
	#if LCD_PCF8574_INIT == 1
	//init pcf8574
	pcf8574_init();
     92c:	40 d0       	rcall	.+128    	; 0x9ae <pcf8574_init>
	#endif

	dataport = 0;
     92e:	10 92 44 02 	sts	0x0244, r1	; 0x800244 <__data_end>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     932:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     936:	87 e0       	ldi	r24, 0x07	; 7
     938:	61 d0       	rcall	.+194    	; 0x9fc <pcf8574_setoutput>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     93a:	80 e0       	ldi	r24, 0x00	; 0
     93c:	9a ef       	ldi	r25, 0xFA	; 250
     93e:	01 97       	sbiw	r24, 0x01	; 1
     940:	f1 f7       	brne	.-4      	; 0x93e <lcd_init+0x1a>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);

    delay(16000);        /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    dataport |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     942:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     946:	90 62       	ori	r25, 0x20	; 32
     948:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    dataport |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     94c:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     950:	90 61       	ori	r25, 0x10	; 16
     952:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     956:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     95a:	87 e0       	ldi	r24, 0x07	; 7
     95c:	4f d0       	rcall	.+158    	; 0x9fc <pcf8574_setoutput>

    lcd_e_toggle();
     95e:	e9 de       	rcall	.-558    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     960:	e0 e0       	ldi	r30, 0x00	; 0
     962:	fe e4       	ldi	r31, 0x4E	; 78
     964:	31 97       	sbiw	r30, 0x01	; 1
     966:	f1 f7       	brne	.-4      	; 0x964 <lcd_init+0x40>

    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
     968:	e4 de       	rcall	.-568    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     96a:	c0 e0       	ldi	r28, 0x00	; 0
     96c:	d1 e0       	ldi	r29, 0x01	; 1
     96e:	fe 01       	movw	r30, r28
     970:	31 97       	sbiw	r30, 0x01	; 1
     972:	f1 f7       	brne	.-4      	; 0x970 <lcd_init+0x4c>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
     974:	de de       	rcall	.-580    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     976:	fe 01       	movw	r30, r28
     978:	31 97       	sbiw	r30, 0x01	; 1
     97a:	f1 f7       	brne	.-4      	; 0x978 <lcd_init+0x54>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    dataport &= ~_BV(LCD_DATA0_PIN);
     97c:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     980:	9f 7e       	andi	r25, 0xEF	; 239
     982:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     986:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     98a:	87 e0       	ldi	r24, 0x07	; 7
     98c:	37 d0       	rcall	.+110    	; 0x9fc <pcf8574_setoutput>
    lcd_e_toggle();
     98e:	d1 de       	rcall	.-606    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     990:	21 97       	sbiw	r28, 0x01	; 1
     992:	f1 f7       	brne	.-4      	; 0x990 <lcd_init+0x6c>
    lcd_e_toggle();
    delay(64);           /* some displays need this additional delay */
    
    /* from now the LCD only accepts 4 bit I/O, we can use lcd_command() */    

    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     994:	88 e2       	ldi	r24, 0x28	; 40
     996:	71 df       	rcall	.-286    	; 0x87a <lcd_command>

    lcd_command(LCD_DISP_OFF);              /* display off                  */
     998:	88 e0       	ldi	r24, 0x08	; 8
     99a:	6f df       	rcall	.-290    	; 0x87a <lcd_command>
    lcd_clrscr();                           /* display clear                */
     99c:	7e df       	rcall	.-260    	; 0x89a <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     99e:	86 e0       	ldi	r24, 0x06	; 6
     9a0:	6c df       	rcall	.-296    	; 0x87a <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     9a2:	81 2f       	mov	r24, r17
     9a4:	6a df       	rcall	.-300    	; 0x87a <lcd_command>
	
	
}/* lcd_init */
     9a6:	df 91       	pop	r29
     9a8:	cf 91       	pop	r28
     9aa:	1f 91       	pop	r17
     9ac:	08 95       	ret

000009ae <pcf8574_init>:
		i2c_write(b);
		i2c_stop();
		return 0;
	}
	return -1;
}
     9ae:	3a de       	rcall	.-908    	; 0x624 <i2c_init>
     9b0:	85 e3       	ldi	r24, 0x35	; 53
     9b2:	8a 95       	dec	r24
     9b4:	f1 f7       	brne	.-4      	; 0x9b2 <pcf8574_init+0x4>
     9b6:	00 00       	nop
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	fc 01       	movw	r30, r24
     9be:	e0 5a       	subi	r30, 0xA0	; 160
     9c0:	fd 4f       	sbci	r31, 0xFD	; 253
     9c2:	10 82       	st	Z, r1
     9c4:	01 96       	adiw	r24, 0x01	; 1
     9c6:	88 30       	cpi	r24, 0x08	; 8
     9c8:	91 05       	cpc	r25, r1
     9ca:	c1 f7       	brne	.-16     	; 0x9bc <pcf8574_init+0xe>
     9cc:	08 95       	ret

000009ce <pcf8574_getoutputpin>:
     9ce:	88 30       	cpi	r24, 0x08	; 8
     9d0:	88 f4       	brcc	.+34     	; 0x9f4 <pcf8574_getoutputpin+0x26>
     9d2:	68 30       	cpi	r22, 0x08	; 8
     9d4:	88 f4       	brcc	.+34     	; 0x9f8 <pcf8574_getoutputpin+0x2a>
     9d6:	e8 2f       	mov	r30, r24
     9d8:	f0 e0       	ldi	r31, 0x00	; 0
     9da:	e0 5a       	subi	r30, 0xA0	; 160
     9dc:	fd 4f       	sbci	r31, 0xFD	; 253
     9de:	80 81       	ld	r24, Z
     9e0:	08 2e       	mov	r0, r24
     9e2:	00 0c       	add	r0, r0
     9e4:	99 0b       	sbc	r25, r25
     9e6:	02 c0       	rjmp	.+4      	; 0x9ec <pcf8574_getoutputpin+0x1e>
     9e8:	95 95       	asr	r25
     9ea:	87 95       	ror	r24
     9ec:	6a 95       	dec	r22
     9ee:	e2 f7       	brpl	.-8      	; 0x9e8 <pcf8574_getoutputpin+0x1a>
     9f0:	81 70       	andi	r24, 0x01	; 1
     9f2:	08 95       	ret
     9f4:	8f ef       	ldi	r24, 0xFF	; 255
     9f6:	08 95       	ret
     9f8:	8f ef       	ldi	r24, 0xFF	; 255
     9fa:	08 95       	ret

000009fc <pcf8574_setoutput>:
     9fc:	cf 93       	push	r28
     9fe:	88 30       	cpi	r24, 0x08	; 8
     a00:	80 f4       	brcc	.+32     	; 0xa22 <pcf8574_setoutput+0x26>
     a02:	c6 2f       	mov	r28, r22
     a04:	98 2f       	mov	r25, r24
     a06:	e8 2f       	mov	r30, r24
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	e0 5a       	subi	r30, 0xA0	; 160
     a0c:	fd 4f       	sbci	r31, 0xFD	; 253
     a0e:	60 83       	st	Z, r22
     a10:	80 e2       	ldi	r24, 0x20	; 32
     a12:	89 0f       	add	r24, r25
     a14:	88 0f       	add	r24, r24
     a16:	0c de       	rcall	.-1000   	; 0x630 <i2c_start>
     a18:	8c 2f       	mov	r24, r28
     a1a:	3a de       	rcall	.-908    	; 0x690 <i2c_write>
     a1c:	30 de       	rcall	.-928    	; 0x67e <i2c_stop>
     a1e:	80 e0       	ldi	r24, 0x00	; 0
     a20:	01 c0       	rjmp	.+2      	; 0xa24 <pcf8574_setoutput+0x28>
     a22:	8f ef       	ldi	r24, 0xFF	; 255
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <pcf8574_setoutputpin>:

/*
 * set output pin
 */
int8_t pcf8574_setoutputpin(uint8_t deviceid, uint8_t pin, uint8_t data) {
     a28:	cf 93       	push	r28
     a2a:	df 93       	push	r29
	if((deviceid >= 0 && deviceid < PCF8574_MAXDEVICES) && (pin >= 0 && pin < PCF8574_MAXPINS)) {
     a2c:	88 30       	cpi	r24, 0x08	; 8
     a2e:	50 f5       	brcc	.+84     	; 0xa84 <pcf8574_setoutputpin+0x5c>
     a30:	68 30       	cpi	r22, 0x08	; 8
     a32:	50 f5       	brcc	.+84     	; 0xa88 <pcf8574_setoutputpin+0x60>
	    uint8_t b = 0;
	    b = pcf8574_pinstatus[deviceid];
     a34:	28 2f       	mov	r18, r24
     a36:	30 e0       	ldi	r19, 0x00	; 0
     a38:	f9 01       	movw	r30, r18
     a3a:	e0 5a       	subi	r30, 0xA0	; 160
     a3c:	fd 4f       	sbci	r31, 0xFD	; 253
     a3e:	90 81       	ld	r25, Z
	    b = (data != 0) ? (b | (1 << pin)) : (b & ~(1 << pin));
     a40:	44 23       	and	r20, r20
     a42:	49 f0       	breq	.+18     	; 0xa56 <pcf8574_setoutputpin+0x2e>
     a44:	c1 e0       	ldi	r28, 0x01	; 1
     a46:	d0 e0       	ldi	r29, 0x00	; 0
     a48:	02 c0       	rjmp	.+4      	; 0xa4e <pcf8574_setoutputpin+0x26>
     a4a:	cc 0f       	add	r28, r28
     a4c:	dd 1f       	adc	r29, r29
     a4e:	6a 95       	dec	r22
     a50:	e2 f7       	brpl	.-8      	; 0xa4a <pcf8574_setoutputpin+0x22>
     a52:	c9 2b       	or	r28, r25
     a54:	09 c0       	rjmp	.+18     	; 0xa68 <pcf8574_setoutputpin+0x40>
     a56:	c1 e0       	ldi	r28, 0x01	; 1
     a58:	d0 e0       	ldi	r29, 0x00	; 0
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <pcf8574_setoutputpin+0x38>
     a5c:	cc 0f       	add	r28, r28
     a5e:	dd 1f       	adc	r29, r29
     a60:	6a 95       	dec	r22
     a62:	e2 f7       	brpl	.-8      	; 0xa5c <pcf8574_setoutputpin+0x34>
     a64:	c0 95       	com	r28
     a66:	c9 23       	and	r28, r25
     a68:	98 2f       	mov	r25, r24
	    pcf8574_pinstatus[deviceid] = b;
     a6a:	f9 01       	movw	r30, r18
     a6c:	e0 5a       	subi	r30, 0xA0	; 160
     a6e:	fd 4f       	sbci	r31, 0xFD	; 253
     a70:	c0 83       	st	Z, r28
	    //update device
		i2c_start(((PCF8574_ADDRBASE+deviceid)<<1) | I2C_WRITE);
     a72:	80 e2       	ldi	r24, 0x20	; 32
     a74:	89 0f       	add	r24, r25
     a76:	88 0f       	add	r24, r24
     a78:	db dd       	rcall	.-1098   	; 0x630 <i2c_start>
		i2c_write(b);
     a7a:	8c 2f       	mov	r24, r28
     a7c:	09 de       	rcall	.-1006   	; 0x690 <i2c_write>
		i2c_stop();
     a7e:	ff dd       	rcall	.-1026   	; 0x67e <i2c_stop>
		return 0;
     a80:	80 e0       	ldi	r24, 0x00	; 0
     a82:	03 c0       	rjmp	.+6      	; 0xa8a <pcf8574_setoutputpin+0x62>
	}
	return -1;
     a84:	8f ef       	ldi	r24, 0xFF	; 255
     a86:	01 c0       	rjmp	.+2      	; 0xa8a <pcf8574_setoutputpin+0x62>
     a88:	8f ef       	ldi	r24, 0xFF	; 255
}
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	08 95       	ret

00000a90 <pcf8574_setoutputpinhigh>:

/*
 * set output pin high
 */
int8_t pcf8574_setoutputpinhigh(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 1);
     a90:	41 e0       	ldi	r20, 0x01	; 1
     a92:	ca cf       	rjmp	.-108    	; 0xa28 <pcf8574_setoutputpin>
}
     a94:	08 95       	ret

00000a96 <pcf8574_setoutputpinlow>:

/*
 * set output pin low
 */
int8_t pcf8574_setoutputpinlow(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 0);
     a96:	40 e0       	ldi	r20, 0x00	; 0
     a98:	c7 cf       	rjmp	.-114    	; 0xa28 <pcf8574_setoutputpin>
}
     a9a:	08 95       	ret

00000a9c <LEDLIGHT_Timer4_PWM_ChannelA_Init>:
*/
#include <avr/io.h>

void LEDLIGHT_Timer4_PWM_ChannelA_Init()
{
	DDRH |=(1<<PH3);
     a9c:	e1 e0       	ldi	r30, 0x01	; 1
     a9e:	f1 e0       	ldi	r31, 0x01	; 1
     aa0:	80 81       	ld	r24, Z
     aa2:	88 60       	ori	r24, 0x08	; 8
     aa4:	80 83       	st	Z, r24
	// TCCR4A ?Timer/Counter 4 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	TCCR4A = 0b10000001;	// No output pins in use, set all to normal mode, waveform  = Fast PWM, 8-bit
     aa6:	81 e8       	ldi	r24, 0x81	; 129
     aa8:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 4 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	// Bit 2:0 ?CSn2:0: Clock Select (010 = 8 prescaler)
	TCCR4B = 0b00001010; // waveform  = Fast PWM, 8-bit, 8 prescaler
     aac:	8a e0       	ldi	r24, 0x0A	; 10
     aae:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	
	// TCCR4C ?Timer/Counter 4 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR4C = 0b00000000;
     ab2:	10 92 a2 00 	sts	0x00A2, r1	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// TCNT4H and TCNT4L Timer/Counter 4
	TCNT4 = 0;
     ab6:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     aba:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	
	// OCR4AH and OCR4AL ?Output Compare Register 4 A
	OCR4AH = 0x00;
     abe:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
	OCR4AL = 0x00;
     ac2:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
     ac6:	08 95       	ret

00000ac8 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
     ac8:	cf 93       	push	r28
     aca:	c6 2f       	mov	r28, r22
	ENABLE_CHIP();
     acc:	28 98       	cbi	0x05, 0	; 5
	spi_transmit((reg<<1)&0x7E);//SPI address byte format @ page11 of MFRC522.pdf
     ace:	88 0f       	add	r24, r24
     ad0:	8e 77       	andi	r24, 0x7E	; 126
     ad2:	d8 d1       	rcall	.+944    	; 0xe84 <spi_transmit>
	spi_transmit(data);
     ad4:	8c 2f       	mov	r24, r28
     ad6:	d6 d1       	rcall	.+940    	; 0xe84 <spi_transmit>
	DISABLE_CHIP();
     ad8:	28 9a       	sbi	0x05, 0	; 5
}
     ada:	cf 91       	pop	r28
     adc:	08 95       	ret

00000ade <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
	uint8_t data;	
	ENABLE_CHIP();
     ade:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(((reg<<1)&0x7E)|0x80);
     ae0:	88 0f       	add	r24, r24
     ae2:	8e 77       	andi	r24, 0x7E	; 126
     ae4:	80 68       	ori	r24, 0x80	; 128
     ae6:	ce d1       	rcall	.+924    	; 0xe84 <spi_transmit>
	data = spi_transmit(0x00);
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	cc d1       	rcall	.+920    	; 0xe84 <spi_transmit>
	DISABLE_CHIP();
     aec:	28 9a       	sbi	0x05, 0	; 5
	return data;
}
     aee:	08 95       	ret

00000af0 <mfrc522_reset>:

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
     af0:	6f e0       	ldi	r22, 0x0F	; 15
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	e9 cf       	rjmp	.-46     	; 0xac8 <mfrc522_write>
     af6:	08 95       	ret

00000af8 <mfrc522_init>:
#endif

void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();//soft reset
     af8:	fb df       	rcall	.-10     	; 0xaf0 <mfrc522_reset>
	
	mfrc522_write(TModeReg, 0x8D);// timer starts automatically, TPrescaler[11:8]:0xD
     afa:	6d e8       	ldi	r22, 0x8D	; 141
     afc:	8a e2       	ldi	r24, 0x2A	; 42
     afe:	e4 df       	rcall	.-56     	; 0xac8 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);//TPrescalerReg[11:0]: 0xD3E
     b00:	6e e3       	ldi	r22, 0x3E	; 62
     b02:	8b e2       	ldi	r24, 0x2B	; 43
     b04:	e1 df       	rcall	.-62     	; 0xac8 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30); 
     b06:	6e e1       	ldi	r22, 0x1E	; 30
     b08:	8c e2       	ldi	r24, 0x2C	; 44
     b0a:	de df       	rcall	.-68     	; 0xac8 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	//TReloadVal[15:0]:0x3000, Td=(TPrescaler*2+1)*(TReloadVal+1)/13.56MHz=6s
     b0c:	60 e0       	ldi	r22, 0x00	; 0
     b0e:	8d e2       	ldi	r24, 0x2D	; 45
     b10:	db df       	rcall	.-74     	; 0xac8 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	//forces a 100 % ASK modulation independent of the ModGsPReg register setting 
     b12:	60 e4       	ldi	r22, 0x40	; 64
     b14:	85 e1       	ldi	r24, 0x15	; 21
     b16:	d8 df       	rcall	.-80     	; 0xac8 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);//TxWaitRF:1 transmitter can only be started if an RF field is generated;polarity of pin MFIN is active HIGH 
     b18:	6d e3       	ldi	r22, 0x3D	; 61
     b1a:	81 e1       	ldi	r24, 0x11	; 17
     b1c:	d5 df       	rcall	.-86     	; 0xac8 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
     b1e:	84 e1       	ldi	r24, 0x14	; 20
     b20:	de df       	rcall	.-68     	; 0xade <mfrc522_read>
	if(!(byte&0x03))
     b22:	98 2f       	mov	r25, r24
     b24:	93 70       	andi	r25, 0x03	; 3
     b26:	21 f4       	brne	.+8      	; 0xb30 <mfrc522_init+0x38>
	{
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
     b28:	68 2f       	mov	r22, r24
     b2a:	63 60       	ori	r22, 0x03	; 3
     b2c:	84 e1       	ldi	r24, 0x14	; 20
     b2e:	cc cf       	rjmp	.-104    	; 0xac8 <mfrc522_write>
     b30:	08 95       	ret

00000b32 <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     b32:	3f 92       	push	r3
     b34:	4f 92       	push	r4
     b36:	5f 92       	push	r5
     b38:	6f 92       	push	r6
     b3a:	7f 92       	push	r7
     b3c:	8f 92       	push	r8
     b3e:	9f 92       	push	r9
     b40:	af 92       	push	r10
     b42:	bf 92       	push	r11
     b44:	cf 92       	push	r12
     b46:	df 92       	push	r13
     b48:	ef 92       	push	r14
     b4a:	ff 92       	push	r15
     b4c:	0f 93       	push	r16
     b4e:	1f 93       	push	r17
     b50:	cf 93       	push	r28
     b52:	df 93       	push	r29
     b54:	98 2e       	mov	r9, r24
     b56:	f6 2e       	mov	r15, r22
     b58:	e7 2e       	mov	r14, r23
     b5a:	44 2e       	mov	r4, r20
     b5c:	82 2e       	mov	r8, r18
     b5e:	33 2e       	mov	r3, r19
     b60:	58 01       	movw	r10, r16
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     b62:	8c e0       	ldi	r24, 0x0C	; 12
     b64:	98 16       	cp	r9, r24
     b66:	09 f4       	brne	.+2      	; 0xb6a <mfrc522_to_card+0x38>
     b68:	be c0       	rjmp	.+380    	; 0xce6 <mfrc522_to_card+0x1b4>
     b6a:	ee e0       	ldi	r30, 0x0E	; 14
     b6c:	9e 16       	cp	r9, r30
     b6e:	09 f4       	brne	.+2      	; 0xb72 <mfrc522_to_card+0x40>
     b70:	d9 c0       	rjmp	.+434    	; 0xd24 <mfrc522_to_card+0x1f2>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     b72:	84 e0       	ldi	r24, 0x04	; 4
     b74:	b4 df       	rcall	.-152    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     b76:	68 2f       	mov	r22, r24
     b78:	6f 77       	andi	r22, 0x7F	; 127
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	a5 df       	rcall	.-182    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     b7e:	8a e0       	ldi	r24, 0x0A	; 10
     b80:	ae df       	rcall	.-164    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     b82:	68 2f       	mov	r22, r24
     b84:	60 68       	ori	r22, 0x80	; 128
     b86:	8a e0       	ldi	r24, 0x0A	; 10
     b88:	9f df       	rcall	.-194    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     b8a:	60 e0       	ldi	r22, 0x00	; 0
     b8c:	81 e0       	ldi	r24, 0x01	; 1
     b8e:	9c df       	rcall	.-200    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     b90:	51 2c       	mov	r5, r1
     b92:	61 2c       	mov	r6, r1
     b94:	71 2c       	mov	r7, r1
     b96:	41 14       	cp	r4, r1
     b98:	51 04       	cpc	r5, r1
     b9a:	61 04       	cpc	r6, r1
     b9c:	71 04       	cpc	r7, r1
     b9e:	d9 f0       	breq	.+54     	; 0xbd6 <mfrc522_to_card+0xa4>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     ba0:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     ba2:	00 e0       	ldi	r16, 0x00	; 0
     ba4:	05 c0       	rjmp	.+10     	; 0xbb0 <mfrc522_to_card+0x7e>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     ba6:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     ba8:	07 e7       	ldi	r16, 0x77	; 119
     baa:	02 c0       	rjmp	.+4      	; 0xbb0 <mfrc522_to_card+0x7e>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     bac:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     bae:	02 e1       	ldi	r16, 0x12	; 18
     bb0:	cf 2d       	mov	r28, r15
     bb2:	de 2d       	mov	r29, r14
     bb4:	c1 2c       	mov	r12, r1
     bb6:	d1 2c       	mov	r13, r1
     bb8:	76 01       	movw	r14, r12
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     bba:	69 91       	ld	r22, Y+
     bbc:	89 e0       	ldi	r24, 0x09	; 9
     bbe:	84 df       	rcall	.-248    	; 0xac8 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     bc0:	ff ef       	ldi	r31, 0xFF	; 255
     bc2:	cf 1a       	sub	r12, r31
     bc4:	df 0a       	sbc	r13, r31
     bc6:	ef 0a       	sbc	r14, r31
     bc8:	ff 0a       	sbc	r15, r31
     bca:	c4 14       	cp	r12, r4
     bcc:	d5 04       	cpc	r13, r5
     bce:	e6 04       	cpc	r14, r6
     bd0:	f7 04       	cpc	r15, r7
     bd2:	98 f3       	brcs	.-26     	; 0xbba <mfrc522_to_card+0x88>
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <mfrc522_to_card+0xa8>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     bd6:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     bd8:	00 e0       	ldi	r16, 0x00	; 0
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     bda:	69 2d       	mov	r22, r9
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	74 df       	rcall	.-280    	; 0xac8 <mfrc522_write>
    if (cmd == Transceive_CMD)
     be0:	8c e0       	ldi	r24, 0x0C	; 12
     be2:	98 12       	cpse	r9, r24
     be4:	06 c0       	rjmp	.+12     	; 0xbf2 <mfrc522_to_card+0xc0>
    {    
		n=mfrc522_read(BitFramingReg);
     be6:	8d e0       	ldi	r24, 0x0D	; 13
     be8:	7a df       	rcall	.-268    	; 0xade <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
     bea:	68 2f       	mov	r22, r24
     bec:	60 68       	ori	r22, 0x80	; 128
     bee:	8d e0       	ldi	r24, 0x0D	; 13
     bf0:	6b df       	rcall	.-298    	; 0xac8 <mfrc522_write>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     bf2:	84 e0       	ldi	r24, 0x04	; 4
     bf4:	74 df       	rcall	.-280    	; 0xade <mfrc522_read>
     bf6:	f8 2e       	mov	r15, r24
     bf8:	c0 e0       	ldi	r28, 0x00	; 0
     bfa:	d0 e0       	ldi	r29, 0x00	; 0
     bfc:	11 60       	ori	r17, 0x01	; 1
     bfe:	09 c0       	rjmp	.+18     	; 0xc12 <mfrc522_to_card+0xe0>
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	6d df       	rcall	.-294    	; 0xade <mfrc522_read>
     c04:	f8 2e       	mov	r15, r24
     c06:	21 96       	adiw	r28, 0x01	; 1
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     c08:	cf 3c       	cpi	r28, 0xCF	; 207
     c0a:	e7 e0       	ldi	r30, 0x07	; 7
     c0c:	de 07       	cpc	r29, r30
     c0e:	09 f4       	brne	.+2      	; 0xc12 <mfrc522_to_card+0xe0>
     c10:	a2 c0       	rjmp	.+324    	; 0xd56 <mfrc522_to_card+0x224>
     c12:	8f 2d       	mov	r24, r15
     c14:	81 23       	and	r24, r17
     c16:	a1 f3       	breq	.-24     	; 0xc00 <mfrc522_to_card+0xce>
     c18:	a6 c0       	rjmp	.+332    	; 0xd66 <mfrc522_to_card+0x234>
     c1a:	01 70       	andi	r16, 0x01	; 1
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     c1c:	f0 22       	and	r15, r16
     c1e:	11 f0       	breq	.+4      	; 0xc24 <mfrc522_to_card+0xf2>
            {   
				status = CARD_NOT_FOUND;			//??   
     c20:	c2 e0       	ldi	r28, 0x02	; 2
     c22:	01 c0       	rjmp	.+2      	; 0xc26 <mfrc522_to_card+0xf4>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     c24:	c1 e0       	ldi	r28, 0x01	; 1
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
			}

            if (cmd == Transceive_CMD)
     c26:	fc e0       	ldi	r31, 0x0C	; 12
     c28:	9f 12       	cpse	r9, r31
     c2a:	a9 c0       	rjmp	.+338    	; 0xd7e <mfrc522_to_card+0x24c>
            {
               	n = mfrc522_read(FIFOLevelReg);
     c2c:	8a e0       	ldi	r24, 0x0A	; 10
     c2e:	57 df       	rcall	.-338    	; 0xade <mfrc522_read>
     c30:	48 2e       	mov	r4, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     c32:	8c e0       	ldi	r24, 0x0C	; 12
     c34:	54 df       	rcall	.-344    	; 0xade <mfrc522_read>
     c36:	28 2f       	mov	r18, r24
     c38:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
     c3a:	a9 f0       	breq	.+42     	; 0xc66 <mfrc522_to_card+0x134>
                {   
					*back_data_len = (n-1)*8 + lastBits;   
     c3c:	84 2d       	mov	r24, r4
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	01 97       	sbiw	r24, 0x01	; 1
     c42:	88 0f       	add	r24, r24
     c44:	99 1f       	adc	r25, r25
     c46:	88 0f       	add	r24, r24
     c48:	99 1f       	adc	r25, r25
     c4a:	88 0f       	add	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	82 0f       	add	r24, r18
     c50:	91 1d       	adc	r25, r1
     c52:	09 2e       	mov	r0, r25
     c54:	00 0c       	add	r0, r0
     c56:	aa 0b       	sbc	r26, r26
     c58:	bb 0b       	sbc	r27, r27
     c5a:	f5 01       	movw	r30, r10
     c5c:	80 83       	st	Z, r24
     c5e:	91 83       	std	Z+1, r25	; 0x01
     c60:	a2 83       	std	Z+2, r26	; 0x02
     c62:	b3 83       	std	Z+3, r27	; 0x03
     c64:	11 c0       	rjmp	.+34     	; 0xc88 <mfrc522_to_card+0x156>
				}
                else
                {   
					*back_data_len = n*8;   
     c66:	84 2d       	mov	r24, r4
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	88 0f       	add	r24, r24
     c74:	99 1f       	adc	r25, r25
     c76:	09 2e       	mov	r0, r25
     c78:	00 0c       	add	r0, r0
     c7a:	aa 0b       	sbc	r26, r26
     c7c:	bb 0b       	sbc	r27, r27
     c7e:	f5 01       	movw	r30, r10
     c80:	80 83       	st	Z, r24
     c82:	91 83       	std	Z+1, r25	; 0x01
     c84:	a2 83       	std	Z+2, r26	; 0x02
     c86:	b3 83       	std	Z+3, r27	; 0x03
				}

                if (n == 0)
     c88:	44 20       	and	r4, r4
     c8a:	71 f0       	breq	.+28     	; 0xca8 <mfrc522_to_card+0x176>
     c8c:	84 2d       	mov	r24, r4
     c8e:	81 31       	cpi	r24, 0x11	; 17
     c90:	08 f0       	brcs	.+2      	; 0xc94 <mfrc522_to_card+0x162>
     c92:	80 e1       	ldi	r24, 0x10	; 16
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     c94:	48 2e       	mov	r4, r24
     c96:	51 2c       	mov	r5, r1
     c98:	61 2c       	mov	r6, r1
     c9a:	71 2c       	mov	r7, r1
     c9c:	41 14       	cp	r4, r1
     c9e:	51 04       	cpc	r5, r1
     ca0:	61 04       	cpc	r6, r1
     ca2:	71 04       	cpc	r7, r1
     ca4:	29 f4       	brne	.+10     	; 0xcb0 <mfrc522_to_card+0x17e>
     ca6:	6b c0       	rjmp	.+214    	; 0xd7e <mfrc522_to_card+0x24c>
     ca8:	41 2c       	mov	r4, r1
     caa:	51 2c       	mov	r5, r1
     cac:	32 01       	movw	r6, r4
     cae:	43 94       	inc	r4
     cb0:	08 2d       	mov	r16, r8
     cb2:	13 2d       	mov	r17, r3
     cb4:	c1 2c       	mov	r12, r1
     cb6:	d1 2c       	mov	r13, r1
     cb8:	76 01       	movw	r14, r12
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     cba:	89 e0       	ldi	r24, 0x09	; 9
     cbc:	10 df       	rcall	.-480    	; 0xade <mfrc522_read>
     cbe:	f8 01       	movw	r30, r16
     cc0:	81 93       	st	Z+, r24
     cc2:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     cc4:	ff ef       	ldi	r31, 0xFF	; 255
     cc6:	cf 1a       	sub	r12, r31
     cc8:	df 0a       	sbc	r13, r31
     cca:	ef 0a       	sbc	r14, r31
     ccc:	ff 0a       	sbc	r15, r31
     cce:	c4 14       	cp	r12, r4
     cd0:	d5 04       	cpc	r13, r5
     cd2:	e6 04       	cpc	r14, r6
     cd4:	f7 04       	cpc	r15, r7
     cd6:	88 f3       	brcs	.-30     	; 0xcba <mfrc522_to_card+0x188>
     cd8:	52 c0       	rjmp	.+164    	; 0xd7e <mfrc522_to_card+0x24c>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     cda:	6c e0       	ldi	r22, 0x0C	; 12
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	f4 de       	rcall	.-536    	; 0xac8 <mfrc522_write>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     ce0:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     ce2:	07 e7       	ldi	r16, 0x77	; 119
     ce4:	80 cf       	rjmp	.-256    	; 0xbe6 <mfrc522_to_card+0xb4>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     ce6:	84 e0       	ldi	r24, 0x04	; 4
     ce8:	fa de       	rcall	.-524    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     cea:	68 2f       	mov	r22, r24
     cec:	6f 77       	andi	r22, 0x7F	; 127
     cee:	84 e0       	ldi	r24, 0x04	; 4
     cf0:	eb de       	rcall	.-554    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     cf2:	8a e0       	ldi	r24, 0x0A	; 10
     cf4:	f4 de       	rcall	.-536    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     cf6:	68 2f       	mov	r22, r24
     cf8:	60 68       	ori	r22, 0x80	; 128
     cfa:	8a e0       	ldi	r24, 0x0A	; 10
     cfc:	e5 de       	rcall	.-566    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     cfe:	60 e0       	ldi	r22, 0x00	; 0
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	e2 de       	rcall	.-572    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d04:	51 2c       	mov	r5, r1
     d06:	61 2c       	mov	r6, r1
     d08:	71 2c       	mov	r7, r1
     d0a:	41 14       	cp	r4, r1
     d0c:	51 04       	cpc	r5, r1
     d0e:	61 04       	cpc	r6, r1
     d10:	71 04       	cpc	r7, r1
     d12:	09 f0       	breq	.+2      	; 0xd16 <mfrc522_to_card+0x1e4>
     d14:	48 cf       	rjmp	.-368    	; 0xba6 <mfrc522_to_card+0x74>
     d16:	e1 cf       	rjmp	.-62     	; 0xcda <mfrc522_to_card+0x1a8>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     d18:	6e e0       	ldi	r22, 0x0E	; 14
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	d5 de       	rcall	.-598    	; 0xac8 <mfrc522_write>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     d1e:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     d20:	02 e1       	ldi	r16, 0x12	; 18
     d22:	67 cf       	rjmp	.-306    	; 0xbf2 <mfrc522_to_card+0xc0>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     d24:	84 e0       	ldi	r24, 0x04	; 4
     d26:	db de       	rcall	.-586    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     d28:	68 2f       	mov	r22, r24
     d2a:	6f 77       	andi	r22, 0x7F	; 127
     d2c:	84 e0       	ldi	r24, 0x04	; 4
     d2e:	cc de       	rcall	.-616    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     d30:	8a e0       	ldi	r24, 0x0A	; 10
     d32:	d5 de       	rcall	.-598    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     d34:	68 2f       	mov	r22, r24
     d36:	60 68       	ori	r22, 0x80	; 128
     d38:	8a e0       	ldi	r24, 0x0A	; 10
     d3a:	c6 de       	rcall	.-628    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     d3c:	60 e0       	ldi	r22, 0x00	; 0
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	c3 de       	rcall	.-634    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d42:	51 2c       	mov	r5, r1
     d44:	61 2c       	mov	r6, r1
     d46:	71 2c       	mov	r7, r1
     d48:	41 14       	cp	r4, r1
     d4a:	51 04       	cpc	r5, r1
     d4c:	61 04       	cpc	r6, r1
     d4e:	71 04       	cpc	r7, r1
     d50:	09 f0       	breq	.+2      	; 0xd54 <mfrc522_to_card+0x222>
     d52:	2c cf       	rjmp	.-424    	; 0xbac <mfrc522_to_card+0x7a>
     d54:	e1 cf       	rjmp	.-62     	; 0xd18 <mfrc522_to_card+0x1e6>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d56:	8d e0       	ldi	r24, 0x0D	; 13
     d58:	c2 de       	rcall	.-636    	; 0xade <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d5a:	68 2f       	mov	r22, r24
     d5c:	6f 77       	andi	r22, 0x7F	; 127
     d5e:	8d e0       	ldi	r24, 0x0D	; 13
     d60:	b3 de       	rcall	.-666    	; 0xac8 <mfrc522_write>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     d62:	c3 e0       	ldi	r28, 0x03	; 3
     d64:	0c c0       	rjmp	.+24     	; 0xd7e <mfrc522_to_card+0x24c>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d66:	8d e0       	ldi	r24, 0x0D	; 13
     d68:	ba de       	rcall	.-652    	; 0xade <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d6a:	68 2f       	mov	r22, r24
     d6c:	6f 77       	andi	r22, 0x7F	; 127
     d6e:	8d e0       	ldi	r24, 0x0D	; 13
     d70:	ab de       	rcall	.-682    	; 0xac8 <mfrc522_write>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     d72:	86 e0       	ldi	r24, 0x06	; 6
     d74:	b4 de       	rcall	.-664    	; 0xade <mfrc522_read>
     d76:	8b 71       	andi	r24, 0x1B	; 27
     d78:	09 f4       	brne	.+2      	; 0xd7c <mfrc522_to_card+0x24a>
     d7a:	4f cf       	rjmp	.-354    	; 0xc1a <mfrc522_to_card+0xe8>
				}
            }
        }
        else
        {   
			status = ERROR;  
     d7c:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     d7e:	8c 2f       	mov	r24, r28
     d80:	df 91       	pop	r29
     d82:	cf 91       	pop	r28
     d84:	1f 91       	pop	r17
     d86:	0f 91       	pop	r16
     d88:	ff 90       	pop	r15
     d8a:	ef 90       	pop	r14
     d8c:	df 90       	pop	r13
     d8e:	cf 90       	pop	r12
     d90:	bf 90       	pop	r11
     d92:	af 90       	pop	r10
     d94:	9f 90       	pop	r9
     d96:	8f 90       	pop	r8
     d98:	7f 90       	pop	r7
     d9a:	6f 90       	pop	r6
     d9c:	5f 90       	pop	r5
     d9e:	4f 90       	pop	r4
     da0:	3f 90       	pop	r3
     da2:	08 95       	ret

00000da4 <mfrc522_request>:
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     da4:	ef 92       	push	r14
     da6:	ff 92       	push	r15
     da8:	0f 93       	push	r16
     daa:	1f 93       	push	r17
     dac:	cf 93       	push	r28
     dae:	df 93       	push	r29
     db0:	00 d0       	rcall	.+0      	; 0xdb2 <mfrc522_request+0xe>
     db2:	1f 92       	push	r1
     db4:	cd b7       	in	r28, 0x3d	; 61
     db6:	de b7       	in	r29, 0x3e	; 62
     db8:	18 2f       	mov	r17, r24
     dba:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     dbc:	67 e0       	ldi	r22, 0x07	; 7
     dbe:	8d e0       	ldi	r24, 0x0D	; 13
     dc0:	83 de       	rcall	.-762    	; 0xac8 <mfrc522_write>
	
	tag_type[0] = req_mode;
     dc2:	f7 01       	movw	r30, r14
     dc4:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     dc6:	8e 01       	movw	r16, r28
     dc8:	0f 5f       	subi	r16, 0xFF	; 255
     dca:	1f 4f       	sbci	r17, 0xFF	; 255
     dcc:	97 01       	movw	r18, r14
     dce:	41 e0       	ldi	r20, 0x01	; 1
     dd0:	b7 01       	movw	r22, r14
     dd2:	8c e0       	ldi	r24, 0x0C	; 12
     dd4:	ae de       	rcall	.-676    	; 0xb32 <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     dd6:	81 30       	cpi	r24, 0x01	; 1
     dd8:	59 f4       	brne	.+22     	; 0xdf0 <mfrc522_request+0x4c>
     dda:	49 81       	ldd	r20, Y+1	; 0x01
     ddc:	5a 81       	ldd	r21, Y+2	; 0x02
     dde:	6b 81       	ldd	r22, Y+3	; 0x03
     de0:	7c 81       	ldd	r23, Y+4	; 0x04
     de2:	40 31       	cpi	r20, 0x10	; 16
     de4:	51 05       	cpc	r21, r1
     de6:	61 05       	cpc	r22, r1
     de8:	71 05       	cpc	r23, r1
     dea:	19 f0       	breq	.+6      	; 0xdf2 <mfrc522_request+0x4e>
	{    
		status = ERROR;
     dec:	83 e0       	ldi	r24, 0x03	; 3
     dee:	01 c0       	rjmp	.+2      	; 0xdf2 <mfrc522_request+0x4e>
     df0:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     df2:	0f 90       	pop	r0
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	df 91       	pop	r29
     dfc:	cf 91       	pop	r28
     dfe:	1f 91       	pop	r17
     e00:	0f 91       	pop	r16
     e02:	ff 90       	pop	r15
     e04:	ef 90       	pop	r14
     e06:	08 95       	ret

00000e08 <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     e08:	ef 92       	push	r14
     e0a:	ff 92       	push	r15
     e0c:	0f 93       	push	r16
     e0e:	1f 93       	push	r17
     e10:	cf 93       	push	r28
     e12:	df 93       	push	r29
     e14:	00 d0       	rcall	.+0      	; 0xe16 <mfrc522_get_card_serial+0xe>
     e16:	1f 92       	push	r1
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62
     e1c:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     e1e:	60 e0       	ldi	r22, 0x00	; 0
     e20:	8d e0       	ldi	r24, 0x0D	; 13
     e22:	52 de       	rcall	.-860    	; 0xac8 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     e24:	83 e9       	ldi	r24, 0x93	; 147
     e26:	f7 01       	movw	r30, r14
     e28:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     e2a:	80 e2       	ldi	r24, 0x20	; 32
     e2c:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     e2e:	8e 01       	movw	r16, r28
     e30:	0f 5f       	subi	r16, 0xFF	; 255
     e32:	1f 4f       	sbci	r17, 0xFF	; 255
     e34:	97 01       	movw	r18, r14
     e36:	42 e0       	ldi	r20, 0x02	; 2
     e38:	b7 01       	movw	r22, r14
     e3a:	8c e0       	ldi	r24, 0x0C	; 12
     e3c:	7a de       	rcall	.-780    	; 0xb32 <mfrc522_to_card>

    if (status == CARD_FOUND)
     e3e:	81 30       	cpi	r24, 0x01	; 1
     e40:	71 f4       	brne	.+28     	; 0xe5e <mfrc522_get_card_serial+0x56>
     e42:	f7 01       	movw	r30, r14
     e44:	a7 01       	movw	r20, r14
     e46:	4c 5f       	subi	r20, 0xFC	; 252
     e48:	5f 4f       	sbci	r21, 0xFF	; 255
     e4a:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     e4c:	21 91       	ld	r18, Z+
     e4e:	92 27       	eor	r25, r18
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     e50:	e4 17       	cp	r30, r20
     e52:	f5 07       	cpc	r31, r21
     e54:	d9 f7       	brne	.-10     	; 0xe4c <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     e56:	f7 01       	movw	r30, r14
     e58:	24 81       	ldd	r18, Z+4	; 0x04
     e5a:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
     e5c:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	1f 91       	pop	r17
     e6c:	0f 91       	pop	r16
     e6e:	ff 90       	pop	r15
     e70:	ef 90       	pop	r14
     e72:	08 95       	ret

00000e74 <spi_init>:
#include "spi.h"

#if SPI_CONFIG_AS_MASTER
void spi_init()
{
	SPI_DDR |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS);
     e74:	84 b1       	in	r24, 0x04	; 4
     e76:	87 60       	ori	r24, 0x07	; 7
     e78:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1<<SPI_MISO);
     e7a:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);//prescaler 16
     e7c:	8c b5       	in	r24, 0x2c	; 44
     e7e:	81 65       	ori	r24, 0x51	; 81
     e80:	8c bd       	out	0x2c, r24	; 44
     e82:	08 95       	ret

00000e84 <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     e84:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     e86:	0d b4       	in	r0, 0x2d	; 45
     e88:	07 fe       	sbrs	r0, 7
     e8a:	fd cf       	rjmp	.-6      	; 0xe86 <spi_transmit+0x2>
	
	return SPDR;
     e8c:	8e b5       	in	r24, 0x2e	; 46
}
     e8e:	08 95       	ret

00000e90 <alarm_ON>:
#include "lcd1602/lcdpcf8574.h"
#include "secuButton.h"
#include "tricolorled.h"

void alarm_ON(){
	alarmFlag=1;
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <alarmFlag>
	tricolorled_onoff(LED_GREEN,LED_OFF);
     e96:	60 e0       	ldi	r22, 0x00	; 0
     e98:	81 d0       	rcall	.+258    	; 0xf9c <tricolorled_onoff>
	lcd_gotoxy(13,1);
     e9a:	61 e0       	ldi	r22, 0x01	; 1
     e9c:	8d e0       	ldi	r24, 0x0D	; 13
     e9e:	f5 dc       	rcall	.-1558   	; 0x88a <lcd_gotoxy>
	lcd_puts("ON");
     ea0:	82 e0       	ldi	r24, 0x02	; 2
     ea2:	92 e0       	ldi	r25, 0x02	; 2
     ea4:	30 cd       	rjmp	.-1440   	; 0x906 <lcd_puts>
     ea6:	08 95       	ret

00000ea8 <alarm_OFF>:
}

void alarm_OFF(){
	PORTA&= ~(1<<DDA1);//inactive buzzer
     ea8:	11 98       	cbi	0x02, 1	; 2
	alarmFlag=0;
     eaa:	10 92 69 02 	sts	0x0269, r1	; 0x800269 <alarmFlag>
	tricolorled_onoff(LED_RED,LED_OFF);
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	74 c0       	rjmp	.+232    	; 0xf9c <tricolorled_onoff>
     eb4:	08 95       	ret

00000eb6 <securityInit>:
}

void securityInit(){
	DDRA |= (1<<DDA1);//set portA pin0 to digital output, used as alarm control signal, set 1 will active alarm, set 0 inactive alarm
     eb6:	09 9a       	sbi	0x01, 1	; 1
	PORTA&= ~(1<<DDA1);//turn off buzzer
     eb8:	11 98       	cbi	0x02, 1	; 2
	
	DDRD &= ~(1<<DDD2);//set PORTD pin2 to digital input, as security button signal input
     eba:	52 98       	cbi	0x0a, 2	; 10
	PORTD |= (1<<PD2);//pull up resister enable
     ebc:	5a 9a       	sbi	0x0b, 2	; 11
	EICRA |= (1<<ISC21);//falling edge on INTn generates an interrupt request
     ebe:	e9 e6       	ldi	r30, 0x69	; 105
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	80 62       	ori	r24, 0x20	; 32
     ec6:	80 83       	st	Z, r24
	EIMSK |= (1<<INT2);//enable external interrupt 2
     ec8:	ea 9a       	sbi	0x1d, 2	; 29
	EIFR |= (1<<INTF2);//clear external interrupt 2 flag
     eca:	e2 9a       	sbi	0x1c, 2	; 28
	sei();
     ecc:	78 94       	sei
    securityEnableFlag=1; //enable security alarm (buzzer and red state led)
     ece:	81 e0       	ldi	r24, 0x01	; 1
     ed0:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <securityEnableFlag>
	lcd_gotoxy(13,1);
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	8d e0       	ldi	r24, 0x0D	; 13
     ed8:	d8 dc       	rcall	.-1616   	; 0x88a <lcd_gotoxy>
	lcd_puts("EN ");
     eda:	80 e3       	ldi	r24, 0x30	; 48
     edc:	92 e0       	ldi	r25, 0x02	; 2
     ede:	13 cd       	rjmp	.-1498   	; 0x906 <lcd_puts>
     ee0:	08 95       	ret

00000ee2 <__vector_3>:
}


ISR(INT2_vect)
{
     ee2:	1f 92       	push	r1
     ee4:	0f 92       	push	r0
     ee6:	0f b6       	in	r0, 0x3f	; 63
     ee8:	0f 92       	push	r0
     eea:	11 24       	eor	r1, r1
     eec:	0b b6       	in	r0, 0x3b	; 59
     eee:	0f 92       	push	r0
     ef0:	2f 93       	push	r18
     ef2:	3f 93       	push	r19
     ef4:	4f 93       	push	r20
     ef6:	5f 93       	push	r21
     ef8:	6f 93       	push	r22
     efa:	7f 93       	push	r23
     efc:	8f 93       	push	r24
     efe:	9f 93       	push	r25
     f00:	af 93       	push	r26
     f02:	bf 93       	push	r27
     f04:	ef 93       	push	r30
     f06:	ff 93       	push	r31
	if(1 == securityEnableFlag){
     f08:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
     f0c:	81 30       	cpi	r24, 0x01	; 1
     f0e:	11 f4       	brne	.+4      	; 0xf14 <__vector_3+0x32>
		alarm_ON();
     f10:	bf df       	rcall	.-130    	; 0xe90 <alarm_ON>
     f12:	01 c0       	rjmp	.+2      	; 0xf16 <__vector_3+0x34>
		//fprintf(USART,"Allarm On!");
	}
	else
	{
		alarm_OFF();
     f14:	c9 df       	rcall	.-110    	; 0xea8 <alarm_OFF>
		//fprintf(USART,"Allarm OFF!");
	}
}
     f16:	ff 91       	pop	r31
     f18:	ef 91       	pop	r30
     f1a:	bf 91       	pop	r27
     f1c:	af 91       	pop	r26
     f1e:	9f 91       	pop	r25
     f20:	8f 91       	pop	r24
     f22:	7f 91       	pop	r23
     f24:	6f 91       	pop	r22
     f26:	5f 91       	pop	r21
     f28:	4f 91       	pop	r20
     f2a:	3f 91       	pop	r19
     f2c:	2f 91       	pop	r18
     f2e:	0f 90       	pop	r0
     f30:	0b be       	out	0x3b, r0	; 59
     f32:	0f 90       	pop	r0
     f34:	0f be       	out	0x3f, r0	; 63
     f36:	0f 90       	pop	r0
     f38:	1f 90       	pop	r1
     f3a:	18 95       	reti

00000f3c <Servo_Timer3_FastPWM>:
#define PORTS PORTE
#define SPin  PE3

void Servo_Timer3_FastPWM()
{
	DDRS |= (1<<DDSPin); //set servo PWM pin as OUTPUT
     f3c:	6b 9a       	sbi	0x0d, 3	; 13
	PORTS &= ~(1<<SPin); //set servo pin to low
     f3e:	73 98       	cbi	0x0e, 3	; 14
	// TCCR3A ?Timer/Counter 3 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A (For FAST PWM 10 = Clear OC3A on Compare match (Non-Inverting))
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B (For FAST PWM 10 = Clear OC3B on Compare match (Non-Inverting))
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C (For FAST PWM 10 = Clear OC3C on Compare match (Non-Inverting))
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (Waveform bits WGM3(3..0) 1110 Fast PWM ICR3 is TOP)
	TCCR3A = 0b10000010;	// Fast PWM non inverting, ICR3 used as TOP
     f40:	82 e8       	ldi	r24, 0x82	; 130
     f42:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 5 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode
	// Bit 2:0 ?CSn2:0: Clock Select
	TCCR3B = 0b00011010;	// Fast PWM, Use Prescaler 8
     f46:	8a e1       	ldi	r24, 0x1A	; 26
     f48:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>

	// TCCR3C ?Timer/Counter 3 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR3C = 0b00000000;
     f4c:	10 92 92 00 	sts	0x0092, r1	; 0x800092 <__TEXT_REGION_LENGTH__+0x700092>
	// For the SERVO, the pulses should occur every 18ms, i.e. 18000uS
	// With a 2MHz clock speed, each clock pulse takes 0.5us, therefore need to count 36000 clock pulses
	// Decimal 36000 = 0x8CA0
	// This count value defines where a single cycle ends.
	// The actual pulse width is much shorter than the whole cycle.
	ICR3H = 0x8C; // 16-bit access (write high byte first, read low byte first)
     f50:	8c e8       	ldi	r24, 0x8C	; 140
     f52:	80 93 97 00 	sts	0x0097, r24	; 0x800097 <__TEXT_REGION_LENGTH__+0x700097>
	ICR3L = 0xA0;
     f56:	80 ea       	ldi	r24, 0xA0	; 160
     f58:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x700096>

	// Set Timer/Counter count/value registers (16 bit) TCNT1H and TCNT1L
	TCNT3H = 0; // 16-bit access (write high byte first, read low byte first)
     f5c:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
	TCNT3L = 0;
     f60:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>

	// Initialise Channel A servo to mid-range position
	// Set Timer/Counter Output Compare Registers (16 bit) OCR3AH and OCR3AL
	// Pulse width ranges from 750uS to 2250uS
	// 'Neutral' (Mid range) pulse width 1.5mS = 1500uS pulse width
	OCR3A = 3000;
     f64:	88 eb       	ldi	r24, 0xB8	; 184
     f66:	9b e0       	ldi	r25, 0x0B	; 11
     f68:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f6c:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
	// Bit 5 ?ICIEn: Timer/Countern, Input Capture Interrupt Enable
	// Bit 3 ?OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
	// Bit 2 ?OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
	// Bit 1 ?OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
	// Bit 0 ?TOIEn: Timer/Countern, Overflow Interrupt Enable
	TIMSK3 = 0b00000000;	// No interrupts needed, PWM pulses appear directly on OC3A (Port E Bit3)
     f70:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
	
	// TIFR3 ?Timer/Counter3 Interrupt Flag Register
	TIFR3 = 0b00101111;		// Clear all interrupt flags
     f74:	8f e2       	ldi	r24, 0x2F	; 47
     f76:	88 bb       	out	0x18, r24	; 24
	
	sei();// Enable interrupts at global level Set Global Interrupt Enable bit
     f78:	78 94       	sei
     f7a:	08 95       	ret

00000f7c <SetServoPosition>:
}

// set Servo position to 0-180(+/-10)degree, Pulse width ranges from 500us to 2500us
void SetServoPosition(unsigned char sw){
	if(0==sw){
     f7c:	81 11       	cpse	r24, r1
     f7e:	07 c0       	rjmp	.+14     	; 0xf8e <SetServoPosition+0x12>
		OCR3A=2500;
     f80:	84 ec       	ldi	r24, 0xC4	; 196
     f82:	99 e0       	ldi	r25, 0x09	; 9
     f84:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f88:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     f8c:	08 95       	ret
	}
	else{
		OCR3A=4300;
     f8e:	8c ec       	ldi	r24, 0xCC	; 204
     f90:	90 e1       	ldi	r25, 0x10	; 16
     f92:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f96:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     f9a:	08 95       	ret

00000f9c <tricolorled_onoff>:
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
	};
	
void tricolorled_onoff(unsigned char color, unsigned char ledonoff){
	switch(color){
     f9c:	81 30       	cpi	r24, 0x01	; 1
     f9e:	91 f0       	breq	.+36     	; 0xfc4 <tricolorled_onoff+0x28>
     fa0:	18 f0       	brcs	.+6      	; 0xfa8 <tricolorled_onoff+0xc>
     fa2:	82 30       	cpi	r24, 0x02	; 2
     fa4:	e9 f0       	breq	.+58     	; 0xfe0 <tricolorled_onoff+0x44>
     fa6:	2a c0       	rjmp	.+84     	; 0xffc <tricolorled_onoff+0x60>
		case LED_RED:
				if(ledonoff){
     fa8:	66 23       	and	r22, r22
     faa:	31 f0       	breq	.+12     	; 0xfb8 <tricolorled_onoff+0x1c>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_RED_PIN); //turn on led
     fac:	eb e0       	ldi	r30, 0x0B	; 11
     fae:	f1 e0       	ldi	r31, 0x01	; 1
     fb0:	80 81       	ld	r24, Z
     fb2:	81 60       	ori	r24, 0x01	; 1
     fb4:	80 83       	st	Z, r24
     fb6:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_RED_PIN); //turn off led 
     fb8:	eb e0       	ldi	r30, 0x0B	; 11
     fba:	f1 e0       	ldi	r31, 0x01	; 1
     fbc:	80 81       	ld	r24, Z
     fbe:	8e 7f       	andi	r24, 0xFE	; 254
     fc0:	80 83       	st	Z, r24
     fc2:	08 95       	ret
				};
				break;
		case LED_GREEN:
				if(ledonoff){
     fc4:	66 23       	and	r22, r22
     fc6:	31 f0       	breq	.+12     	; 0xfd4 <tricolorled_onoff+0x38>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_GREEN_PIN); //turn on led
     fc8:	eb e0       	ldi	r30, 0x0B	; 11
     fca:	f1 e0       	ldi	r31, 0x01	; 1
     fcc:	80 81       	ld	r24, Z
     fce:	82 60       	ori	r24, 0x02	; 2
     fd0:	80 83       	st	Z, r24
     fd2:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_GREEN_PIN); //turn off led
     fd4:	eb e0       	ldi	r30, 0x0B	; 11
     fd6:	f1 e0       	ldi	r31, 0x01	; 1
     fd8:	80 81       	ld	r24, Z
     fda:	8d 7f       	andi	r24, 0xFD	; 253
     fdc:	80 83       	st	Z, r24
     fde:	08 95       	ret
				};
				break;
		case LED_BLUE:
				if(ledonoff){
     fe0:	66 23       	and	r22, r22
     fe2:	31 f0       	breq	.+12     	; 0xff0 <tricolorled_onoff+0x54>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_BLUE_PIN); //turn on led
     fe4:	eb e0       	ldi	r30, 0x0B	; 11
     fe6:	f1 e0       	ldi	r31, 0x01	; 1
     fe8:	80 81       	ld	r24, Z
     fea:	84 60       	ori	r24, 0x04	; 4
     fec:	80 83       	st	Z, r24
     fee:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_BLUE_PIN); //turn off led
     ff0:	eb e0       	ldi	r30, 0x0B	; 11
     ff2:	f1 e0       	ldi	r31, 0x01	; 1
     ff4:	80 81       	ld	r24, Z
     ff6:	8b 7f       	andi	r24, 0xFB	; 251
     ff8:	80 83       	st	Z, r24
     ffa:	08 95       	ret
				};
				break;
		default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
     ffc:	eb e0       	ldi	r30, 0x0B	; 11
     ffe:	f1 e0       	ldi	r31, 0x01	; 1
    1000:	80 81       	ld	r24, Z
    1002:	88 7f       	andi	r24, 0xF8	; 248
    1004:	80 83       	st	Z, r24
    1006:	08 95       	ret

00001008 <triColorLed_init>:
#define TRICOLORLED_GREEN_PIN PL1
#define TRICOLORLED_BLUE_PIN PL2

void triColorLed_init(){
	
	TRICOLORLED_DDR |= (1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN) ; //set three pins to output
    1008:	ea e0       	ldi	r30, 0x0A	; 10
    100a:	f1 e0       	ldi	r31, 0x01	; 1
    100c:	80 81       	ld	r24, Z
    100e:	87 60       	ori	r24, 0x07	; 7
    1010:	80 83       	st	Z, r24
	TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    1012:	eb e0       	ldi	r30, 0x0B	; 11
    1014:	f1 e0       	ldi	r31, 0x01	; 1
    1016:	80 81       	ld	r24, Z
    1018:	88 7f       	andi	r24, 0xF8	; 248
    101a:	80 83       	st	Z, r24
	
	//check red led
	tricolorled_onoff(LED_RED,LED_ON);
    101c:	61 e0       	ldi	r22, 0x01	; 1
    101e:	80 e0       	ldi	r24, 0x00	; 0
    1020:	bd df       	rcall	.-134    	; 0xf9c <tricolorled_onoff>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1022:	2f ef       	ldi	r18, 0xFF	; 255
    1024:	83 ed       	ldi	r24, 0xD3	; 211
    1026:	90 e3       	ldi	r25, 0x30	; 48
    1028:	21 50       	subi	r18, 0x01	; 1
    102a:	80 40       	sbci	r24, 0x00	; 0
    102c:	90 40       	sbci	r25, 0x00	; 0
    102e:	e1 f7       	brne	.-8      	; 0x1028 <triColorLed_init+0x20>
    1030:	00 c0       	rjmp	.+0      	; 0x1032 <triColorLed_init+0x2a>
    1032:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_RED,LED_OFF);
    1034:	60 e0       	ldi	r22, 0x00	; 0
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	b1 df       	rcall	.-158    	; 0xf9c <tricolorled_onoff>
	//check green led
	tricolorled_onoff(LED_GREEN,LED_ON);
    103a:	61 e0       	ldi	r22, 0x01	; 1
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	ae df       	rcall	.-164    	; 0xf9c <tricolorled_onoff>
    1040:	2f ef       	ldi	r18, 0xFF	; 255
    1042:	83 ed       	ldi	r24, 0xD3	; 211
    1044:	90 e3       	ldi	r25, 0x30	; 48
    1046:	21 50       	subi	r18, 0x01	; 1
    1048:	80 40       	sbci	r24, 0x00	; 0
    104a:	90 40       	sbci	r25, 0x00	; 0
    104c:	e1 f7       	brne	.-8      	; 0x1046 <triColorLed_init+0x3e>
    104e:	00 c0       	rjmp	.+0      	; 0x1050 <triColorLed_init+0x48>
    1050:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_GREEN,LED_OFF);
    1052:	60 e0       	ldi	r22, 0x00	; 0
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	a2 df       	rcall	.-188    	; 0xf9c <tricolorled_onoff>
	//check blue led
	tricolorled_onoff(LED_BLUE,LED_ON);
    1058:	61 e0       	ldi	r22, 0x01	; 1
    105a:	82 e0       	ldi	r24, 0x02	; 2
    105c:	9f df       	rcall	.-194    	; 0xf9c <tricolorled_onoff>
    105e:	2f ef       	ldi	r18, 0xFF	; 255
    1060:	83 ed       	ldi	r24, 0xD3	; 211
    1062:	90 e3       	ldi	r25, 0x30	; 48
    1064:	21 50       	subi	r18, 0x01	; 1
    1066:	80 40       	sbci	r24, 0x00	; 0
    1068:	90 40       	sbci	r25, 0x00	; 0
    106a:	e1 f7       	brne	.-8      	; 0x1064 <triColorLed_init+0x5c>
    106c:	00 c0       	rjmp	.+0      	; 0x106e <triColorLed_init+0x66>
    106e:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
    1070:	60 e0       	ldi	r22, 0x00	; 0
    1072:	82 e0       	ldi	r24, 0x02	; 2
    1074:	93 cf       	rjmp	.-218    	; 0xf9c <tricolorled_onoff>
    1076:	08 95       	ret

00001078 <tricolorled_toggle>:
		         break;		
	}
	};
	
	void tricolorled_toggle(unsigned char color){
		switch(color){
    1078:	81 30       	cpi	r24, 0x01	; 1
    107a:	59 f0       	breq	.+22     	; 0x1092 <tricolorled_toggle+0x1a>
    107c:	18 f0       	brcs	.+6      	; 0x1084 <tricolorled_toggle+0xc>
    107e:	82 30       	cpi	r24, 0x02	; 2
    1080:	79 f0       	breq	.+30     	; 0x10a0 <tricolorled_toggle+0x28>
    1082:	15 c0       	rjmp	.+42     	; 0x10ae <tricolorled_toggle+0x36>
			case LED_RED:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_RED_PIN); //toggle led
    1084:	eb e0       	ldi	r30, 0x0B	; 11
    1086:	f1 e0       	ldi	r31, 0x01	; 1
    1088:	90 81       	ld	r25, Z
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	89 27       	eor	r24, r25
    108e:	80 83       	st	Z, r24
			    break;
    1090:	08 95       	ret
			case LED_GREEN:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_GREEN_PIN); //toggle led
    1092:	eb e0       	ldi	r30, 0x0B	; 11
    1094:	f1 e0       	ldi	r31, 0x01	; 1
    1096:	90 81       	ld	r25, Z
    1098:	82 e0       	ldi	r24, 0x02	; 2
    109a:	89 27       	eor	r24, r25
    109c:	80 83       	st	Z, r24
			    break;
    109e:	08 95       	ret
			case LED_BLUE:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_BLUE_PIN); //toggle led
    10a0:	eb e0       	ldi	r30, 0x0B	; 11
    10a2:	f1 e0       	ldi	r31, 0x01	; 1
    10a4:	90 81       	ld	r25, Z
    10a6:	84 e0       	ldi	r24, 0x04	; 4
    10a8:	89 27       	eor	r24, r25
    10aa:	80 83       	st	Z, r24
			    break;
    10ac:	08 95       	ret
			default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    10ae:	eb e0       	ldi	r30, 0x0B	; 11
    10b0:	f1 e0       	ldi	r31, 0x01	; 1
    10b2:	80 81       	ld	r24, Z
    10b4:	88 7f       	andi	r24, 0xF8	; 248
    10b6:	80 83       	st	Z, r24
    10b8:	08 95       	ret

000010ba <dht_getdata>:
#elif DHT_FLOAT == 0
int8_t dht_gethumidity(int8_t *humidity) {
	int8_t temperature = 0;
#endif
	return dht_getdata(&temperature, humidity);
}
    10ba:	8f 92       	push	r8
    10bc:	9f 92       	push	r9
    10be:	bf 92       	push	r11
    10c0:	cf 92       	push	r12
    10c2:	df 92       	push	r13
    10c4:	ef 92       	push	r14
    10c6:	ff 92       	push	r15
    10c8:	1f 93       	push	r17
    10ca:	cf 93       	push	r28
    10cc:	df 93       	push	r29
    10ce:	00 d0       	rcall	.+0      	; 0x10d0 <dht_getdata+0x16>
    10d0:	1f 92       	push	r1
    10d2:	1f 92       	push	r1
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
    10d8:	7c 01       	movw	r14, r24
    10da:	4b 01       	movw	r8, r22
    10dc:	fe 01       	movw	r30, r28
    10de:	31 96       	adiw	r30, 0x01	; 1
    10e0:	85 e0       	ldi	r24, 0x05	; 5
    10e2:	df 01       	movw	r26, r30
    10e4:	1d 92       	st	X+, r1
    10e6:	8a 95       	dec	r24
    10e8:	e9 f7       	brne	.-6      	; 0x10e4 <dht_getdata+0x2a>
    10ea:	24 9a       	sbi	0x04, 4	; 4
    10ec:	2c 9a       	sbi	0x05, 4	; 5
    10ee:	bf ef       	ldi	r27, 0xFF	; 255
    10f0:	e1 ee       	ldi	r30, 0xE1	; 225
    10f2:	f4 e0       	ldi	r31, 0x04	; 4
    10f4:	b1 50       	subi	r27, 0x01	; 1
    10f6:	e0 40       	sbci	r30, 0x00	; 0
    10f8:	f0 40       	sbci	r31, 0x00	; 0
    10fa:	e1 f7       	brne	.-8      	; 0x10f4 <dht_getdata+0x3a>
    10fc:	00 c0       	rjmp	.+0      	; 0x10fe <dht_getdata+0x44>
    10fe:	00 00       	nop
    1100:	2c 98       	cbi	0x05, 4	; 5
    1102:	2f ef       	ldi	r18, 0xFF	; 255
    1104:	80 ee       	ldi	r24, 0xE0	; 224
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	21 50       	subi	r18, 0x01	; 1
    110a:	80 40       	sbci	r24, 0x00	; 0
    110c:	90 40       	sbci	r25, 0x00	; 0
    110e:	e1 f7       	brne	.-8      	; 0x1108 <dht_getdata+0x4e>
    1110:	00 c0       	rjmp	.+0      	; 0x1112 <dht_getdata+0x58>
    1112:	00 00       	nop
    1114:	2c 9a       	sbi	0x05, 4	; 5
    1116:	24 98       	cbi	0x04, 4	; 4
    1118:	a5 ed       	ldi	r26, 0xD5	; 213
    111a:	aa 95       	dec	r26
    111c:	f1 f7       	brne	.-4      	; 0x111a <dht_getdata+0x60>
    111e:	00 00       	nop
    1120:	1c 99       	sbic	0x03, 4	; 3
    1122:	5f c0       	rjmp	.+190    	; 0x11e2 <dht_getdata+0x128>
    1124:	ef e3       	ldi	r30, 0x3F	; 63
    1126:	f1 e0       	ldi	r31, 0x01	; 1
    1128:	31 97       	sbiw	r30, 0x01	; 1
    112a:	f1 f7       	brne	.-4      	; 0x1128 <dht_getdata+0x6e>
    112c:	00 c0       	rjmp	.+0      	; 0x112e <dht_getdata+0x74>
    112e:	00 00       	nop
    1130:	1c 9b       	sbis	0x03, 4	; 3
    1132:	59 c0       	rjmp	.+178    	; 0x11e6 <dht_getdata+0x12c>
    1134:	8f e3       	ldi	r24, 0x3F	; 63
    1136:	91 e0       	ldi	r25, 0x01	; 1
    1138:	01 97       	sbiw	r24, 0x01	; 1
    113a:	f1 f7       	brne	.-4      	; 0x1138 <dht_getdata+0x7e>
    113c:	00 c0       	rjmp	.+0      	; 0x113e <dht_getdata+0x84>
    113e:	00 00       	nop
    1140:	de 01       	movw	r26, r28
    1142:	11 96       	adiw	r26, 0x01	; 1
    1144:	6e 01       	movw	r12, r28
    1146:	96 e0       	ldi	r25, 0x06	; 6
    1148:	c9 0e       	add	r12, r25
    114a:	d1 1c       	adc	r13, r1
    114c:	17 e0       	ldi	r17, 0x07	; 7
    114e:	b1 2c       	mov	r11, r1
    1150:	60 e0       	ldi	r22, 0x00	; 0
    1152:	e1 e0       	ldi	r30, 0x01	; 1
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	79 ec       	ldi	r23, 0xC9	; 201
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	24 c0       	rjmp	.+72     	; 0x11a4 <dht_getdata+0xea>
    115c:	21 50       	subi	r18, 0x01	; 1
    115e:	31 09       	sbc	r19, r1
    1160:	19 f4       	brne	.+6      	; 0x1168 <dht_getdata+0xae>
    1162:	43 c0       	rjmp	.+134    	; 0x11ea <dht_getdata+0x130>
    1164:	27 2f       	mov	r18, r23
    1166:	39 2f       	mov	r19, r25
    1168:	1c 9b       	sbis	0x03, 4	; 3
    116a:	f8 cf       	rjmp	.-16     	; 0x115c <dht_getdata+0xa2>
    116c:	20 ea       	ldi	r18, 0xA0	; 160
    116e:	2a 95       	dec	r18
    1170:	f1 f7       	brne	.-4      	; 0x116e <dht_getdata+0xb4>
    1172:	1c 9b       	sbis	0x03, 4	; 3
    1174:	08 c0       	rjmp	.+16     	; 0x1186 <dht_getdata+0xcc>
    1176:	9f 01       	movw	r18, r30
    1178:	04 2e       	mov	r0, r20
    117a:	02 c0       	rjmp	.+4      	; 0x1180 <dht_getdata+0xc6>
    117c:	22 0f       	add	r18, r18
    117e:	33 1f       	adc	r19, r19
    1180:	0a 94       	dec	r0
    1182:	e2 f7       	brpl	.-8      	; 0x117c <dht_getdata+0xc2>
    1184:	82 2b       	or	r24, r18
    1186:	27 2f       	mov	r18, r23
    1188:	39 2f       	mov	r19, r25
    118a:	03 c0       	rjmp	.+6      	; 0x1192 <dht_getdata+0xd8>
    118c:	21 50       	subi	r18, 0x01	; 1
    118e:	31 09       	sbc	r19, r1
    1190:	71 f1       	breq	.+92     	; 0x11ee <dht_getdata+0x134>
    1192:	1c 99       	sbic	0x03, 4	; 3
    1194:	fb cf       	rjmp	.-10     	; 0x118c <dht_getdata+0xd2>
    1196:	41 50       	subi	r20, 0x01	; 1
    1198:	51 09       	sbc	r21, r1
    119a:	20 f7       	brcc	.-56     	; 0x1164 <dht_getdata+0xaa>
    119c:	8d 93       	st	X+, r24
    119e:	ac 15       	cp	r26, r12
    11a0:	bd 05       	cpc	r27, r13
    11a2:	21 f0       	breq	.+8      	; 0x11ac <dht_getdata+0xf2>
    11a4:	41 2f       	mov	r20, r17
    11a6:	5b 2d       	mov	r21, r11
    11a8:	86 2f       	mov	r24, r22
    11aa:	dc cf       	rjmp	.-72     	; 0x1164 <dht_getdata+0xaa>
    11ac:	24 9a       	sbi	0x04, 4	; 4
    11ae:	2c 9a       	sbi	0x05, 4	; 5
    11b0:	8f ef       	ldi	r24, 0xFF	; 255
    11b2:	91 ee       	ldi	r25, 0xE1	; 225
    11b4:	a4 e0       	ldi	r26, 0x04	; 4
    11b6:	81 50       	subi	r24, 0x01	; 1
    11b8:	90 40       	sbci	r25, 0x00	; 0
    11ba:	a0 40       	sbci	r26, 0x00	; 0
    11bc:	e1 f7       	brne	.-8      	; 0x11b6 <dht_getdata+0xfc>
    11be:	00 c0       	rjmp	.+0      	; 0x11c0 <dht_getdata+0x106>
    11c0:	00 00       	nop
    11c2:	29 81       	ldd	r18, Y+1	; 0x01
    11c4:	3b 81       	ldd	r19, Y+3	; 0x03
    11c6:	8a 81       	ldd	r24, Y+2	; 0x02
    11c8:	82 0f       	add	r24, r18
    11ca:	83 0f       	add	r24, r19
    11cc:	9c 81       	ldd	r25, Y+4	; 0x04
    11ce:	89 0f       	add	r24, r25
    11d0:	9d 81       	ldd	r25, Y+5	; 0x05
    11d2:	89 13       	cpse	r24, r25
    11d4:	0e c0       	rjmp	.+28     	; 0x11f2 <dht_getdata+0x138>
    11d6:	f7 01       	movw	r30, r14
    11d8:	30 83       	st	Z, r19
    11da:	d4 01       	movw	r26, r8
    11dc:	2c 93       	st	X, r18
    11de:	80 e0       	ldi	r24, 0x00	; 0
    11e0:	09 c0       	rjmp	.+18     	; 0x11f4 <dht_getdata+0x13a>
    11e2:	8f ef       	ldi	r24, 0xFF	; 255
    11e4:	07 c0       	rjmp	.+14     	; 0x11f4 <dht_getdata+0x13a>
    11e6:	8f ef       	ldi	r24, 0xFF	; 255
    11e8:	05 c0       	rjmp	.+10     	; 0x11f4 <dht_getdata+0x13a>
    11ea:	8f ef       	ldi	r24, 0xFF	; 255
    11ec:	03 c0       	rjmp	.+6      	; 0x11f4 <dht_getdata+0x13a>
    11ee:	8f ef       	ldi	r24, 0xFF	; 255
    11f0:	01 c0       	rjmp	.+2      	; 0x11f4 <dht_getdata+0x13a>
    11f2:	8f ef       	ldi	r24, 0xFF	; 255
    11f4:	0f 90       	pop	r0
    11f6:	0f 90       	pop	r0
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	df 91       	pop	r29
    1200:	cf 91       	pop	r28
    1202:	1f 91       	pop	r17
    1204:	ff 90       	pop	r15
    1206:	ef 90       	pop	r14
    1208:	df 90       	pop	r13
    120a:	cf 90       	pop	r12
    120c:	bf 90       	pop	r11
    120e:	9f 90       	pop	r9
    1210:	8f 90       	pop	r8
    1212:	08 95       	ret

00001214 <dht_gettemperaturehumidity>:
#if DHT_FLOAT == 1
int8_t dht_gettemperaturehumidity(float *temperature, float *humidity) {
#elif DHT_FLOAT == 0
	int8_t dht_gettemperaturehumidity(int8_t *temperature, int8_t *humidity) {
#endif
	return dht_getdata(temperature, humidity);
    1214:	52 cf       	rjmp	.-348    	; 0x10ba <dht_getdata>
}
    1216:	08 95       	ret

00001218 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>:
			USART0_TX_SingleByte(sData[iCount]);
		}
		USART0_TX_SingleByte(CR);
		USART0_TX_SingleByte(LF);
	}
}
    1218:	82 e0       	ldi	r24, 0x02	; 2
    121a:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
    121e:	88 e9       	ldi	r24, 0x98	; 152
    1220:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    1224:	87 e0       	ldi	r24, 0x07	; 7
    1226:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
    122a:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
    122e:	8f ec       	ldi	r24, 0xCF	; 207
    1230:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
    1234:	08 95       	ret

00001236 <__vector_25>:
// {
// 	USART0_TX_String("Enter command {1,2,3,4} >");
// }

ISR(USART0_RX_vect) // (USART_RX_Complete_Handler) USART Receive-Complete Interrupt Handler
{
    1236:	1f 92       	push	r1
    1238:	0f 92       	push	r0
    123a:	0f b6       	in	r0, 0x3f	; 63
    123c:	0f 92       	push	r0
    123e:	11 24       	eor	r1, r1
// 		USART0_TX_String("Command '4' received");
// 		PORTB = 0b000001000;		// Turn on LED (bit 3)
// 		break;
// 	}
// 	USART0_DisplayPrompt();
}
    1240:	0f 90       	pop	r0
    1242:	0f be       	out	0x3f, r0	; 63
    1244:	0f 90       	pop	r0
    1246:	1f 90       	pop	r1
    1248:	18 95       	reti

0000124a <tiemr5_10ms_tick_configure>:
    }
}
//set 10ms tick to measure time
void tiemr5_10ms_tick_configure()
{
    TCCR5A = 0b00000000;	// Normal port operation (OC5A, OC5B, OC5C), Clear Timer on 'Compare Match' (CTC) waveform mode)
    124a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    TCCR5B = 0b00001010;	// CTC waveform mode, use prescaler 8
    124e:	8a e0       	ldi	r24, 0x0A	; 10
    1250:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>

    // For F_CPU Mhz cup clock to achieve a 10 millisecond(100MHz) interval:
    // Need to count F_CPU/100 clock cycles (but already divided by 8)
    // So actually need to count to (F_CPU/100 / 8-1) = 16000000/100/8 -1 = 19999 decimal, = 4E1F Hex
    OCR5AH = 0x4E; // Output Compare Registers (16 bit) OCR5BH and OCR5BL
    1254:	8e e4       	ldi	r24, 0x4E	; 78
    1256:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <__TEXT_REGION_LENGTH__+0x700129>
    OCR5AL = 0x1F;
    125a:	8f e1       	ldi	r24, 0x1F	; 31
    125c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__TEXT_REGION_LENGTH__+0x700128>

    TCNT5H = 0b00000000;	// Timer/Counter count/value registers (16 bit) TCNT5H and TCNT5L
    1260:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x700125>
    TCNT5L = 0b00000000;
    1264:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x700124>
    TIMSK5 = 0b00000010;	// bit 1 OCIE5A		Use 'Output Compare A Match' Interrupt, i.e. generate an interrupt
    1268:	82 e0       	ldi	r24, 0x02	; 2
    126a:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    // when the timer reaches the set value (in the OCR5A register)
    sei();
    126e:	78 94       	sei
    1270:	08 95       	ret

00001272 <__vector_47>:
}


ISR(TIMER5_COMPA_vect) // TIMER5_CompareA_Handler (Interrupt Handler for Timer 5)
{
    1272:	1f 92       	push	r1
    1274:	0f 92       	push	r0
    1276:	0f b6       	in	r0, 0x3f	; 63
    1278:	0f 92       	push	r0
    127a:	11 24       	eor	r1, r1
    127c:	0b b6       	in	r0, 0x3b	; 59
    127e:	0f 92       	push	r0
    1280:	2f 93       	push	r18
    1282:	3f 93       	push	r19
    1284:	4f 93       	push	r20
    1286:	5f 93       	push	r21
    1288:	6f 93       	push	r22
    128a:	7f 93       	push	r23
    128c:	8f 93       	push	r24
    128e:	9f 93       	push	r25
    1290:	af 93       	push	r26
    1292:	bf 93       	push	r27
    1294:	ef 93       	push	r30
    1296:	ff 93       	push	r31
    static int s_1_count;//1 second counter
    static unsigned char ms_300_count;//300 millisecond counter

    s_1_count++;
    1298:	80 91 47 02 	lds	r24, 0x0247	; 0x800247 <s_1_count.2257>
    129c:	90 91 48 02 	lds	r25, 0x0248	; 0x800248 <s_1_count.2257+0x1>
    12a0:	01 96       	adiw	r24, 0x01	; 1
    12a2:	90 93 48 02 	sts	0x0248, r25	; 0x800248 <s_1_count.2257+0x1>
    12a6:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <s_1_count.2257>
    ms_300_count++;
    12aa:	20 91 46 02 	lds	r18, 0x0246	; 0x800246 <ms_300_count.2258>
    12ae:	2f 5f       	subi	r18, 0xFF	; 255
    12b0:	20 93 46 02 	sts	0x0246, r18	; 0x800246 <ms_300_count.2258>

    if(s_1_count >= 100)
    12b4:	84 36       	cpi	r24, 0x64	; 100
    12b6:	91 05       	cpc	r25, r1
    12b8:	94 f0       	brlt	.+36     	; 0x12de <__vector_47+0x6c>
    {
        sampleFlag++;// set sampleFlag, trigger HandleTempHum(sampleFlag) function
    12ba:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <sampleFlag>
    12be:	8f 5f       	subi	r24, 0xFF	; 255
    12c0:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <sampleFlag>
        rfidFlag = 1; //set rfidFlag, trigger HandleRFID(rfidFlag)  function
    12c4:	81 e0       	ldi	r24, 0x01	; 1
    12c6:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <rfidFlag>
        if(0 == alarmFlag)
    12ca:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <alarmFlag>
    12ce:	81 11       	cpse	r24, r1
    12d0:	02 c0       	rjmp	.+4      	; 0x12d6 <__vector_47+0x64>
        {
            tricolorled_toggle(LED_GREEN);//green state indicator toggle
    12d2:	81 e0       	ldi	r24, 0x01	; 1
    12d4:	d1 de       	rcall	.-606    	; 0x1078 <tricolorled_toggle>
        }
        s_1_count = 0;
    12d6:	10 92 48 02 	sts	0x0248, r1	; 0x800248 <s_1_count.2257+0x1>
    12da:	10 92 47 02 	sts	0x0247, r1	; 0x800247 <s_1_count.2257>
        //fprintf(USART,"TimerINT sampleFlag:%d,s_1_count:%d \n\t",sampleFlag,s_1_count);
    }
    if(ms_300_count >= 30)
    12de:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <ms_300_count.2258>
    12e2:	8e 31       	cpi	r24, 0x1E	; 30
    12e4:	78 f0       	brcs	.+30     	; 0x1304 <__vector_47+0x92>
    {
        if(1 == alarmFlag)
    12e6:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <alarmFlag>
    12ea:	81 30       	cpi	r24, 0x01	; 1
    12ec:	31 f4       	brne	.+12     	; 0x12fa <__vector_47+0x88>
        {
            tricolorled_toggle(LED_RED);
    12ee:	80 e0       	ldi	r24, 0x00	; 0
    12f0:	c3 de       	rcall	.-634    	; 0x1078 <tricolorled_toggle>
            PORTA ^= (1 << DDA1); //active alarm
    12f2:	92 b1       	in	r25, 0x02	; 2
    12f4:	82 e0       	ldi	r24, 0x02	; 2
    12f6:	89 27       	eor	r24, r25
    12f8:	82 b9       	out	0x02, r24	; 2
        }
        irFlag = 1; //set irFlag, check IR remoter controller command
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <irFlag>
        ms_300_count = 0;
    1300:	10 92 46 02 	sts	0x0246, r1	; 0x800246 <ms_300_count.2258>

    }

}
    1304:	ff 91       	pop	r31
    1306:	ef 91       	pop	r30
    1308:	bf 91       	pop	r27
    130a:	af 91       	pop	r26
    130c:	9f 91       	pop	r25
    130e:	8f 91       	pop	r24
    1310:	7f 91       	pop	r23
    1312:	6f 91       	pop	r22
    1314:	5f 91       	pop	r21
    1316:	4f 91       	pop	r20
    1318:	3f 91       	pop	r19
    131a:	2f 91       	pop	r18
    131c:	0f 90       	pop	r0
    131e:	0b be       	out	0x3b, r0	; 59
    1320:	0f 90       	pop	r0
    1322:	0f be       	out	0x3f, r0	; 63
    1324:	0f 90       	pop	r0
    1326:	1f 90       	pop	r1
    1328:	18 95       	reti

0000132a <HandleTempHum>:

void HandleTempHum()//get temperature and humidity value from DHT11 every 1 second.
{
    132a:	cf 93       	push	r28
    132c:	df 93       	push	r29
    132e:	00 d0       	rcall	.+0      	; 0x1330 <HandleTempHum+0x6>
    1330:	cd b7       	in	r28, 0x3d	; 61
    1332:	de b7       	in	r29, 0x3e	; 62
    char buf[3];
    //fprintf(USART,"s_1_count_begin:%d,sampleFlag:%d \n\t",s_1_count,sampleFlag);
    if(10 <= sampleFlag)
    1334:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <sampleFlag>
    1338:	8a 30       	cpi	r24, 0x0A	; 10
    133a:	48 f1       	brcs	.+82     	; 0x138e <HandleTempHum+0x64>
    {
        //fprintf(USART,"temperature:%d,humidity:%d\n\t",temperature,humidity);
        cli();
    133c:	f8 94       	cli
        dht_gettemperaturehumidity(&temperature, &humidity);//get temperature and humidity from DHT11, must inside interrupt, put it outside will be interrupt by other interruption
    133e:	6b e7       	ldi	r22, 0x7B	; 123
    1340:	72 e0       	ldi	r23, 0x02	; 2
    1342:	8a e6       	ldi	r24, 0x6A	; 106
    1344:	92 e0       	ldi	r25, 0x02	; 2
    1346:	66 df       	rcall	.-308    	; 0x1214 <dht_gettemperaturehumidity>
        sei();
    1348:	78 94       	sei
        lcd_gotoxy(3, 0);//set cursor to (3,0)
    134a:	60 e0       	ldi	r22, 0x00	; 0
    134c:	83 e0       	ldi	r24, 0x03	; 3
    134e:	9d da       	rcall	.-2758   	; 0x88a <lcd_gotoxy>
        itoa(temperature, buf, 10);
    1350:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <temperature>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    1354:	4a e0       	ldi	r20, 0x0A	; 10
    1356:	be 01       	movw	r22, r28
    1358:	6f 5f       	subi	r22, 0xFF	; 255
    135a:	7f 4f       	sbci	r23, 0xFF	; 255
    135c:	08 2e       	mov	r0, r24
    135e:	00 0c       	add	r0, r0
    1360:	99 0b       	sbc	r25, r25
    1362:	cd d1       	rcall	.+922    	; 0x16fe <__itoa_ncheck>
        lcd_puts(buf);
    1364:	ce 01       	movw	r24, r28
    1366:	01 96       	adiw	r24, 0x01	; 1
    1368:	ce da       	rcall	.-2660   	; 0x906 <lcd_puts>
        lcd_gotoxy(11, 0);
    136a:	60 e0       	ldi	r22, 0x00	; 0
    136c:	8b e0       	ldi	r24, 0x0B	; 11
    136e:	8d da       	rcall	.-2790   	; 0x88a <lcd_gotoxy>
        itoa(humidity, buf, 10);
    1370:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <humidity>
    1374:	4a e0       	ldi	r20, 0x0A	; 10
    1376:	be 01       	movw	r22, r28
    1378:	6f 5f       	subi	r22, 0xFF	; 255
    137a:	7f 4f       	sbci	r23, 0xFF	; 255
    137c:	08 2e       	mov	r0, r24
    137e:	00 0c       	add	r0, r0
    1380:	99 0b       	sbc	r25, r25
    1382:	bd d1       	rcall	.+890    	; 0x16fe <__itoa_ncheck>
        lcd_puts(buf);
    1384:	ce 01       	movw	r24, r28
    1386:	01 96       	adiw	r24, 0x01	; 1
    1388:	be da       	rcall	.-2692   	; 0x906 <lcd_puts>
        sampleFlag = 0;
    138a:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <sampleFlag>
        //fprintf(USART,"s_1_count_end:%d,sampleFlag:%d \n\t",s_1_count,sampleFlag);
    }
}
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	df 91       	pop	r29
    1396:	cf 91       	pop	r28
    1398:	08 95       	ret

0000139a <HandleRFID>:

unsigned char HandleRFID()
{
    139a:	cf 93       	push	r28
    unsigned char RFIDbyte;
    if(1 == rfidFlag)
    139c:	c0 91 4a 02 	lds	r28, 0x024A	; 0x80024a <rfidFlag>
    13a0:	c1 30       	cpi	r28, 0x01	; 1
    13a2:	09 f0       	breq	.+2      	; 0x13a6 <HandleRFID+0xc>
    13a4:	3d c0       	rjmp	.+122    	; 0x1420 <HandleRFID+0x86>
    {
        RFIDbyte = mfrc522_request(PICC_REQALL, RFIDstr); //read mfrc522
    13a6:	6b e6       	ldi	r22, 0x6B	; 107
    13a8:	72 e0       	ldi	r23, 0x02	; 2
    13aa:	82 e5       	ldi	r24, 0x52	; 82
    13ac:	fb dc       	rcall	.-1546   	; 0xda4 <mfrc522_request>
        if(RFIDbyte == CARD_FOUND)
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	a1 f5       	brne	.+104    	; 0x141a <HandleRFID+0x80>
        {
            RFIDbyte = mfrc522_get_card_serial(RFIDstr);
    13b2:	8b e6       	ldi	r24, 0x6B	; 107
    13b4:	92 e0       	ldi	r25, 0x02	; 2
    13b6:	28 dd       	rcall	.-1456   	; 0xe08 <mfrc522_get_card_serial>
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
            {   
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
    13b8:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <RFIDstr>
    13bc:	85 3e       	cpi	r24, 0xE5	; 229
    13be:	91 f5       	brne	.+100    	; 0x1424 <HandleRFID+0x8a>
    13c0:	e5 e3       	ldi	r30, 0x35	; 53
    13c2:	f2 e0       	ldi	r31, 0x02	; 2
    13c4:	ac e6       	ldi	r26, 0x6C	; 108
    13c6:	b2 e0       	ldi	r27, 0x02	; 2
    13c8:	2c e3       	ldi	r18, 0x3C	; 60
    13ca:	32 e0       	ldi	r19, 0x02	; 2
    13cc:	91 91       	ld	r25, Z+
    13ce:	8d 91       	ld	r24, X+
    13d0:	98 13       	cpse	r25, r24
    13d2:	2a c0       	rjmp	.+84     	; 0x1428 <HandleRFID+0x8e>
    {
        RFIDbyte = mfrc522_request(PICC_REQALL, RFIDstr); //read mfrc522
        if(RFIDbyte == CARD_FOUND)
        {
            RFIDbyte = mfrc522_get_card_serial(RFIDstr);
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
    13d4:	e2 17       	cp	r30, r18
    13d6:	f3 07       	cpc	r31, r19
    13d8:	c9 f7       	brne	.-14     	; 0x13cc <HandleRFID+0x32>
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
                {
                    return 0;
                }
            }
            tricolorled_onoff(LED_BLUE, LED_ON);
    13da:	61 e0       	ldi	r22, 0x01	; 1
    13dc:	82 e0       	ldi	r24, 0x02	; 2
    13de:	de dd       	rcall	.-1092   	; 0xf9c <tricolorled_onoff>
            if(LOCK == lockerState)
    13e0:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
    13e4:	81 30       	cpi	r24, 0x01	; 1
    13e6:	59 f4       	brne	.+22     	; 0x13fe <HandleRFID+0x64>
            {
                SetServoPosition(UNLOCK);
    13e8:	80 e0       	ldi	r24, 0x00	; 0
    13ea:	c8 dd       	rcall	.-1136   	; 0xf7c <SetServoPosition>
                lockerState = UNLOCK;
    13ec:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__data_start>
                lcd_gotoxy(7, 1);
    13f0:	61 e0       	ldi	r22, 0x01	; 1
    13f2:	87 e0       	ldi	r24, 0x07	; 7
    13f4:	4a da       	rcall	.-2924   	; 0x88a <lcd_gotoxy>
                lcd_puts("OPE");
    13f6:	85 e0       	ldi	r24, 0x05	; 5
    13f8:	92 e0       	ldi	r25, 0x02	; 2
    13fa:	85 da       	rcall	.-2806   	; 0x906 <lcd_puts>
    13fc:	0b c0       	rjmp	.+22     	; 0x1414 <HandleRFID+0x7a>
                //fprintf(USART,"show case door unlocked!");
            }
            else
            {
                SetServoPosition(LOCK);
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	bd dd       	rcall	.-1158   	; 0xf7c <SetServoPosition>
                lockerState = LOCK;
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
                lcd_gotoxy(7, 1);
    1408:	61 e0       	ldi	r22, 0x01	; 1
    140a:	87 e0       	ldi	r24, 0x07	; 7
    140c:	3e da       	rcall	.-2948   	; 0x88a <lcd_gotoxy>
                lcd_puts("LOC");
    140e:	89 e0       	ldi	r24, 0x09	; 9
    1410:	92 e0       	ldi	r25, 0x02	; 2
    1412:	79 da       	rcall	.-2830   	; 0x906 <lcd_puts>
                //fprintf(USART,"show case door locked!");
            }
            tricolorled_onoff(LED_BLUE, LED_OFF);
    1414:	60 e0       	ldi	r22, 0x00	; 0
    1416:	82 e0       	ldi	r24, 0x02	; 2
    1418:	c1 dd       	rcall	.-1150   	; 0xf9c <tricolorled_onoff>
        }
        rfidFlag = 0;
    141a:	10 92 4a 02 	sts	0x024A, r1	; 0x80024a <rfidFlag>
        return 1;
    141e:	05 c0       	rjmp	.+10     	; 0x142a <HandleRFID+0x90>
    }
    return 0;
    1420:	c0 e0       	ldi	r28, 0x00	; 0
    1422:	03 c0       	rjmp	.+6      	; 0x142a <HandleRFID+0x90>
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
            {   
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
                {
                    return 0;
    1424:	c0 e0       	ldi	r28, 0x00	; 0
    1426:	01 c0       	rjmp	.+2      	; 0x142a <HandleRFID+0x90>
    1428:	c0 e0       	ldi	r28, 0x00	; 0
        rfidFlag = 0;
        return 1;
    }
    return 0;

}
    142a:	8c 2f       	mov	r24, r28
    142c:	cf 91       	pop	r28
    142e:	08 95       	ret

00001430 <HandleIR>:

void HandleIR()
{
    1430:	cf 93       	push	r28
    1432:	df 93       	push	r29
    1434:	00 d0       	rcall	.+0      	; 0x1436 <HandleIR+0x6>
    1436:	cd b7       	in	r28, 0x3d	; 61
    1438:	de b7       	in	r29, 0x3e	; 62
    uint32_t current_command = 0;
    static unsigned char SwitchesValue;
    char buf[3];
    if(1 == irFlag)
    143a:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <irFlag>
    143e:	81 30       	cpi	r24, 0x01	; 1
    1440:	09 f0       	breq	.+2      	; 0x1444 <HandleIR+0x14>
    1442:	27 c1       	rjmp	.+590    	; 0x1692 <HandleIR+0x262>
		check_falling_edge();
	}
}

uint32_t inline get_current_command() {
	if(1==newCommandFlag){
    1444:	80 91 4b 02 	lds	r24, 0x024B	; 0x80024b <newCommandFlag>
    1448:	81 30       	cpi	r24, 0x01	; 1
    144a:	09 f0       	breq	.+2      	; 0x144e <HandleIR+0x1e>
    144c:	20 c1       	rjmp	.+576    	; 0x168e <HandleIR+0x25e>
		newCommandFlag=0;
    144e:	10 92 4b 02 	sts	0x024B, r1	; 0x80024b <newCommandFlag>
		return current_command;
    1452:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <current_command>
    1456:	90 91 57 02 	lds	r25, 0x0257	; 0x800257 <current_command+0x1>
    145a:	a0 91 58 02 	lds	r26, 0x0258	; 0x800258 <current_command+0x2>
    145e:	b0 91 59 02 	lds	r27, 0x0259	; 0x800259 <current_command+0x3>
    {
        current_command = get_current_command();
        if (current_command != 0)
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	a1 05       	cpc	r26, r1
    1466:	b1 05       	cpc	r27, r1
    1468:	09 f4       	brne	.+2      	; 0x146c <HandleIR+0x3c>
    146a:	11 c1       	rjmp	.+546    	; 0x168e <HandleIR+0x25e>
        {
            //fprintf(USART,"current_command:%x\n",current_command);
            switch (current_command)
    146c:	8d 3a       	cpi	r24, 0xAD	; 173
    146e:	22 e5       	ldi	r18, 0x52	; 82
    1470:	92 07       	cpc	r25, r18
    1472:	2f ef       	ldi	r18, 0xFF	; 255
    1474:	a2 07       	cpc	r26, r18
    1476:	b1 05       	cpc	r27, r1
    1478:	09 f4       	brne	.+2      	; 0x147c <HandleIR+0x4c>
    147a:	b8 c0       	rjmp	.+368    	; 0x15ec <HandleIR+0x1bc>
    147c:	78 f5       	brcc	.+94     	; 0x14dc <HandleIR+0xac>
    147e:	8f 3c       	cpi	r24, 0xCF	; 207
    1480:	20 e3       	ldi	r18, 0x30	; 48
    1482:	92 07       	cpc	r25, r18
    1484:	2f ef       	ldi	r18, 0xFF	; 255
    1486:	a2 07       	cpc	r26, r18
    1488:	b1 05       	cpc	r27, r1
    148a:	09 f4       	brne	.+2      	; 0x148e <HandleIR+0x5e>
    148c:	8f c0       	rjmp	.+286    	; 0x15ac <HandleIR+0x17c>
    148e:	78 f4       	brcc	.+30     	; 0x14ae <HandleIR+0x7e>
    1490:	8f 3e       	cpi	r24, 0xEF	; 239
    1492:	20 e1       	ldi	r18, 0x10	; 16
    1494:	92 07       	cpc	r25, r18
    1496:	2f ef       	ldi	r18, 0xFF	; 255
    1498:	a2 07       	cpc	r26, r18
    149a:	b1 05       	cpc	r27, r1
    149c:	09 f4       	brne	.+2      	; 0x14a0 <HandleIR+0x70>
    149e:	92 c0       	rjmp	.+292    	; 0x15c4 <HandleIR+0x194>
    14a0:	87 3e       	cpi	r24, 0xE7	; 231
    14a2:	98 41       	sbci	r25, 0x18	; 24
    14a4:	af 4f       	sbci	r26, 0xFF	; 255
    14a6:	b1 05       	cpc	r27, r1
    14a8:	09 f4       	brne	.+2      	; 0x14ac <HandleIR+0x7c>
    14aa:	84 c0       	rjmp	.+264    	; 0x15b4 <HandleIR+0x184>
    14ac:	a6 c0       	rjmp	.+332    	; 0x15fa <HandleIR+0x1ca>
    14ae:	8d 3b       	cpi	r24, 0xBD	; 189
    14b0:	22 e4       	ldi	r18, 0x42	; 66
    14b2:	92 07       	cpc	r25, r18
    14b4:	2f ef       	ldi	r18, 0xFF	; 255
    14b6:	a2 07       	cpc	r26, r18
    14b8:	b1 05       	cpc	r27, r1
    14ba:	09 f4       	brne	.+2      	; 0x14be <HandleIR+0x8e>
    14bc:	8f c0       	rjmp	.+286    	; 0x15dc <HandleIR+0x1ac>
    14be:	85 3b       	cpi	r24, 0xB5	; 181
    14c0:	2a e4       	ldi	r18, 0x4A	; 74
    14c2:	92 07       	cpc	r25, r18
    14c4:	2f ef       	ldi	r18, 0xFF	; 255
    14c6:	a2 07       	cpc	r26, r18
    14c8:	b1 05       	cpc	r27, r1
    14ca:	09 f4       	brne	.+2      	; 0x14ce <HandleIR+0x9e>
    14cc:	8b c0       	rjmp	.+278    	; 0x15e4 <HandleIR+0x1b4>
    14ce:	87 3c       	cpi	r24, 0xC7	; 199
    14d0:	98 43       	sbci	r25, 0x38	; 56
    14d2:	af 4f       	sbci	r26, 0xFF	; 255
    14d4:	b1 05       	cpc	r27, r1
    14d6:	09 f0       	breq	.+2      	; 0x14da <HandleIR+0xaa>
    14d8:	90 c0       	rjmp	.+288    	; 0x15fa <HandleIR+0x1ca>
    14da:	78 c0       	rjmp	.+240    	; 0x15cc <HandleIR+0x19c>
    14dc:	87 36       	cpi	r24, 0x67	; 103
    14de:	28 e9       	ldi	r18, 0x98	; 152
    14e0:	92 07       	cpc	r25, r18
    14e2:	2f ef       	ldi	r18, 0xFF	; 255
    14e4:	a2 07       	cpc	r26, r18
    14e6:	b1 05       	cpc	r27, r1
    14e8:	09 f4       	brne	.+2      	; 0x14ec <HandleIR+0xbc>
    14ea:	84 c0       	rjmp	.+264    	; 0x15f4 <HandleIR+0x1c4>
    14ec:	b8 f4       	brcc	.+46     	; 0x151c <HandleIR+0xec>
    14ee:	87 39       	cpi	r24, 0x97	; 151
    14f0:	28 e6       	ldi	r18, 0x68	; 104
    14f2:	92 07       	cpc	r25, r18
    14f4:	2f ef       	ldi	r18, 0xFF	; 255
    14f6:	a2 07       	cpc	r26, r18
    14f8:	b1 05       	cpc	r27, r1
    14fa:	09 f4       	brne	.+2      	; 0x14fe <HandleIR+0xce>
    14fc:	54 c0       	rjmp	.+168    	; 0x15a6 <HandleIR+0x176>
    14fe:	85 38       	cpi	r24, 0x85	; 133
    1500:	2a e7       	ldi	r18, 0x7A	; 122
    1502:	92 07       	cpc	r25, r18
    1504:	2f ef       	ldi	r18, 0xFF	; 255
    1506:	a2 07       	cpc	r26, r18
    1508:	b1 05       	cpc	r27, r1
    150a:	09 f4       	brne	.+2      	; 0x150e <HandleIR+0xde>
    150c:	57 c0       	rjmp	.+174    	; 0x15bc <HandleIR+0x18c>
    150e:	85 3a       	cpi	r24, 0xA5	; 165
    1510:	9a 45       	sbci	r25, 0x5A	; 90
    1512:	af 4f       	sbci	r26, 0xFF	; 255
    1514:	b1 05       	cpc	r27, r1
    1516:	09 f0       	breq	.+2      	; 0x151a <HandleIR+0xea>
    1518:	70 c0       	rjmp	.+224    	; 0x15fa <HandleIR+0x1ca>
    151a:	5c c0       	rjmp	.+184    	; 0x15d4 <HandleIR+0x1a4>
    151c:	8d 33       	cpi	r24, 0x3D	; 61
    151e:	22 ec       	ldi	r18, 0xC2	; 194
    1520:	92 07       	cpc	r25, r18
    1522:	2f ef       	ldi	r18, 0xFF	; 255
    1524:	a2 07       	cpc	r26, r18
    1526:	b1 05       	cpc	r27, r1
    1528:	31 f1       	breq	.+76     	; 0x1576 <HandleIR+0x146>
    152a:	8f 31       	cpi	r24, 0x1F	; 31
    152c:	20 ee       	ldi	r18, 0xE0	; 224
    152e:	92 07       	cpc	r25, r18
    1530:	2f ef       	ldi	r18, 0xFF	; 255
    1532:	a2 07       	cpc	r26, r18
    1534:	b1 05       	cpc	r27, r1
    1536:	39 f0       	breq	.+14     	; 0x1546 <HandleIR+0x116>
    1538:	87 35       	cpi	r24, 0x57	; 87
    153a:	98 4a       	sbci	r25, 0xA8	; 168
    153c:	af 4f       	sbci	r26, 0xFF	; 255
    153e:	b1 05       	cpc	r27, r1
    1540:	09 f0       	breq	.+2      	; 0x1544 <HandleIR+0x114>
    1542:	5b c0       	rjmp	.+182    	; 0x15fa <HandleIR+0x1ca>
    1544:	0d c0       	rjmp	.+26     	; 0x1560 <HandleIR+0x130>
            {
            case COMMAND_VOL_MINUS:
                if( SwitchesValue == 0)
    1546:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2271>
    154a:	81 11       	cpse	r24, r1
    154c:	03 c0       	rjmp	.+6      	; 0x1554 <HandleIR+0x124>
                {
                    SwitchesValue = 11;
    154e:	8b e0       	ldi	r24, 0x0B	; 11
    1550:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                }
                SwitchesValue--;
    1554:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2271>
    1558:	81 50       	subi	r24, 0x01	; 1
    155a:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    155e:	4d c0       	rjmp	.+154    	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_VOL_PLUS:
                SwitchesValue++;
    1560:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2271>
    1564:	8f 5f       	subi	r24, 0xFF	; 255
                if(SwitchesValue >= 11)
    1566:	8b 30       	cpi	r24, 0x0B	; 11
    1568:	18 f4       	brcc	.+6      	; 0x1570 <HandleIR+0x140>
                    SwitchesValue = 11;
                }
                SwitchesValue--;
                break;
            case COMMAND_VOL_PLUS:
                SwitchesValue++;
    156a:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
    156e:	45 c0       	rjmp	.+138    	; 0x15fa <HandleIR+0x1ca>
                if(SwitchesValue >= 11)
                {
                    SwitchesValue = 0;
    1570:	10 92 45 02 	sts	0x0245, r1	; 0x800245 <SwitchesValue.2271>
    1574:	42 c0       	rjmp	.+132    	; 0x15fa <HandleIR+0x1ca>
                };
                break;
            case COMMAND_PLAY_PAUSE:
                securityEnableFlag ^= (securityEnableFlag | 0x01); //toggle securityEnableFlag flag between 0 and 1
    1576:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
    157a:	90 91 68 02 	lds	r25, 0x0268	; 0x800268 <securityEnableFlag>
    157e:	81 60       	ori	r24, 0x01	; 1
    1580:	89 27       	eor	r24, r25
    1582:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <securityEnableFlag>
                lcd_gotoxy(13, 1);
    1586:	61 e0       	ldi	r22, 0x01	; 1
    1588:	8d e0       	ldi	r24, 0x0D	; 13
    158a:	7f d9       	rcall	.-3330   	; 0x88a <lcd_gotoxy>
                if(0 == securityEnableFlag)
    158c:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
    1590:	81 11       	cpse	r24, r1
    1592:	05 c0       	rjmp	.+10     	; 0x159e <HandleIR+0x16e>
                {
                    alarm_OFF();
    1594:	89 dc       	rcall	.-1774   	; 0xea8 <alarm_OFF>
                    lcd_puts("DIS");
    1596:	8d e0       	ldi	r24, 0x0D	; 13
    1598:	92 e0       	ldi	r25, 0x02	; 2
    159a:	b5 d9       	rcall	.-3222   	; 0x906 <lcd_puts>
    159c:	2e c0       	rjmp	.+92     	; 0x15fa <HandleIR+0x1ca>
                }
                else
                {
                    lcd_puts("EN ");
    159e:	80 e3       	ldi	r24, 0x30	; 48
    15a0:	92 e0       	ldi	r25, 0x02	; 2
    15a2:	b1 d9       	rcall	.-3230   	; 0x906 <lcd_puts>
    15a4:	2a c0       	rjmp	.+84     	; 0x15fa <HandleIR+0x1ca>
                }
                break;
            case COMMAND_0:
                SwitchesValue = 0;
    15a6:	10 92 45 02 	sts	0x0245, r1	; 0x800245 <SwitchesValue.2271>
                break;
    15aa:	27 c0       	rjmp	.+78     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_1:
                SwitchesValue = 1;
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15b2:	23 c0       	rjmp	.+70     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_2:
                SwitchesValue = 2;
    15b4:	82 e0       	ldi	r24, 0x02	; 2
    15b6:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15ba:	1f c0       	rjmp	.+62     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_3:
                SwitchesValue = 3;
    15bc:	83 e0       	ldi	r24, 0x03	; 3
    15be:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15c2:	1b c0       	rjmp	.+54     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_4:
                SwitchesValue = 4;
    15c4:	84 e0       	ldi	r24, 0x04	; 4
    15c6:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15ca:	17 c0       	rjmp	.+46     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_5:
                SwitchesValue = 5;
    15cc:	85 e0       	ldi	r24, 0x05	; 5
    15ce:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15d2:	13 c0       	rjmp	.+38     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_6:
                SwitchesValue = 6;
    15d4:	86 e0       	ldi	r24, 0x06	; 6
    15d6:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15da:	0f c0       	rjmp	.+30     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_7:
                SwitchesValue = 7;
    15dc:	87 e0       	ldi	r24, 0x07	; 7
    15de:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15e2:	0b c0       	rjmp	.+22     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_8:
                SwitchesValue = 8;
    15e4:	88 e0       	ldi	r24, 0x08	; 8
    15e6:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15ea:	07 c0       	rjmp	.+14     	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_9:
                SwitchesValue = 9;
    15ec:	89 e0       	ldi	r24, 0x09	; 9
    15ee:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
    15f2:	03 c0       	rjmp	.+6      	; 0x15fa <HandleIR+0x1ca>
            case COMMAND_100_PLUS:
                SwitchesValue = 10;
    15f4:	8a e0       	ldi	r24, 0x0A	; 10
    15f6:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2271>
                break;
            default:
                break;
            }
            //change light value on lcd display
            lcd_gotoxy(2, 1);
    15fa:	61 e0       	ldi	r22, 0x01	; 1
    15fc:	82 e0       	ldi	r24, 0x02	; 2
    15fe:	45 d9       	rcall	.-3446   	; 0x88a <lcd_gotoxy>
            lcd_puts("  ");
    1600:	81 e1       	ldi	r24, 0x11	; 17
    1602:	92 e0       	ldi	r25, 0x02	; 2
    1604:	80 d9       	rcall	.-3328   	; 0x906 <lcd_puts>
            lcd_gotoxy(2, 1);
    1606:	61 e0       	ldi	r22, 0x01	; 1
    1608:	82 e0       	ldi	r24, 0x02	; 2
    160a:	3f d9       	rcall	.-3458   	; 0x88a <lcd_gotoxy>
            itoa(SwitchesValue, buf, 10);
    160c:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2271>
    1610:	4a e0       	ldi	r20, 0x0A	; 10
    1612:	be 01       	movw	r22, r28
    1614:	6f 5f       	subi	r22, 0xFF	; 255
    1616:	7f 4f       	sbci	r23, 0xFF	; 255
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	71 d0       	rcall	.+226    	; 0x16fe <__itoa_ncheck>
            lcd_puts(buf);
    161c:	ce 01       	movw	r24, r28
    161e:	01 96       	adiw	r24, 0x01	; 1
    1620:	72 d9       	rcall	.-3356   	; 0x906 <lcd_puts>
            switch(SwitchesValue)
    1622:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2271>
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	8b 30       	cpi	r24, 0x0B	; 11
    162a:	91 05       	cpc	r25, r1
    162c:	80 f5       	brcc	.+96     	; 0x168e <HandleIR+0x25e>
    162e:	fc 01       	movw	r30, r24
    1630:	88 27       	eor	r24, r24
    1632:	ee 58       	subi	r30, 0x8E	; 142
    1634:	ff 4f       	sbci	r31, 0xFF	; 255
    1636:	8f 4f       	sbci	r24, 0xFF	; 255
    1638:	5a c0       	rjmp	.+180    	; 0x16ee <__tablejump2__>
            {
            case 0:
                OCR4AL =  0;			// led light off
    163a:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    163e:	27 c0       	rjmp	.+78     	; 0x168e <HandleIR+0x25e>
            case 1:
                OCR4AL = 26;			// 10% duty cycle
    1640:	8a e1       	ldi	r24, 0x1A	; 26
    1642:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1646:	23 c0       	rjmp	.+70     	; 0x168e <HandleIR+0x25e>
            case 2:
                OCR4AL = 51;			// 20% duty cycle
    1648:	83 e3       	ldi	r24, 0x33	; 51
    164a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    164e:	1f c0       	rjmp	.+62     	; 0x168e <HandleIR+0x25e>
            case 3:
                OCR4AL = 77;		// 30% duty cycle
    1650:	8d e4       	ldi	r24, 0x4D	; 77
    1652:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1656:	1b c0       	rjmp	.+54     	; 0x168e <HandleIR+0x25e>
            case 4:
                OCR4AL = 102;		// 40% duty cycle
    1658:	86 e6       	ldi	r24, 0x66	; 102
    165a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    165e:	17 c0       	rjmp	.+46     	; 0x168e <HandleIR+0x25e>
            case 5:
                OCR4AL = 128;		// 50% duty cycle
    1660:	80 e8       	ldi	r24, 0x80	; 128
    1662:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1666:	13 c0       	rjmp	.+38     	; 0x168e <HandleIR+0x25e>
            case 6:
                OCR4AL = 153;		// 60% duty cycle
    1668:	89 e9       	ldi	r24, 0x99	; 153
    166a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    166e:	0f c0       	rjmp	.+30     	; 0x168e <HandleIR+0x25e>
            case 7:
                OCR4AL = 179;		// 70% duty cycle
    1670:	83 eb       	ldi	r24, 0xB3	; 179
    1672:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1676:	0b c0       	rjmp	.+22     	; 0x168e <HandleIR+0x25e>
            case 8:
                OCR4AL = 204;		// 80% duty cycle (LEDS appear near-full brightness)
    1678:	8c ec       	ldi	r24, 0xCC	; 204
    167a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    167e:	07 c0       	rjmp	.+14     	; 0x168e <HandleIR+0x25e>
            case 9:
                OCR4AL = 230;		 // 90% duty cycle (LEDS appear near-full brightness)
    1680:	86 ee       	ldi	r24, 0xE6	; 230
    1682:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1686:	03 c0       	rjmp	.+6      	; 0x168e <HandleIR+0x25e>
            case 10:
                OCR4AL = 255;		 // 100% duty cycle (LEDS appear near-full brightness)
    1688:	8f ef       	ldi	r24, 0xFF	; 255
    168a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
            }
        }
        irFlag = 0;
    168e:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <irFlag>
    }
}
    1692:	0f 90       	pop	r0
    1694:	0f 90       	pop	r0
    1696:	0f 90       	pop	r0
    1698:	df 91       	pop	r29
    169a:	cf 91       	pop	r28
    169c:	08 95       	ret

0000169e <lcdFormate>:

void lcdFormate()//formate lcd display
{
    lcd_gotoxy(0, 0);
    169e:	60 e0       	ldi	r22, 0x00	; 0
    16a0:	80 e0       	ldi	r24, 0x00	; 0
    16a2:	f3 d8       	rcall	.-3610   	; 0x88a <lcd_gotoxy>
    lcd_puts(" T:88 C  H:88%");
    16a4:	84 e1       	ldi	r24, 0x14	; 20
    16a6:	92 e0       	ldi	r25, 0x02	; 2
    16a8:	2e d9       	rcall	.-3492   	; 0x906 <lcd_puts>
    lcd_gotoxy(5, 0);
    16aa:	60 e0       	ldi	r22, 0x00	; 0
    16ac:	85 e0       	ldi	r24, 0x05	; 5
    16ae:	ed d8       	rcall	.-3622   	; 0x88a <lcd_gotoxy>
    lcd_putc(0xdf);
    16b0:	8f ed       	ldi	r24, 0xDF	; 223
    16b2:	0b d9       	rcall	.-3562   	; 0x8ca <lcd_putc>
    lcd_gotoxy(0, 1);
    16b4:	61 e0       	ldi	r22, 0x01	; 1
    16b6:	80 e0       	ldi	r24, 0x00	; 0
    16b8:	e8 d8       	rcall	.-3632   	; 0x88a <lcd_gotoxy>
    lcd_puts("L:0  D:LOC A:EN ");
    16ba:	83 e2       	ldi	r24, 0x23	; 35
    16bc:	92 e0       	ldi	r25, 0x02	; 2
    16be:	23 c9       	rjmp	.-3514   	; 0x906 <lcd_puts>
    16c0:	08 95       	ret

000016c2 <main>:



int main(void)
{
    USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK();//for program debug, show debug information on serial monitor
    16c2:	aa dd       	rcall	.-1196   	; 0x1218 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>

    lcd_init(LCD_DISP_ON);//initialize lcd,display on, cursor off
    16c4:	8c e0       	ldi	r24, 0x0C	; 12
    16c6:	2e d9       	rcall	.-3492   	; 0x924 <lcd_init>
    lcd_led(LCD_Backlight_ON); //light lcd backlight
    16c8:	80 e0       	ldi	r24, 0x00	; 0
    16ca:	ea d8       	rcall	.-3628   	; 0x8a0 <lcd_led>
    lcd_home();//lcd cursor go home
    16cc:	fb d8       	rcall	.-3594   	; 0x8c4 <lcd_home>
    ---0 1 2 3 4 5 6 7 8 9 A B C D E F---
    0--  T 8 8  C     H : 8 8 %    --0
    1--L : 1 0   D : L O C   A : E N  --1
    ---0 1 2 3 4 5 6 7 8 9 A B C D E F---
    */
    lcdFormate();// formate lcd display according to the upside framework
    16ce:	e7 df       	rcall	.-50     	; 0x169e <lcdFormate>

    triColorLed_init();//three color led initialize
    16d0:	9b dc       	rcall	.-1738   	; 0x1008 <triColorLed_init>

    tiemr5_10ms_tick_configure();// tick timer configure, create interrupt very 10ms, used to fresh flag
    16d2:	bb dd       	rcall	.-1162   	; 0x124a <tiemr5_10ms_tick_configure>

    spi_init();//initialize SPI port for mfrc522, AVR as master
    16d4:	cf db       	rcall	.-2146   	; 0xe74 <spi_init>
    mfrc522_init();//initialize RFID
    16d6:	10 da       	rcall	.-3040   	; 0xaf8 <mfrc522_init>

    Servo_Timer3_FastPWM();//initialize timer3 to fastPWM mode, create 18ms period PWM signal for servo
    16d8:	31 dc       	rcall	.-1950   	; 0xf3c <Servo_Timer3_FastPWM>
    SetServoPosition(LOCK);//set servo to lock position originally
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	4f dc       	rcall	.-1890   	; 0xf7c <SetServoPosition>

    securityInit();//security button initialization,release this button will cause Alarm active
    16de:	eb db       	rcall	.-2090   	; 0xeb6 <securityInit>

    ir_init();//initialize IR remote controller
    16e0:	0e 94 ac 00 	call	0x158	; 0x158 <ir_init>

    LEDLIGHT_Timer4_PWM_ChannelA_Init();//initialize pwm single for led light dimmer
    16e4:	db d9       	rcall	.-3146   	; 0xa9c <LEDLIGHT_Timer4_PWM_ChannelA_Init>

    //USART0_TX_String("initialization finish!!!\n");
    while(1)
    {
        HandleTempHum();//every 10s, check DHT11 and display
    16e6:	21 de       	rcall	.-958    	; 0x132a <HandleTempHum>
        HandleRFID();   //every 1s, check RFID input, unlock/lock locker
    16e8:	58 de       	rcall	.-848    	; 0x139a <HandleRFID>
        HandleIR();     //every 300 ms, check IR remoter command, new command input will be Handleed to change led light
    16ea:	a2 de       	rcall	.-700    	; 0x1430 <HandleIR>

    }
    16ec:	fc cf       	rjmp	.-8      	; 0x16e6 <main+0x24>

000016ee <__tablejump2__>:
    16ee:	ee 0f       	add	r30, r30
    16f0:	ff 1f       	adc	r31, r31
    16f2:	88 1f       	adc	r24, r24
    16f4:	8b bf       	out	0x3b, r24	; 59
    16f6:	07 90       	elpm	r0, Z+
    16f8:	f6 91       	elpm	r31, Z
    16fa:	e0 2d       	mov	r30, r0
    16fc:	19 94       	eijmp

000016fe <__itoa_ncheck>:
    16fe:	bb 27       	eor	r27, r27
    1700:	4a 30       	cpi	r20, 0x0A	; 10
    1702:	31 f4       	brne	.+12     	; 0x1710 <__itoa_ncheck+0x12>
    1704:	99 23       	and	r25, r25
    1706:	22 f4       	brpl	.+8      	; 0x1710 <__itoa_ncheck+0x12>
    1708:	bd e2       	ldi	r27, 0x2D	; 45
    170a:	90 95       	com	r25
    170c:	81 95       	neg	r24
    170e:	9f 4f       	sbci	r25, 0xFF	; 255
    1710:	01 c0       	rjmp	.+2      	; 0x1714 <__utoa_common>

00001712 <__utoa_ncheck>:
    1712:	bb 27       	eor	r27, r27

00001714 <__utoa_common>:
    1714:	fb 01       	movw	r30, r22
    1716:	55 27       	eor	r21, r21
    1718:	aa 27       	eor	r26, r26
    171a:	88 0f       	add	r24, r24
    171c:	99 1f       	adc	r25, r25
    171e:	aa 1f       	adc	r26, r26
    1720:	a4 17       	cp	r26, r20
    1722:	10 f0       	brcs	.+4      	; 0x1728 <__utoa_common+0x14>
    1724:	a4 1b       	sub	r26, r20
    1726:	83 95       	inc	r24
    1728:	50 51       	subi	r21, 0x10	; 16
    172a:	b9 f7       	brne	.-18     	; 0x171a <__utoa_common+0x6>
    172c:	a0 5d       	subi	r26, 0xD0	; 208
    172e:	aa 33       	cpi	r26, 0x3A	; 58
    1730:	08 f0       	brcs	.+2      	; 0x1734 <__utoa_common+0x20>
    1732:	a9 5d       	subi	r26, 0xD9	; 217
    1734:	a1 93       	st	Z+, r26
    1736:	00 97       	sbiw	r24, 0x00	; 0
    1738:	79 f7       	brne	.-34     	; 0x1718 <__utoa_common+0x4>
    173a:	b1 11       	cpse	r27, r1
    173c:	b1 93       	st	Z+, r27
    173e:	11 92       	st	Z+, r1
    1740:	cb 01       	movw	r24, r22
    1742:	00 c0       	rjmp	.+0      	; 0x1744 <strrev>

00001744 <strrev>:
    1744:	dc 01       	movw	r26, r24
    1746:	fc 01       	movw	r30, r24
    1748:	67 2f       	mov	r22, r23
    174a:	71 91       	ld	r23, Z+
    174c:	77 23       	and	r23, r23
    174e:	e1 f7       	brne	.-8      	; 0x1748 <strrev+0x4>
    1750:	32 97       	sbiw	r30, 0x02	; 2
    1752:	04 c0       	rjmp	.+8      	; 0x175c <strrev+0x18>
    1754:	7c 91       	ld	r23, X
    1756:	6d 93       	st	X+, r22
    1758:	70 83       	st	Z, r23
    175a:	62 91       	ld	r22, -Z
    175c:	ae 17       	cp	r26, r30
    175e:	bf 07       	cpc	r27, r31
    1760:	c8 f3       	brcs	.-14     	; 0x1754 <strrev+0x10>
    1762:	08 95       	ret

00001764 <_exit>:
    1764:	f8 94       	cli

00001766 <__stop_program>:
    1766:	ff cf       	rjmp	.-2      	; 0x1766 <__stop_program>
