<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_70_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12" VARIABLE="icmp_ln12" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_12_2" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_76_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12" VARIABLE="add_ln12" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_12_2" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_142_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="icmp_ln18" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_148_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="add_ln18_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_160_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="add_ln18" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_166_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20" VARIABLE="icmp_ln20" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_172_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="select_ln18" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_1_fu_180_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="select_ln18_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln21_fu_212_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21" VARIABLE="add_ln21" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_218_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="empty_11" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_2_fu_224_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" VARIABLE="select_ln18_2" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln21_1_fu_256_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21" VARIABLE="add_ln21_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln21_2_fu_266_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21" VARIABLE="add_ln21_2" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln21_3_fu_272_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21" VARIABLE="add_ln21_3" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_278_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20" VARIABLE="add_ln20" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_140_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" VARIABLE="icmp_ln27" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_146_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" VARIABLE="add_ln27_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_158_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" VARIABLE="add_ln27" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_164_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29" VARIABLE="icmp_ln29" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_170_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" VARIABLE="select_ln27" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_178_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" VARIABLE="select_ln27_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_210_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" VARIABLE="add_ln30_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_220_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" VARIABLE="add_ln30_2" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_226_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" VARIABLE="add_ln30" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_236_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" VARIABLE="add_ln30_3" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_242_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29" VARIABLE="add_ln29" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_177_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" VARIABLE="icmp_ln36" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_183_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" VARIABLE="add_ln36" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_195_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38" VARIABLE="icmp_ln38" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_201_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" VARIABLE="select_ln36" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next4216_fu_209_p2" SOURCE="" VARIABLE="indvars_iv_next4216" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_215_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" VARIABLE="select_ln36_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_247_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39_1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next42_mid1_fu_253_p2" SOURCE="" VARIABLE="indvars_iv_next42_mid1" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_259_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" VARIABLE="select_ln36_2" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln39_2_fu_291_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39_2" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_301_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39_3" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln39_4_fu_307_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39_4" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_313_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_323_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="add_ln39_5" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="sub5" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" VARIABLE="sub6" MODULE="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_116_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10" VARIABLE="icmp_ln10" MODULE="fdtd_2d" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_122_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10" VARIABLE="add_ln10" MODULE="fdtd_2d" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
