Bug ID,Type of Bug,IDE,File Name,Language,Error Message,Human Error message
1,Syntax error,Vivado,top1.vhd,VHDL,ERROR: [Synth 8-2715] syntax error near elsif [D:/chip chat/new_structure/bug_1/rtl/top1.vhd:47],
2,Type error,Vivado,top2.vhd,VHDL,"ERROR: [Synth 8-944] 0 definitions of operator ""+"" match here [D:/chip chat/new_structure/bug_2/rtl/top2.vhd:16]",
3,Compilation error,Vivado,top3.vhd,VHDL,ERROR: [Synth 8-1789] cannot update 'in' object input1 [D:/chip chat/new_structure/bug_3/rtl/top3.vhd:42],
4,Width mismatch,Vivado,top4.vhd,VHDL,"ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 3 bits [D:/chip chat/new_structure/bug_4/rtl/top4.vhd:41]",
5,Type conversion,Vivado,top5.vhd,VHDL,ERROR: [Synth 8-1753] cannot index the result of a type conversion [D:/chip chat/new_structure/bug_5/rtl/top5.vhd:55],
6,Signal and variable,Vivado,top6.vhd,VHDL,ERROR: [Synth 8-2858] variable outside of subprogram or process must be 'shared' [D:/chip chat/new_structure/bug_6/rtl/top6.vhd:42],
7,Concurrent and sequential error,Vivado,top7.vhd,VHDL,ERROR: [Synth 8-2578] process cannot have both a wait statement and a sensitivity list [D:/chip chat/new_structure/bug_7/rtl/top7.vhd:48],
8,Semantic error,Vivado,top8.vhd,VHDL,ERROR: [Synth 8-1031] signal2 is not declared [D:/chip chat/new_structure/bug_8/rtl/top8.vhd:46],
9,Signal Readability Error,Vivado,top9.vhd,VHDL,ERROR: [Synth 8-1779] cannot read from 'out' object b ; use 'buffer' or 'inout' [D:/chip chat/new_structure/bug_9/rtl/top9.vhd:15],
10,Top Level Undifined,Vivado,top10.vhd,VHDL,No Error Message,
11,Case Error,Vivado,top11.vhd,VHDL,ERROR: [Synth 8-426] missing choice(s) 32'b00000000000000000000000000000011 in case statement [D:/chip chat/new_structure/bug_11/rtl/top11.vhd:47],
12,Singal Bit Error,Vivado,top12.vhd,VHDL,ERROR: [Synth 8-2772] type std_logic does not match with a string literal [D:/chip chat/new_structure/bug_12/rtl/top12.vhd:41],
13,Syntax error,Vivado,top13.v,Verilog,ERROR: [Synth 8-2715] syntax error near endmodule [D:/chip chat/new_structure/bug_13/rtl/top13.v:31],
14,Semantic Error,Vivado,top14.v,Verilog,ERROR: [Synth 8-1031] data is not declared [D:/chip chat/new_structure/bug_14/rtl/top14.v:29],
15,Wire and Reg error,Vivado,top15.v,Verilog,ERROR: [Synth 8-2576] procedural assignment to a non-register data is not permitted [D:/chip chat/new_structure/bug_15/rtl/top15.v:33],
16,Blocking and non-blocking,Vivado,top16.v,Verilog,ERROR: [Synth 8-6842] Cannot extract Asynchronous Set/Reset for register 'out1_reg' in module 'top16' [D:/chip chat/new_structure/bug_16/rtl/top16.v:37],
17,Multiple Driver Error,Vivado,top17.v,Verilog,No Error Message,
18,Port Error,Vivado,top18.v,Verilog,ERROR: [Synth 8-448] named port connection 'b' does not exist for instance 'child_inst' of module 'ChildModule' [D:/chip chat/new_structure/bug_18/rtl/top18.v:39],
19,BinaryError,Vivado,top19.v,Verilog,ERROR: [Synth 8-2108] illegal character in binary number [D:/chip chat/new_structure/bug_19/rtl/top19.v:34],
20,infinite combinational loop,Vivado,top20.v,Verilog,ERROR: [Synth 8-403] loop limit (65536) exceeded [D:/chip chat/new_structure/bug_20/rtl/top20.v:31],
21,double-edge error,Vivado,top21.v,Verilog,ERROR: [Synth 8-7213] Expression condition using operand 'reset' does not match with the corresponding edges used in event control [D:/chip chat/new_structure/bug_21/rtl/top21.v:30],
