<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Arria® 10 FPGA Developer Center</title>   
    
    <link rel="stylesheet" href="/css/dk_arria_10_FPGA_developer_center.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /********** Agilex™ FPG *********/
        .mv_intel_data_bg_color{
            padding: 40px 0px;
            background-color: #ebebeb;
        }
        .mv_intel_data_content{
            color: #fff;
        }
        .mv_intel_data_content h1{
            font-weight: 300;
            margin-bottom: 16px;
        }
        .mv_intel_data_content a{
            color: #fff;
            border-bottom: 1px dashed #fff;
        }
        .mv_intel_data_content a:hover{
            color: #fff;
            border-bottom: 1px solid #fff;
        }
        .mv_intel_data_image img{
            width: 100%;
            margin-bottom: 10px;
        }
        .mv_intel_data_respomsive_image img{
            display: none;
        }
        .mv_key_bg_color{
            background-color: #EBEBEB;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features.active{
            background-color: #fff !important;
            color: #003c71 !important;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features{
            font-weight: 400;
            padding: 10px 40px;
            color: #003c71 !important;
            border-radius: 0rem !important;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features:hover{
            background-color: #FFF !important;
        }
        /*********************************/

        /****** Device Information ******/
        .mv_deploy_nav_tab{
            background-color: #fff;
        }
        .mv_deploy_nav_pills{
            border-bottom: 1px solid #E6E6E6;
            flex-wrap: nowrap !important;
            overflow-x: auto !important;
            width: 100% !important;
        }
        .mv_deploy_nav_link {
            color: #0068b5 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link{
            background-color: #fff !important;
            text-wrap: nowrap !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link.active{
            border-radius: 0rem !important;
            color: #0068b5 !important;
            border-bottom: 4px solid #00aeef;
            background-color: #F2F2F2 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link:hover{
            border-radius: 0rem;
            background-color: #F2F2F2 !important;
        }
        .mv_gpu_flex_padd{
            padding: 3rem 0rem;
        }
        .mv_gpu_flex{
            align-content: center;
        }
        .mv_gpu_flex h1{
            font-weight: 350;
        }
        .mv_gpu_flex p{
            margin-bottom: .5rem;
        }
        .mv_gpu_flex p a{
            color: #0068b5;
            border-bottom: 1px dashed #0068b5;
        }
        .mv_gpu_flex p a:hover{
            border-bottom: 1px solid #0068b5;
        }
        .mv_gpu_flex_img img{
            width: 100%;
        }
        .mv_enable_boundless_padd{
            padding: 3rem 0rem;
        }
        .mv_enable_img img{
            width: 100%;
            margin-bottom: 10px;
        }
        /*********************************/

        @media(max-width:767px){
             /* Device Information  */
            .mv_gpu_flex_padd{
                padding: 2.5rem 0rem;
            }
            .mv_achieve_media{
                flex-wrap: wrap-reverse !important;
            }
            .mv_enable_boundless_padd{
                padding: 2.5rem 0rem;
            }
            .mv_gpu_flex_img{
                margin-bottom: 1rem;
            }
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Developer Center</a></li>
                    <li><a href="">Arria® 10 FPGA Developer Center</a></li>
                    <li><p class="mb-0">Arria® 10 FPGA Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Arria® 10 FPGA Developer Center</h1>
            <p class="mb-0" style="color: #fff;">The FPGA Developer Center is organized into industry-standard stages, which provides you with various resources to complete your Intel® FPGA design. Each design step is detailed in the expandable sub-sections with links that allow you to select and move between the various Generation 10 device series.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!--------------------------------- Agilex™ FPG ------------------------------------>  
    <section>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features justify-content-center" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Agilex™ 7 Design Hub</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/stratix_10_developer_enter.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Stratix® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Arria® 10 Developer Center</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/cyclone_10_developer_center.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Cyclone® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/MAX_10_FPGA_developer_center.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">MAX® 10 Developer Center</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------- Recap at Embedded --------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-3" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">1. Device Information</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">2. Interface Protocol</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">3. Design Planning</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-design-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-design" type="button" role="tab" aria-controls="pills-design"
                            aria-selected="false">4. Design Entry</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-simulation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-simulation" type="button" role="tab" aria-controls="pills-simulation"
                            aria-selected="false">5. Simulation and Verification</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-implementation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-implementation" type="button" role="tab" aria-controls="pills-implementation"
                            aria-selected="false">6. Implementation and Optimization</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-timing-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-timing" type="button" role="tab" aria-controls="pills-timing"
                            aria-selected="false">7. Timing Analysis</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-onchip-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-onchip" type="button" role="tab" aria-controls="pills-onchip"
                            aria-selected="false">8. On-Chip Debug</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <!-- 1. Device Information -->
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">1. Device Information</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel Arria 10 Device Datasheet</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel Arria 10 Device Overview</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel Arria 10 GX/GT Device Errata and Design Recommendations</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel Arria 10 Transceiver PHY User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel Arria 10, and Intel® Stratix® 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA I/O Phase-Locked Loop (Intel FPGA IOPLL) IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA Chip ID IP Cores User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%" valign="top"><p><a class="b_special_a1" href="">Intel Arria 10 External Memory Interfaces IP User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%" valign="top"><p><a class="b_special_a1" href="">Intel Arria 10 External Memory Interfaces IP Design Example User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%" valign="top"><p><a class="b_special_a1" href="">Intel Arria 10 External Memory Interface IP Core Release Notes</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA Voltage Sensor IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Early Power Estimator for Intel Arria 10 FPGAs User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA Temperature Sensor IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA Parallel Flash Loader IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA&nbsp;ASMI Parallel II IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA&nbsp;ASMI Parallel IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">Intel FPGA&nbsp;Remote Update IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td><a class="b_special_a1" href="">PHYLite Design Implementation Guidelines</a></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 556: Using the Design Security Features in Intel FPGAs</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 496: Using the Internal Oscillator IP Core</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 522: Implementing Bus LVDS Interface in Supported Intel FPGA Device Families</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><a class="b_special_a1" href="">AN 756: Intel FPGA GPIO to Intel FPGA</a></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 711: Power Reduction Features in Intel Arria 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 728: I/O PLL Reconfiguration and Dynamic Phase Shift for Intel Arria 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 737: SEU Detection and Recovery in Intel Arria 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 738: Intel Arria 10 Device Design Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 742: PMBus SmartVID Controller Reference Designs</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="68%"><p><a class="b_special_a1" href="">AN 370: Using the Intel FPGA Serial Flash Loader with the Intel® Quartus® Prime Software</a></p></td>
                                </tr>
                            </tbody>
                        </table>
                           <!-- Design Examples-->
                           <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria10 Internal Temperature Sensor Reference Design</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 IOPLL Multiple Profile Reconfiguration</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Mitigating Single Event Upsets in Intel Arria 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Hierarchy Tagging</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Partial Reconfiguration for Intel Arria 10 Devices: Design Guidelines & Host Requirements</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Partial Reconfiguration for Intel Arria 10 Devices: Introduction & Project Assignments</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Partial Reconfiguration for Intel Arria 10 Devices: Output Files & Demonstration</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Partial Reconfiguration for Intel Arria 10 Devices: PR IP Core & Project Flow</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Signal Conditioning for Intel Arria 10 FPGA Transceivers</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Building Interfaces with Intel Arria 10 High-Speed Transceivers</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Generation 10 Transceiver Clocking</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Transceiver Basics for 20 nm and 28 nm Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Device Videos</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Development Kits-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Development Kits</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 GX FPGA Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 GX Transceiver Signal Integrity Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 SoC Development Kit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Programmable Acceleration Card (Intel® PAC) with Intel Arria 10 GX FPGA</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 LVDS Basic Design Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Voltage Sensor</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 2. Interface Protocol -->
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">2. Interface Protocol</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>External Memory Interfaces</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 External Memory Interfaces IP User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 External Memory Interfaces IP Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA PHYLite for Parallel Interfaces IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Ethernet</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Triple-Speed Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 25 Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">50 Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency 100-Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency 40-Gbps Ethernet IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Transceiver PHY User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 585: Simulation Debugging Using Triple Speed Ethernet Testbench</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 647: Single-Port Triple Speed Ethernet and On-Board PHY Chip Reference Design</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 735: Intel FPGA Low Latency Ethernet 10G MAC IP Core Migration Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 808: Migration Guidelines from Intel Arria 10 to Intel Stratix 10 for 10G Ethernet Subsystem</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low Latency 10G MAC IP Core in Intel Arria 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 699: Using the Intel FPGA Ethernet Design Toolkit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 701: Scalable Low Latency Ethernet 10G MAC Using Intel Arria 10 1G/10G PHY</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 794: Intel Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 744: Scalable Triple Speed Ethernet Reference Design for Intel Arria 10 Devices</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>PCI Express*</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Hard IP for PCI Express* IP Cores</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 and Intel Cyclone 10 Avalon® -ST Interface for PCIe* User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 or Intel Cyclone 10 Avalon -MM DMA Interface for PCIe Solutions User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 and Intel Cyclone 10 Avalon -MM Interface for PCIe User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Avalon-ST Interface with SR-IOV PCIe Solutions User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Application -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Application Notes / Reference Design User Guide</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">PCI Express: Migrating to Intel Stratix 10 from Intel Arria 10 for the Avalon-MM and Avalon-MM DMA Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">PCI Express DMA Reference Design Using External Memory</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">PCI Express High Performance Reference Design</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Other Serial IP</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">JESD204B IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">RapidIO® II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 753: Intel FPGA JESD204B IP Core and ADI AD6676 Hardware Checkout Report</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 749: Intel FPGA JESD204B IP Core and ADI AD9144 Hardware Checkout Report</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 809: SerialLite III IP Core Feature and Interface Differences Between Intel Stratix 10, Intel Arria 10, and Intel Stratix V</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Interlaken IP Core Feature and Interface Differences Between Intel Stratix 10, Intel Arria 10, and Intel Stratix V Devices</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Digital Signal Processing (DSP)</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">LDPC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA_CORDIC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BCH IP Core USer Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FFT IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FIR II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Viterbi IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Turbo IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Floating-Point IP Cores User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">High-Speed Reed-Solomon IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Reed-Solomon II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">NCO IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Random Number Generator IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Embedded</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Embedded Peripherals IP User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Audio and Video</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA SDI II IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td width="77%" style="text-align: center;"><b><b>External Memory Interface</b></b></td>
                                    <td width="22%" style="text-align: center;"><b><b>Version</b></b></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="77%"><p><a class="b_special_a1" href="">Intel Arria 10 DDR3 x40 with EMIF Debug Toolkit</a></p></td>
                                    <td width="22%"><p>15.0</p></td>
                                </tr>
                                </tbody>
                        </table>
                        <!-- Design Example User Guides-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Example User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Ethernet</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">25G Ethernet Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">50G Ethernet Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency 100G Ethernet Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency 40G Ethernet Example Design User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Low Latency Ethernet 10G MAC Design Example User Guide for Intel Arria 10 Devices</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Example User Guides-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Example User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>PCI Express*</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 and Intel Cyclone 10 Avalon-ST Hard IP for PCIe Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 and Intel Cyclone 10 Avalon -MM Interface for PCIe Design Example User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Example User Guides-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Example User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Other Serial IP</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">JESD204B IP Core Design Example User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA JESD204B Design Example User Guide for Intel Arria 10 Devices</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td width="84%" style="text-align: center;"><b>External Memory Interface</b></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Guide for New External Memory Interface (EMIF) Spec Estimator</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">External Memory Interface Device Selector Tutorial</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 1 of 2</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 2 of 2</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">DDR4 Ping Pong PHY</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Generate Intel Arria 10 EMIF Example Design</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Creating Multiple Intel Arria 10 Memory Designs with Qsys</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Simulating an Intel Arria 10 External Memory Interface</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Intel Arria 10 FPGA &amp; SoC EMIF</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Implement Package Deskew in External Memory Interface Design in Intel Stratix 10 and Intel Arria 10</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Board Timing for Intel Arria 10 EMIF IP</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Implementing Over Constraint in Intel Arria 10 External Memory Interface</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Automated Check of Intel FPGA External Memory Interfaces Board Layout Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Intel Arria 10 External Memory Interface Toolkit</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Intel Arria 10 EMIF Example Traffic Generator</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Using the Soft Nios® Processor to Debug Intel Arria 10 External Memory Interfaces</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Intel Arria 10 External Memory Interface Read and Write 2-D Eye Diagram</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">External Memory Interface Driver Margining Part 1</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">External Memory Interface Driver Margining Part 2</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Build RLDRAM3 EMIF Design for Arria 10 Development Kit and Test the Calibration Status Using EMIF Toolkit</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%" valign="bottom"><p><a class="b_special_a1" href="">Intel FPGA PHYLite Demo Part 1</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%" valign="bottom"><p><a class="b_special_a1" href="">Intel FPGA PHYLite Demo Part 2</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Building Parallel Interfaces with Intel FPGA PHYLite IP</a></p>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Perform Group Pin Placement for PHYLite IP</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Generating PHYLite Example Design Simulation in ModelSim* in 16.1 with Intel Arria 10</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Create the OCT Block for Calibrated Termination I/O Buffer in Intel FPGA PHYLIte IP</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Estimate Inte Arria 10 / Intel Stratix 10 PHYLite Input and Output Path Latency</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Configure A10 /S10 Intel FPGA PHYLite Input and Output Delay Constraints</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">How to Configure PHYLite IP Dynamic Reconfiguration Timing Settings</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Introduction to Memory Interfaces IP in Intel Arria 10 &amp; Intel Stratix 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Integrating Memory Interfaces IP in Intel Arria 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">Verifying Memory Interfaces IP in Intel Arria 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="84%"><p><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in Intel Arria 10 Devices</a></p></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Reference Designs-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Reference Designs</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>PCI Express*</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">PCI Express*
                                        PCIe* Avalon® Memory Host DMA Reference Design in Intel Arria 10 Part1</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">PCIe Avalon Memory Host DMA Reference Design in Intel Arria 10 Part2</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Quick Start Videos-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Quick Start Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Other Serial IP</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA JESD204B IP Quick Start Video</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Quick Start Videos-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>External Memory Interface</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">EMIF Device Selector</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Multiple EMIF Example Designs in Qsys</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Board Skew Parameter Tool Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Simulation Guidance</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Generating and Modifying IBIS files for Intel Arria 10 EMIF</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Calculating Channel Loss from DDRx Batch Wizard Results</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Automated EMIF Layout Checks</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Debugging Multiple EMIFs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Debug GUI</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 3. Design Planning -->
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">3. Design Planning</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Getting Started User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer User Guide (Intel Quartus Prime Pro Edition)</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DSP Builder for Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 738: Intel Arria 10 Device Design Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 763: Intel Arria 10 SoC Device Design Guidelines</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Reference Designs-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Reference Designs</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">BluePrint Reference Design Part 1</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BluePrint Reference Design Part 2</a></td>
                                </tr>
                            </tbody>
                        </table>
                         <!-- Training and Videos-->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Fast & Easy I/O System Design with BluePrint</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 1 of 2</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 2 of 2</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA EMIF Resource and Pin Planning (AERP) Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Manage Device I/Os with the Pin Planner Tool in the Quartus® II Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA EMIF Resources and Pin Planning Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Transceiver PHY Pin Planning</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 4. Design Entry -->
                    <div class="tab-pane fade" id="pills-design" role="tabpanel" aria-labelledby="pills-design-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">4. Design Entry</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                            <p class="mb-2">The Intel Quartus Prime Pro Edition software offers a mature synthesizer that allows you to enter your designs with maximum flexibility. If you are new to these languages, you can use online examples or built-in templates to get you started.</p>
                            <ul>
                                <li><a class="b_special_a1" href="">Verilog&nbsp;›</a></li>
                                <li><a class="b_special_a1" href="">VHDL&nbsp;›</a></li>
                            </ul>
                            <p class="mb-0">The Intel Quartus Prime Pro Edition software offers Verilog and VHDL templates of frequently used structures. For more information on using these template, refer to the "Using Provided HDL Templates" section of the Intel Quartus Prime Pro Edition Handbook.</p>
                            <p class="mb-0">The Intel Quartus Prime&nbsp;design software also comes with&nbsp;<a class="b_special_a1" href="">Intel®&nbsp;High Level&nbsp;Synthesis Compiler</a>&nbsp;which synthesizes a C++ function into an RTL implementation that is optimized for&nbsp;Intel FPGA products.</p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / White Paper -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / White Paper</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Recommendations User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel High Level Synthesis Compiler Getting Started Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel High Level Synthesis Compiler User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Scripting User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Synthesis Cookbook</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel High Level Synthesis Compiler Best Practices Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel High Level Synthesis Compiler Reference Manual</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel High Level Synthesis Compiler Release Notes</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Synthesis Cookbook</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Applying the Benefits of Network on a Chip Architecture to FPGA System Design</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Design Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Pro Tutorial Design Example for Intel Arria 10 FPGA</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Tutorial Design Example for Intel Arria 10 FPGA</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Tutorial Design Example</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">VHDL Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Verilog Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Design Examples</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!--Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Intel Quartus Prime Software: An Introduction</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Verilog HDL</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Verilog HDL Basics</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Verilog HDL Design Techniques</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SystemVerilog with the Quartus II Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">VHDL Basics</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Platform Designer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer in the Intel Quartus Prime Pro Edition Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Creating a System Design with Platform Designer: Getting Started</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using Spectra-Q Synthesis in the Intel Quartus Prime Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Software Downloads -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Download center for all versions of the Intel Quartus Prime software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 5. Simulation and Verification -->
                    <div class="tab-pane fade" id="pills-simulation" role="tabpanel" aria-labelledby="pills-simulation-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">5. Simulation and Verification</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Standard Edition User Guide: Third-party Simulation</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Edition User Guide: Third-party Simulation</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulation Quick-Start for ModelSim*-Intel FPGA Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon® Verification IP Suite User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Software Installation and Licensing</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the a8251 Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the a8259 Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the Reed-Solomon Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the Turbo Encoder/Decoder Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 811: Using the Avery BFM for PCI Express* Gen3x16 Simulation on Intel Stratix 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 720: Simulating the ASMI Block in Your Design</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 351: Simulating Nios®II Processor Designs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 585: Simulation Debugging Using Triple Speed Ethernet Testbench</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating Intel FPGA Devices with IBIS Models</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon Verification IP Suite Design Example</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Triple Rate SDI II Quad Instance Simulation/Compilation Design Example</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: System Verification with System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: Component & System Simulation</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon® Verification Suite</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Verifying Memory Interfaces IP in Intel Arria 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Generating a Testbench with the Altera-ModelSim Simulation Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulation of SoC HPS DDR3 Core</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Set Up RTL Simulations in Quartus, Qsys and Third Party Simulators</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Ping Pong PHY DDR3 Simulation</a></td>
                                </tr>
                            </tbody>
                        </table>
                          <!-- Intel FPGA Wiki -->
                          <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating Designs with Lower-Level Qsys Systems</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Simulation Guidance</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DDR4 Simulation Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simpler Chaining DMA Testbench Example</a></td>
                                </tr>
                            </tbody>
                        </table>
                          <!-- Software Downloads -->
                          <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Development Tools</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 6. Implementation and Optimization -->
                    <div class="tab-pane fade" id="pills-implementation" role="tabpanel" aria-labelledby="pills-implementation-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">6. Implementation and Optimization</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Compiler User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Optimization User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Third-party Synthesis User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Constraints User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Block-Based Design User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Partial Reconfiguration User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DSP Builder for Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 738: Intel Arria 10 Device Design Guidelines</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Block Reuse in the Intel Quartus Prime Pro Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Design Partitioning</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Introduction</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Timing Closure & Tips</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 7. Timing Analysis -->
                    <div class="tab-pane fade" id="pills-timing" role="tabpanel" aria-labelledby="pills-timing-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">7. Timing Analysis</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis Overview</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analyzer User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus II Scripting Reference Manual</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SDC and TimeQuest API Reference Manual</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Timing Analyzer Cookbook</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 366: Understanding I/O Output Timing for Intel FPGA Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 471: High-Performance FPGA PLL Analysis with TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 433: Constraining and Analyzing Source-Synchronous Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 775: I/O Timing Information Generation Guidelines</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analyzer Design Examples</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!--Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Getting Started with the TimeQuest Timing Analyzer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 1: Timing Analyzer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 2: SDC Collections</a></td>   
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 3: Clock Constraints</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 4: I/O Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 5: Timing Exceptions</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis: Lecture</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis: Hands-on Labs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Lecture</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Hands-On Lab</a></td>
                                </tr>   
                            </tbody>
                        </table>
                        <!--Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Source Synchronous Interfaces between Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Source Synchronous Analysis with TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Constraining Edge Aligned Source Synch input interfaces in TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Constraining Center Aligned Source Synchronous Input Interfaces in TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">TimeQuest User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DDR Timing with TimeQuest</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 8. On-Chip Debug -->
                    <div class="tab-pane fade" id="pills-onchip" role="tabpanel" aria-labelledby="pills-onchip-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">8. On-Chip Debug</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                         <!--User Guides / Device Overview / Device Datasheet / Application Notes -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Programmer User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Analyzing and Debugging Designs with System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Debugging Using In-System Sources and Probes</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debug Tools User Guide: Intel Quartus Prime Pro Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Virtual JTAG (Intel FPGA_virtual_jtag) IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Analyzing and Debugging Designs with System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FPGA-Adaptive Software Debug and Performance Analysis</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">System Trace Macrocell Packs Major Benefits for High-Performance SoC System Debug</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">ByteBlaster II Download Cable User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA USB Download Cable User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Download Cable II User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">EthernetBlaster Communications Cable User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BSDL Support</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 827: Unified Tool for Generating Programming Files</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 323: Using SignalTap II Embedded Logic Analyzers in SOPC Builder Systems, Design files</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 446: Debugging Nios® II Systems with the SignalTap II Logic Analyzer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 799: Quick Intel Arria 10 Design Debugging Using Signal Probe and Rapid Recompile</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 693: Remote Hardware Debugging over TCP/IP for Intel FPGA SoC</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 541: SerialLite II Hardware Debugging Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 543: Debugging Nios II Software Using the Lauterbach Debugger</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 585: Simulation Debugging Using Triple Speed Ethernet Testbench</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 624: Debugging with System Console over TCP/IP</a></td>
                                </tr>
                            </tbody>
                        </table>
                         <!--Design Examples -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 DDR3 x40 with EMIF Debug Toolkit</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debugging with System Console over TCP/IP (SCTCP) Design Example</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Debug HPS SPI Using SignalTap II</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debugging JTAG Chain Integrity</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in Intel Arria 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">The Quartus® Software Debug Tools</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">JTAG Chain Debugger Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus In Systems Sources and Probes Debug Flow</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">U-Boot Console and FDT Debug</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Setting Up and Debugging Quartus Floating Licenses</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus II Netlist Viewers: Tools That Help Analyzing and Debugging Your Designs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Temperature Sensor Debug</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Soft Nios® processor to Debug Intel Arria 10 External Memory Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Debug Intel FPGA Triple Speed Ethernet Link Synchronization Issue</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quick Signal Tapping with SignalProbe in the Intel FPGA Quartus II Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Understanding and Utilizing USB Blaster and JTAG to Configure Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Running the SoC Preloader with the ARM* DS-5* Debugger</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Transceiver Loopback with In-System Sources and Probes</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debugging Techniques for Qsys and Nios Based Bare Metal Systems</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debug Apps</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Debug HPS SPI Using SignalTap II</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Development Boards and Kits</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DisplayPort MegaCore Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency Ethernet 10G MAC Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SDI II MegaCore Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">10Gbps Ethernet MAC Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Debug GUI</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Debugging Multiple EMIFs</a></td>
                                </tr>
                            </tbody>
                        </table>
                         <!-- Software Downloads -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Programming Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Jam™ STAPL Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Cable and Adapter Drivers Information</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">MAX+PLUS® II Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Legacy Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Software Stand-Alone Programmer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Stand-Alone Programmer Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Explore Other Developer Centers</h4>
                <p class="mb-1">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href=""><b>Board Developer Center </b></a> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>Embedded Software Developer Center</b></a> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>FPGA Developer Center</b></a> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>