#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x214e9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2141d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x214fd80 .functor NOT 1, L_0x218f500, C4<0>, C4<0>, C4<0>;
L_0x218f380 .functor XOR 298, L_0x218f120, L_0x218f2e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x218f490 .functor XOR 298, L_0x218f380, L_0x218f3f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x218c3e0_0 .net *"_ivl_10", 297 0, L_0x218f3f0;  1 drivers
v0x218c4e0_0 .net *"_ivl_12", 297 0, L_0x218f490;  1 drivers
v0x218c5c0_0 .net *"_ivl_2", 297 0, L_0x218f080;  1 drivers
v0x218c680_0 .net *"_ivl_4", 297 0, L_0x218f120;  1 drivers
v0x218c760_0 .net *"_ivl_6", 297 0, L_0x218f2e0;  1 drivers
v0x218c890_0 .net *"_ivl_8", 297 0, L_0x218f380;  1 drivers
v0x218c970_0 .var "clk", 0 0;
v0x218ca10_0 .net "in", 99 0, v0x218ae60_0;  1 drivers
v0x218cab0_0 .net "out_any_dut", 99 1, L_0x218e5e0;  1 drivers
v0x218cc00_0 .net "out_any_ref", 99 1, L_0x218da00;  1 drivers
v0x218ccd0_0 .net "out_both_dut", 98 0, L_0x218e1b0;  1 drivers
v0x218cda0_0 .net "out_both_ref", 98 0, L_0x218d5f0;  1 drivers
v0x218ce70_0 .net "out_different_dut", 99 0, L_0x218ee90;  1 drivers
v0x218cf40_0 .net "out_different_ref", 99 0, L_0x218df60;  1 drivers
v0x218d010_0 .var/2u "stats1", 287 0;
v0x218d0d0_0 .var/2u "strobe", 0 0;
v0x218d190_0 .net "tb_match", 0 0, L_0x218f500;  1 drivers
v0x218d260_0 .net "tb_mismatch", 0 0, L_0x214fd80;  1 drivers
E_0x21549b0/0 .event negedge, v0x218ad80_0;
E_0x21549b0/1 .event posedge, v0x218ad80_0;
E_0x21549b0 .event/or E_0x21549b0/0, E_0x21549b0/1;
L_0x218f080 .concat [ 100 99 99 0], L_0x218df60, L_0x218da00, L_0x218d5f0;
L_0x218f120 .concat [ 100 99 99 0], L_0x218df60, L_0x218da00, L_0x218d5f0;
L_0x218f2e0 .concat [ 100 99 99 0], L_0x218ee90, L_0x218e5e0, L_0x218e1b0;
L_0x218f3f0 .concat [ 100 99 99 0], L_0x218df60, L_0x218da00, L_0x218d5f0;
L_0x218f500 .cmp/eeq 298, L_0x218f080, L_0x218f490;
S_0x2141aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x2141d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x218d530 .functor AND 100, v0x218ae60_0, L_0x218d3f0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x218d940 .functor OR 100, v0x218ae60_0, L_0x218d800, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x218df60 .functor XOR 100, v0x218ae60_0, L_0x218de20, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x215b540_0 .net *"_ivl_1", 98 0, L_0x218d350;  1 drivers
v0x2189df0_0 .net *"_ivl_11", 98 0, L_0x218d730;  1 drivers
v0x2189ed0_0 .net *"_ivl_12", 99 0, L_0x218d800;  1 drivers
L_0x7fb933296060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2189f90_0 .net *"_ivl_15", 0 0, L_0x7fb933296060;  1 drivers
v0x218a070_0 .net *"_ivl_16", 99 0, L_0x218d940;  1 drivers
v0x218a1a0_0 .net *"_ivl_2", 99 0, L_0x218d3f0;  1 drivers
v0x218a280_0 .net *"_ivl_21", 0 0, L_0x218db80;  1 drivers
v0x218a360_0 .net *"_ivl_23", 98 0, L_0x218dd30;  1 drivers
v0x218a440_0 .net *"_ivl_24", 99 0, L_0x218de20;  1 drivers
L_0x7fb933296018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x218a5b0_0 .net *"_ivl_5", 0 0, L_0x7fb933296018;  1 drivers
v0x218a690_0 .net *"_ivl_6", 99 0, L_0x218d530;  1 drivers
v0x218a770_0 .net "in", 99 0, v0x218ae60_0;  alias, 1 drivers
v0x218a850_0 .net "out_any", 99 1, L_0x218da00;  alias, 1 drivers
v0x218a930_0 .net "out_both", 98 0, L_0x218d5f0;  alias, 1 drivers
v0x218aa10_0 .net "out_different", 99 0, L_0x218df60;  alias, 1 drivers
L_0x218d350 .part v0x218ae60_0, 1, 99;
L_0x218d3f0 .concat [ 99 1 0 0], L_0x218d350, L_0x7fb933296018;
L_0x218d5f0 .part L_0x218d530, 0, 99;
L_0x218d730 .part v0x218ae60_0, 1, 99;
L_0x218d800 .concat [ 99 1 0 0], L_0x218d730, L_0x7fb933296060;
L_0x218da00 .part L_0x218d940, 0, 99;
L_0x218db80 .part v0x218ae60_0, 0, 1;
L_0x218dd30 .part v0x218ae60_0, 1, 99;
L_0x218de20 .concat [ 99 1 0 0], L_0x218dd30, L_0x218db80;
S_0x218ab70 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x2141d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x218ad80_0 .net "clk", 0 0, v0x218c970_0;  1 drivers
v0x218ae60_0 .var "in", 99 0;
v0x218af20_0 .net "tb_match", 0 0, L_0x218f500;  alias, 1 drivers
E_0x2154530 .event posedge, v0x218ad80_0;
E_0x2154e40 .event negedge, v0x218ad80_0;
S_0x218b020 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x2141d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x218e1b0 .functor AND 99, L_0x218e070, L_0x218e110, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x218e520 .functor OR 100, v0x218ae60_0, L_0x218e3b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x218eab0 .functor XOR 1, L_0x218e720, L_0x218e800, C4<0>, C4<0>;
L_0x218ed50 .functor XOR 99, L_0x218ebc0, L_0x218ecb0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x218b290_0 .net *"_ivl_1", 98 0, L_0x218e070;  1 drivers
L_0x7fb9332960a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x218b350_0 .net *"_ivl_10", 0 0, L_0x7fb9332960a8;  1 drivers
v0x218b430_0 .net *"_ivl_12", 99 0, L_0x218e520;  1 drivers
v0x218b520_0 .net *"_ivl_17", 0 0, L_0x218e720;  1 drivers
v0x218b600_0 .net *"_ivl_19", 0 0, L_0x218e800;  1 drivers
v0x218b730_0 .net *"_ivl_20", 0 0, L_0x218eab0;  1 drivers
v0x218b810_0 .net *"_ivl_23", 98 0, L_0x218ebc0;  1 drivers
v0x218b8f0_0 .net *"_ivl_25", 98 0, L_0x218ecb0;  1 drivers
v0x218b9d0_0 .net *"_ivl_26", 98 0, L_0x218ed50;  1 drivers
v0x218bb40_0 .net *"_ivl_3", 98 0, L_0x218e110;  1 drivers
v0x218bc20_0 .net *"_ivl_6", 99 0, L_0x218e3b0;  1 drivers
v0x218bd00_0 .net *"_ivl_8", 98 0, L_0x218e310;  1 drivers
v0x218bde0_0 .net "in", 99 0, v0x218ae60_0;  alias, 1 drivers
v0x218bea0_0 .net "out_any", 99 1, L_0x218e5e0;  alias, 1 drivers
v0x218bf80_0 .net "out_both", 98 0, L_0x218e1b0;  alias, 1 drivers
v0x218c060_0 .net "out_different", 99 0, L_0x218ee90;  alias, 1 drivers
L_0x218e070 .part v0x218ae60_0, 1, 99;
L_0x218e110 .part v0x218ae60_0, 0, 99;
L_0x218e310 .part v0x218ae60_0, 0, 99;
L_0x218e3b0 .concat [ 1 99 0 0], L_0x7fb9332960a8, L_0x218e310;
L_0x218e5e0 .part L_0x218e520, 0, 99;
L_0x218e720 .part v0x218ae60_0, 0, 1;
L_0x218e800 .part v0x218ae60_0, 99, 1;
L_0x218ebc0 .part v0x218ae60_0, 1, 99;
L_0x218ecb0 .part v0x218ae60_0, 0, 99;
L_0x218ee90 .concat [ 99 1 0 0], L_0x218ed50, L_0x218eab0;
S_0x218c1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2141d00;
 .timescale -12 -12;
E_0x213ea20 .event anyedge, v0x218d0d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x218d0d0_0;
    %nor/r;
    %assign/vec4 v0x218d0d0_0, 0;
    %wait E_0x213ea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x218ab70;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x218ae60_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2154e40;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x218ae60_0, 0;
    %wait E_0x2154530;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x218ae60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2141d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218d0d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2141d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x218c970_0;
    %inv;
    %store/vec4 v0x218c970_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2141d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x218ad80_0, v0x218d260_0, v0x218ca10_0, v0x218cda0_0, v0x218ccd0_0, v0x218cc00_0, v0x218cab0_0, v0x218cf40_0, v0x218ce70_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2141d00;
T_5 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x218d010_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2141d00;
T_6 ;
    %wait E_0x21549b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218d010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
    %load/vec4 v0x218d190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218d010_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x218cda0_0;
    %load/vec4 v0x218cda0_0;
    %load/vec4 v0x218ccd0_0;
    %xor;
    %load/vec4 v0x218cda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x218cc00_0;
    %load/vec4 v0x218cc00_0;
    %load/vec4 v0x218cab0_0;
    %xor;
    %load/vec4 v0x218cc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x218cf40_0;
    %load/vec4 v0x218cf40_0;
    %load/vec4 v0x218ce70_0;
    %xor;
    %load/vec4 v0x218cf40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x218d010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218d010_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/gatesv100/iter0/response3/top_module.sv";
