ror r0, r1, #7 
lsr r2, r0, #14 
add r2, r2, #11 
cmp r2, #11 
andlt r3, r2, #10 
mvn r0, r3 
