{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@131:141@HdlIdDef", "reg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@128:138", "reg [DATA_PATH_WIDTH-1:0] tx_eomf;\nreg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@130:140", "reg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@133:143", "wire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n  .LINK_MODE(LINK_MODE),\n  .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@132:142", "reg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n\njesd204_lmfc #(\n  .LINK_MODE(LINK_MODE),\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@129:139", "reg [DATA_PATH_WIDTH-1:0] tx_sof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eof_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_somf_early1;\nreg [DATA_PATH_WIDTH-1:0] tx_eomf_early1;\nwire [DATA_PATH_WIDTH-1:0] tx_sof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eof_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_somf_early2;\nwire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\nwire lmc_edge;\nwire lmc_quarter_edge;\nwire eoemb;\n"]], "Diff Content": {"Delete": [[136, "wire [DATA_PATH_WIDTH-1:0] tx_eomf_early2;\n"]], "Add": [[136, "wire [DATA_PATH_WIDTH-1:0] tx_sof_fm;\n"], [136, "wire [DATA_PATH_WIDTH-1:0] tx_eof_fm;\n"], [136, "wire [DATA_PATH_WIDTH-1:0] tx_somf_fm;\n"], [136, "wire [DATA_PATH_WIDTH-1:0] tx_eomf_fm;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d1;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d1;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d1;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d1;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_sof_fm_d2;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d2;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_somf_fm_d2;\n"], [136, "reg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d2;\n"]]}}