Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 12 16:25:43 2023
| Host         : LAPTOP-QMFKIQEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arbiter_timing_summary_routed.rpt -pb arbiter_timing_summary_routed.pb -rpx arbiter_timing_summary_routed.rpx -warn_on_violation
| Design       : arbiter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: but/activated_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: dis/freq_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.681        0.000                      0                   85        0.245        0.000                      0                   85        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.681        0.000                      0                   85        0.245        0.000                      0                   85        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.371ns (44.830%)  route 2.918ns (55.170%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  dis/divider2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.370    dis/divider2_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.718 r  dis/divider2_carry__3/O[1]
                         net (fo=2, routed)           0.866     8.584    dis/divider2[18]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.303     8.887 r  dis/divider[17]_i_3/O
                         net (fo=3, routed)           0.652     9.539    dis/divider[17]_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.663 r  dis/divider[14]_i_2/O
                         net (fo=4, routed)           0.816    10.480    dis/divider[14]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.124    10.604 r  dis/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    10.604    dis/sel0[4]
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.591    15.014    dis/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[4]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.031    15.284    dis/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.401ns (45.141%)  route 2.918ns (54.859%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  dis/divider2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.370    dis/divider2_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.718 r  dis/divider2_carry__3/O[1]
                         net (fo=2, routed)           0.866     8.584    dis/divider2[18]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.303     8.887 r  dis/divider[17]_i_3/O
                         net (fo=3, routed)           0.652     9.539    dis/divider[17]_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.663 r  dis/divider[14]_i_2/O
                         net (fo=4, routed)           0.816    10.480    dis/divider[14]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.154    10.634 r  dis/divider[7]_i_1/O
                         net (fo=1, routed)           0.000    10.634    dis/sel0[7]
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.591    15.014    dis/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.075    15.328    dis/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.371ns (45.628%)  route 2.825ns (54.372%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  dis/divider2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.370    dis/divider2_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.718 f  dis/divider2_carry__3/O[1]
                         net (fo=2, routed)           0.866     8.584    dis/divider2[18]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.303     8.887 f  dis/divider[17]_i_3/O
                         net (fo=3, routed)           0.830     9.717    dis/divider[17]_i_3_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.124     9.841 f  dis/freq_i_4/O
                         net (fo=1, routed)           0.546    10.387    dis/freq_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.511 r  dis/freq_i_1/O
                         net (fo=1, routed)           0.000    10.511    dis/freq_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  dis/freq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590    15.013    dis/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  dis/freq_reg/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.031    15.283    dis/freq_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.243ns (45.877%)  route 2.646ns (54.123%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.590 f  dis/divider2_carry__2/O[1]
                         net (fo=6, routed)           0.677     8.267    dis/divider2[14]
    SLICE_X1Y72          LUT4 (Prop_lut4_I2_O)        0.303     8.570 r  dis/freq_i_2/O
                         net (fo=2, routed)           0.799     9.369    dis/freq_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.493 r  dis/divider[17]_i_2/O
                         net (fo=3, routed)           0.587    10.080    dis/divider[17]_i_2_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124    10.204 r  dis/divider[15]_i_1/O
                         net (fo=1, routed)           0.000    10.204    dis/sel0[15]
    SLICE_X1Y73          FDRE                                         r  dis/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590    15.013    dis/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  dis/divider_reg[15]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.029    15.281    dis/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 2.243ns (45.897%)  route 2.644ns (54.103%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.590 f  dis/divider2_carry__2/O[1]
                         net (fo=6, routed)           0.677     8.267    dis/divider2[14]
    SLICE_X1Y72          LUT4 (Prop_lut4_I2_O)        0.303     8.570 r  dis/freq_i_2/O
                         net (fo=2, routed)           0.799     9.369    dis/freq_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.493 r  dis/divider[17]_i_2/O
                         net (fo=3, routed)           0.585    10.078    dis/divider[17]_i_2_n_0
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  dis/divider[16]_i_1/O
                         net (fo=1, routed)           0.000    10.202    dis/sel0[16]
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.591    15.014    dis/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[16]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.031    15.284    dis/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.371ns (48.548%)  route 2.513ns (51.452%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  dis/divider2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.370    dis/divider2_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.718 r  dis/divider2_carry__3/O[1]
                         net (fo=2, routed)           0.866     8.584    dis/divider2[18]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.303     8.887 r  dis/divider[17]_i_3/O
                         net (fo=3, routed)           0.652     9.539    dis/divider[17]_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.663 r  dis/divider[14]_i_2/O
                         net (fo=4, routed)           0.411    10.075    dis/divider[14]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.124    10.199 r  dis/divider[12]_i_1/O
                         net (fo=1, routed)           0.000    10.199    dis/sel0[12]
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.591    15.014    dis/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[12]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.029    15.282    dis/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.269ns (46.163%)  route 2.646ns (53.837%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.590 f  dis/divider2_carry__2/O[1]
                         net (fo=6, routed)           0.677     8.267    dis/divider2[14]
    SLICE_X1Y72          LUT4 (Prop_lut4_I2_O)        0.303     8.570 r  dis/freq_i_2/O
                         net (fo=2, routed)           0.799     9.369    dis/freq_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.493 r  dis/divider[17]_i_2/O
                         net (fo=3, routed)           0.587    10.080    dis/divider[17]_i_2_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.150    10.230 r  dis/divider[17]_i_1/O
                         net (fo=1, routed)           0.000    10.230    dis/divider[17]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  dis/divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590    15.013    dis/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  dis/divider_reg[17]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.075    15.327    dis/divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 dis/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.365ns (48.484%)  route 2.513ns (51.516%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.712     5.315    dis/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  dis/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  dis/divider_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    dis/divider[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  dis/divider2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    dis/divider2_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  dis/divider2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    dis/divider2_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  dis/divider2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    dis/divider2_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  dis/divider2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.370    dis/divider2_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.718 r  dis/divider2_carry__3/O[1]
                         net (fo=2, routed)           0.866     8.584    dis/divider2[18]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.303     8.887 r  dis/divider[17]_i_3/O
                         net (fo=3, routed)           0.652     9.539    dis/divider[17]_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.663 r  dis/divider[14]_i_2/O
                         net (fo=4, routed)           0.411    10.075    dis/divider[14]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.118    10.193 r  dis/divider[14]_i_1/O
                         net (fo=1, routed)           0.000    10.193    dis/sel0[14]
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.591    15.014    dis/CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  dis/divider_reg[14]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.075    15.328    dis/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 but/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.530%)  route 2.847ns (77.470%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.704     5.307    but/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  but/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  but/cnt_reg[11]/Q
                         net (fo=2, routed)           0.860     6.622    but/cnt[11]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.746 f  but/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.661     7.407    but/cnt[0]_i_5__0_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.531 f  but/cnt[0]_i_2__0/O
                         net (fo=2, routed)           0.417     7.948    but/cnt[0]_i_2__0_n_0
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.072 r  but/cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.910     8.982    but/cnt[15]_i_1__0_n_0
    SLICE_X4Y76          FDRE                                         r  but/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.588    15.011    but/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  but/cnt_reg[13]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    but/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 but/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.530%)  route 2.847ns (77.470%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.704     5.307    but/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  but/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  but/cnt_reg[11]/Q
                         net (fo=2, routed)           0.860     6.622    but/cnt[11]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.746 f  but/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.661     7.407    but/cnt[0]_i_5__0_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.531 f  but/cnt[0]_i_2__0/O
                         net (fo=2, routed)           0.417     7.948    but/cnt[0]_i_2__0_n_0
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.072 r  but/cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.910     8.982    but/cnt[15]_i_1__0_n_0
    SLICE_X4Y76          FDRE                                         r  but/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.588    15.011    but/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  but/cnt_reg[14]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    but/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dis/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.514    dis/CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  dis/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  dis/divider_reg[0]/Q
                         net (fo=3, routed)           0.167     1.822    dis/divider[0]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.042     1.864 r  dis/divider[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dis/sel0[0]
    SLICE_X1Y70          FDRE                                         r  dis/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.031    dis/CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  dis/divider_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    dis/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 but/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.511    but/CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  but/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  but/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.821    but/cnt[0]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  but/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    but/cnt_0[0]
    SLICE_X3Y73          FDRE                                         r  but/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.027    but/CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  but/cnt_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.091     1.602    but/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.512    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  rst_but/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rst_but/cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.773    rst_but/cnt_reg_n_0_[4]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  rst_but/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.881    rst_but/cnt0_carry_n_4
    SLICE_X7Y71          FDRE                                         r  rst_but/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.027    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  rst_but/cnt_reg[4]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.105     1.617    rst_but/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.510    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rst_but/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.771    rst_but/cnt_reg_n_0_[12]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  rst_but/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.879    rst_but/cnt0_carry__1_n_4
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.024    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[12]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    rst_but/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.512    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rst_but/cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.773    rst_but/cnt_reg_n_0_[8]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  rst_but/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.881    rst_but/cnt0_carry__0_n_4
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.026    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[8]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    rst_but/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.510    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rst_but/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.772    rst_but/cnt_reg_n_0_[11]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  rst_but/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.883    rst_but/cnt0_carry__1_n_5
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.024    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[11]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    rst_but/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.512    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rst_but/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.774    rst_but/cnt_reg_n_0_[7]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  rst_but/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.885    rst_but/cnt0_carry__0_n_5
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.026    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[7]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    rst_but/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.510    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rst_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117     1.769    rst_but/cnt_reg_n_0_[9]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  rst_but/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.884    rst_but/cnt0_carry__1_n_7
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.024    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  rst_but/cnt_reg[9]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    rst_but/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.590     1.509    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  rst_but/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rst_but/cnt_reg[13]/Q
                         net (fo=2, routed)           0.117     1.768    rst_but/cnt_reg_n_0_[13]
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  rst_but/cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.883    rst_but/cnt0_carry__2_n_7
    SLICE_X7Y74          FDRE                                         r  rst_but/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.858     2.023    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  rst_but/cnt_reg[13]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.105     1.614    rst_but/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_but/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_but/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.512    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rst_but/cnt_reg[5]/Q
                         net (fo=2, routed)           0.117     1.771    rst_but/cnt_reg_n_0_[5]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  rst_but/cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.886    rst_but/cnt0_carry__0_n_7
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.026    rst_but/CLK_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  rst_but/cnt_reg[5]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    rst_but/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     but/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     but/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     but/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     but/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     but/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     but/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     but/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     but/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     but/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     rst_but/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     rst_but/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     rst_but/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     but/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     but/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     but/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     but/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     but/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     but/cnt_reg[3]/C



