Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb  4 10:41:06 2022
| Host         : DESKTOP-77SS1MO running 64-bit major release  (build 9200)
| Command      : report_methodology -file my_BCD_Converter_methodology_drc_routed.rpt -pb my_BCD_Converter_methodology_drc_routed.pb -rpx my_BCD_Converter_methodology_drc_routed.rpx
| Design       : my_BCD_Converter
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-20 | Warning  | Non-clocked latch            | 7          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SegOut_reg[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) SegOut_reg[0]/CLR, SegOut_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell SegOut_reg[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) SegOut_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell SegOut_reg[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) SegOut_reg[1]/PRE, SegOut_reg[2]/PRE, SegOut_reg[3]/PRE, SegOut_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SegOut_reg[0] cannot be properly analyzed as its control pin SegOut_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SegOut_reg[1] cannot be properly analyzed as its control pin SegOut_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SegOut_reg[2] cannot be properly analyzed as its control pin SegOut_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SegOut_reg[3] cannot be properly analyzed as its control pin SegOut_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch SegOut_reg[4] cannot be properly analyzed as its control pin SegOut_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch SegOut_reg[5] cannot be properly analyzed as its control pin SegOut_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch SegOut_reg[6] cannot be properly analyzed as its control pin SegOut_reg[6]/G is not reached by a timing clock
Related violations: <none>


