###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       324851   # Number of WRITE/WRITEP commands
num_reads_done                 =      1468016   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1175779   # Number of read row buffer hits
num_read_cmds                  =      1468002   # Number of READ/READP commands
num_writes_done                =       324854   # Number of read requests issued
num_write_row_hits             =       247466   # Number of write row buffer hits
num_act_cmds                   =       373889   # Number of ACT commands
num_pre_cmds                   =       373860   # Number of PRE commands
num_ondemand_pres              =       348505   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9577539   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420457   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       422461   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579543   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1731385   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26749   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3697   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2827   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2295   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2408   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1199   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          876   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          623   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20069   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           34   # Write cmd latency (cycles)
write_latency[20-39]           =          178   # Write cmd latency (cycles)
write_latency[40-59]           =          230   # Write cmd latency (cycles)
write_latency[60-79]           =          382   # Write cmd latency (cycles)
write_latency[80-99]           =          620   # Write cmd latency (cycles)
write_latency[100-119]         =          850   # Write cmd latency (cycles)
write_latency[120-139]         =         1108   # Write cmd latency (cycles)
write_latency[140-159]         =         1507   # Write cmd latency (cycles)
write_latency[160-179]         =         1908   # Write cmd latency (cycles)
write_latency[180-199]         =         2371   # Write cmd latency (cycles)
write_latency[200-]            =       315663   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       274880   # Read request latency (cycles)
read_latency[40-59]            =       118332   # Read request latency (cycles)
read_latency[60-79]            =       117055   # Read request latency (cycles)
read_latency[80-99]            =        78417   # Read request latency (cycles)
read_latency[100-119]          =        66000   # Read request latency (cycles)
read_latency[120-139]          =        58537   # Read request latency (cycles)
read_latency[140-159]          =        50028   # Read request latency (cycles)
read_latency[160-179]          =        44207   # Read request latency (cycles)
read_latency[180-199]          =        40575   # Read request latency (cycles)
read_latency[200-]             =       619971   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.62166e+09   # Write energy
read_energy                    =  5.91898e+09   # Read energy
act_energy                     =  1.02296e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02781e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78181e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97638e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87837e+09   # Active standby energy rank.1
average_read_latency           =      304.188   # Average read request latency (cycles)
average_interarrival           =      5.57721   # Average request interarrival latency (cycles)
total_energy                   =   2.1604e+10   # Total energy (pJ)
average_power                  =       2160.4   # Average power (mW)
average_bandwidth              =      15.2992   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       319375   # Number of WRITE/WRITEP commands
num_reads_done                 =      1489117   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1196648   # Number of read row buffer hits
num_read_cmds                  =      1489112   # Number of READ/READP commands
num_writes_done                =       319375   # Number of read requests issued
num_write_row_hits             =       238438   # Number of write row buffer hits
num_act_cmds                   =       377253   # Number of ACT commands
num_pre_cmds                   =       377223   # Number of PRE commands
num_ondemand_pres              =       350925   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9522226   # Cyles of rank active rank.0
rank_active_cycles.1           =      9485088   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       477774   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       514912   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1745638   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28078   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3637   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2815   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2323   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2444   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          756   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          884   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          673   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20080   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          214   # Write cmd latency (cycles)
write_latency[40-59]           =          259   # Write cmd latency (cycles)
write_latency[60-79]           =          404   # Write cmd latency (cycles)
write_latency[80-99]           =          520   # Write cmd latency (cycles)
write_latency[100-119]         =          780   # Write cmd latency (cycles)
write_latency[120-139]         =         1105   # Write cmd latency (cycles)
write_latency[140-159]         =         1401   # Write cmd latency (cycles)
write_latency[160-179]         =         1756   # Write cmd latency (cycles)
write_latency[180-199]         =         2390   # Write cmd latency (cycles)
write_latency[200-]            =       310505   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       292340   # Read request latency (cycles)
read_latency[40-59]            =       130709   # Read request latency (cycles)
read_latency[60-79]            =       130924   # Read request latency (cycles)
read_latency[80-99]            =        90042   # Read request latency (cycles)
read_latency[100-119]          =        75004   # Read request latency (cycles)
read_latency[120-139]          =        65119   # Read request latency (cycles)
read_latency[140-159]          =        54929   # Read request latency (cycles)
read_latency[160-179]          =        48174   # Read request latency (cycles)
read_latency[180-199]          =        42788   # Read request latency (cycles)
read_latency[200-]             =       559083   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.59432e+09   # Write energy
read_energy                    =   6.0041e+09   # Read energy
act_energy                     =  1.03216e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29332e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.47158e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94187e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91869e+09   # Active standby energy rank.1
average_read_latency           =      256.212   # Average read request latency (cycles)
average_interarrival           =      5.52904   # Average request interarrival latency (cycles)
total_energy                   =  2.16723e+10   # Total energy (pJ)
average_power                  =      2167.23   # Average power (mW)
average_bandwidth              =      15.4325   # Average bandwidth
