
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Fri Jan 19 13:17:44 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 367.835ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i4  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.128ns  (46.6% logic, 53.4% route), 18 logic levels.

 Constraint Details:

     26.128ns physical path delay POPtimers/piecounter/SLICE_121 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 367.835ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_121 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6B.CLK to       R7C6B.Q1 POPtimers/piecounter/SLICE_121 (from reveal_ist_66_N)
ROUTE         4     1.874       R7C6B.Q1 to       R4C6B.B1 reveal_ist_23_N
C1TOFCO_DE  ---     0.889       R4C6B.B1 to      R4C6B.FCO POPtimers/SLICE_33
ROUTE         1     0.000      R4C6B.FCO to      R4C6C.FCI POPtimers/n8248
FCITOFCO_D  ---     0.162      R4C6C.FCI to      R4C6C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R4C6C.FCO to      R4C6D.FCI POPtimers/n8249
FCITOF0_DE  ---     0.585      R4C6D.FCI to       R4C6D.F0 POPtimers/SLICE_30
ROUTE         2     2.132       R4C6D.F0 to       R4C4D.A1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R4C4D.A1 to      R4C4D.FCO POPtimers/SLICE_51
ROUTE         1     0.000      R4C4D.FCO to      R4C5A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R4C5A.FCI to       R4C5A.F0 POPtimers/SLICE_47
ROUTE         2     1.308       R4C5A.F0 to       R3C6A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R3C6A.A1 to      R3C6A.FCO POPtimers/SLICE_68
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI POPtimers/n8121
FCITOF0_DE  ---     0.585      R3C6B.FCI to       R3C6B.F0 POPtimers/SLICE_57
ROUTE         2     1.852       R3C6B.F0 to       R2C3A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889       R2C3A.B1 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.128   (46.6% logic, 53.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6B.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.914ns  (47.6% logic, 52.4% route), 19 logic levels.

 Constraint Details:

     25.914ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.049ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOFCO_D  ---     0.162      R4C6B.FCI to      R4C6B.FCO POPtimers/SLICE_33
ROUTE         1     0.000      R4C6B.FCO to      R4C6C.FCI POPtimers/n8248
FCITOFCO_D  ---     0.162      R4C6C.FCI to      R4C6C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R4C6C.FCO to      R4C6D.FCI POPtimers/n8249
FCITOF0_DE  ---     0.585      R4C6D.FCI to       R4C6D.F0 POPtimers/SLICE_30
ROUTE         2     2.132       R4C6D.F0 to       R4C4D.A1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R4C4D.A1 to      R4C4D.FCO POPtimers/SLICE_51
ROUTE         1     0.000      R4C4D.FCO to      R4C5A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R4C5A.FCI to       R4C5A.F0 POPtimers/SLICE_47
ROUTE         2     1.308       R4C5A.F0 to       R3C6A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R3C6A.A1 to      R3C6A.FCO POPtimers/SLICE_68
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI POPtimers/n8121
FCITOF0_DE  ---     0.585      R3C6B.FCI to       R3C6B.F0 POPtimers/SLICE_57
ROUTE         2     1.852       R3C6B.F0 to       R2C3A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889       R2C3A.B1 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.914   (47.6% logic, 52.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.849ns  (47.9% logic, 52.1% route), 17 logic levels.

 Constraint Details:

     25.849ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.114ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF1_DE  ---     0.643      R4C6B.FCI to       R4C6B.F1 POPtimers/SLICE_33
ROUTE         2     1.810       R4C6B.F1 to       R4C4C.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023       R4C4C.A0 to      R4C4C.FCO POPtimers/SLICE_53
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n8287
FCITOF1_DE  ---     0.643      R4C4D.FCI to       R4C4D.F1 POPtimers/SLICE_51
ROUTE         2     1.505       R4C4D.F1 to       R3C6A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023       R3C6A.A0 to      R3C6A.FCO POPtimers/SLICE_68
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI POPtimers/n8121
FCITOF0_DE  ---     0.585      R3C6B.FCI to       R3C6B.F0 POPtimers/SLICE_57
ROUTE         2     1.852       R3C6B.F0 to       R2C3A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889       R2C3A.B1 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.849   (47.9% logic, 52.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.791ns  (47.7% logic, 52.3% route), 18 logic levels.

 Constraint Details:

     25.791ns physical path delay POPtimers/piecounter/SLICE_121 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.172ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_121 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6B.CLK to       R7C6B.Q0 POPtimers/piecounter/SLICE_121 (from reveal_ist_66_N)
ROUTE         4     1.403       R7C6B.Q0 to       R4C6B.A0 reveal_ist_25_N
C0TOFCO_DE  ---     1.023       R4C6B.A0 to      R4C6B.FCO POPtimers/SLICE_33
ROUTE         1     0.000      R4C6B.FCO to      R4C6C.FCI POPtimers/n8248
FCITOFCO_D  ---     0.162      R4C6C.FCI to      R4C6C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R4C6C.FCO to      R4C6D.FCI POPtimers/n8249
FCITOF0_DE  ---     0.585      R4C6D.FCI to       R4C6D.F0 POPtimers/SLICE_30
ROUTE         2     2.132       R4C6D.F0 to       R4C4D.A1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R4C4D.A1 to      R4C4D.FCO POPtimers/SLICE_51
ROUTE         1     0.000      R4C4D.FCO to      R4C5A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R4C5A.FCI to       R4C5A.F0 POPtimers/SLICE_47
ROUTE         2     1.308       R4C5A.F0 to       R3C6A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R3C6A.A1 to      R3C6A.FCO POPtimers/SLICE_68
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI POPtimers/n8121
FCITOF0_DE  ---     0.585      R3C6B.FCI to       R3C6B.F0 POPtimers/SLICE_57
ROUTE         2     1.852       R3C6B.F0 to       R2C3A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889       R2C3A.B1 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.791   (47.7% logic, 52.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6B.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.757ns  (48.0% logic, 52.0% route), 18 logic levels.

 Constraint Details:

     25.757ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.206ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF0_DE  ---     0.585      R4C6B.FCI to       R4C6B.F0 POPtimers/SLICE_33
ROUTE         2     1.392       R4C6B.F0 to       R4C4B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889       R4C4B.A1 to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n8286
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 POPtimers/SLICE_53
ROUTE         2     1.742       R4C4C.F1 to       R3C5D.B0 POPtimers/Startof2ndMWpulse[5]
C0TOFCO_DE  ---     1.023       R3C5D.B0 to      R3C5D.FCO POPtimers/SLICE_69
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8120
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_68
ROUTE         2     1.971       R3C6A.F0 to       R2C2D.B1 POPtimers/Endof2ndMWpulse[7]
C1TOFCO_DE  ---     0.889       R2C2D.B1 to      R2C2D.FCO POPtimers/SLICE_19
ROUTE         1     0.000      R2C2D.FCO to      R2C3A.FCI POPtimers/n8257
FCITOFCO_D  ---     0.162      R2C3A.FCI to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.757   (48.0% logic, 52.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.741ns  (48.0% logic, 52.0% route), 18 logic levels.

 Constraint Details:

     25.741ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.222ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF1_DE  ---     0.643      R4C6B.FCI to       R4C6B.F1 POPtimers/SLICE_33
ROUTE         2     1.810       R4C6B.F1 to       R4C4C.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023       R4C4C.A0 to      R4C4C.FCO POPtimers/SLICE_53
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n8287
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_51
ROUTE         2     1.308       R4C4D.F0 to       R3C5D.A1 POPtimers/Startof2ndMWpulse[6]
C1TOFCO_DE  ---     0.889       R3C5D.A1 to      R3C5D.FCO POPtimers/SLICE_69
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8120
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_68
ROUTE         2     1.971       R3C6A.F0 to       R2C2D.B1 POPtimers/Endof2ndMWpulse[7]
C1TOFCO_DE  ---     0.889       R2C2D.B1 to      R2C2D.FCO POPtimers/SLICE_19
ROUTE         1     0.000      R2C2D.FCO to      R2C3A.FCI POPtimers/n8257
FCITOFCO_D  ---     0.162      R2C3A.FCI to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.741   (48.0% logic, 52.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.727ns  (47.9% logic, 52.1% route), 19 logic levels.

 Constraint Details:

     25.727ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.236ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF0_DE  ---     0.585      R4C6B.FCI to       R4C6B.F0 POPtimers/SLICE_33
ROUTE         2     1.392       R4C6B.F0 to       R4C4B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889       R4C4B.A1 to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n8286
FCITOF0_DE  ---     0.585      R4C4C.FCI to       R4C4C.F0 POPtimers/SLICE_53
ROUTE         2     1.742       R4C4C.F0 to       R3C5C.B1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889       R3C5C.B1 to      R3C5C.FCO POPtimers/SLICE_40
ROUTE         1     0.000      R3C5C.FCO to      R3C5D.FCI POPtimers/n8119
FCITOFCO_D  ---     0.162      R3C5D.FCI to      R3C5D.FCO POPtimers/SLICE_69
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8120
FCITOF0_DE  ---     0.585      R3C6A.FCI to       R3C6A.F0 POPtimers/SLICE_68
ROUTE         2     1.971       R3C6A.F0 to       R2C2D.B1 POPtimers/Endof2ndMWpulse[7]
C1TOFCO_DE  ---     0.889       R2C2D.B1 to      R2C2D.FCO POPtimers/SLICE_19
ROUTE         1     0.000      R2C2D.FCO to      R2C3A.FCI POPtimers/n8257
FCITOFCO_D  ---     0.162      R2C3A.FCI to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.727   (47.9% logic, 52.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i5  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.724ns  (47.2% logic, 52.8% route), 17 logic levels.

 Constraint Details:

     25.724ns physical path delay POPtimers/piecounter/SLICE_120 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.239ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_120 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6C.CLK to       R7C6C.Q0 POPtimers/piecounter/SLICE_120 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6C.Q0 to       R4C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R4C6C.A0 to      R4C6C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R4C6C.FCO to      R4C6D.FCI POPtimers/n8249
FCITOF0_DE  ---     0.585      R4C6D.FCI to       R4C6D.F0 POPtimers/SLICE_30
ROUTE         2     2.132       R4C6D.F0 to       R4C4D.A1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889       R4C4D.A1 to      R4C4D.FCO POPtimers/SLICE_51
ROUTE         1     0.000      R4C4D.FCO to      R4C5A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R4C5A.FCI to       R4C5A.F0 POPtimers/SLICE_47
ROUTE         2     1.308       R4C5A.F0 to       R3C6A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889       R3C6A.A1 to      R3C6A.FCO POPtimers/SLICE_68
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI POPtimers/n8121
FCITOF0_DE  ---     0.585      R3C6B.FCI to       R3C6B.F0 POPtimers/SLICE_57
ROUTE         2     1.852       R3C6B.F0 to       R2C3A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889       R2C3A.B1 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.724   (47.2% logic, 52.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6C.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.663ns  (48.3% logic, 51.7% route), 17 logic levels.

 Constraint Details:

     25.663ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.300ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF0_DE  ---     0.585      R4C6B.FCI to       R4C6B.F0 POPtimers/SLICE_33
ROUTE         2     1.392       R4C6B.F0 to       R4C4B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889       R4C4B.A1 to      R4C4B.FCO POPtimers/SLICE_54
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI POPtimers/n8286
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 POPtimers/SLICE_53
ROUTE         2     1.742       R4C4C.F1 to       R3C5D.B0 POPtimers/Startof2ndMWpulse[5]
C0TOFCO_DE  ---     1.023       R3C5D.B0 to      R3C5D.FCO POPtimers/SLICE_69
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8120
FCITOF1_DE  ---     0.643      R3C6A.FCI to       R3C6A.F1 POPtimers/SLICE_68
ROUTE         2     1.847       R3C6A.F1 to       R2C3A.B0 POPtimers/Endof2ndMWpulse[8]
C0TOFCO_DE  ---     1.023       R2C3A.B0 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.663   (48.3% logic, 51.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.647ns  (48.3% logic, 51.7% route), 17 logic levels.

 Constraint Details:

     25.647ns physical path delay POPtimers/piecounter/SLICE_122 to SLICE_458 meets
    400.000ns delay constraint less
      5.871ns skew and
      0.166ns DIN_SET requirement (totaling 393.963ns) by 368.316ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_122 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6A.CLK to       R7C6A.Q1 POPtimers/piecounter/SLICE_122 (from reveal_ist_66_N)
ROUTE         4     1.498       R7C6A.Q1 to       R4C6A.A1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889       R4C6A.A1 to      R4C6A.FCO POPtimers/SLICE_34
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI POPtimers/n8247
FCITOF1_DE  ---     0.643      R4C6B.FCI to       R4C6B.F1 POPtimers/SLICE_33
ROUTE         2     1.810       R4C6B.F1 to       R4C4C.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023       R4C4C.A0 to      R4C4C.FCO POPtimers/SLICE_53
ROUTE         1     0.000      R4C4C.FCO to      R4C4D.FCI POPtimers/n8287
FCITOF0_DE  ---     0.585      R4C4D.FCI to       R4C4D.F0 POPtimers/SLICE_51
ROUTE         2     1.308       R4C4D.F0 to       R3C5D.A1 POPtimers/Startof2ndMWpulse[6]
C1TOFCO_DE  ---     0.889       R3C5D.A1 to      R3C5D.FCO POPtimers/SLICE_69
ROUTE         1     0.000      R3C5D.FCO to      R3C6A.FCI POPtimers/n8120
FCITOF1_DE  ---     0.643      R3C6A.FCI to       R3C6A.F1 POPtimers/SLICE_68
ROUTE         2     1.847       R3C6A.F1 to       R2C3A.B0 POPtimers/Endof2ndMWpulse[8]
C0TOFCO_DE  ---     1.023       R2C3A.B0 to      R2C3A.FCO POPtimers/SLICE_17
ROUTE         1     0.000      R2C3A.FCO to      R2C3B.FCI POPtimers/n8258
FCITOF1_DE  ---     0.643      R2C3B.FCI to       R2C3B.F1 POPtimers/SLICE_15
ROUTE         3     3.227       R2C3B.F1 to       R8C5B.B0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023       R8C5B.B0 to      R8C5B.FCO POPtimers/SLICE_60
ROUTE         1     0.000      R8C5B.FCO to      R8C5C.FCI POPtimers/n8153
FCITOF0_DE  ---     0.585      R8C5C.FCI to       R8C5C.F0 POPtimers/SLICE_59
ROUTE         2     1.420       R8C5C.F0 to      R10C6C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R10C6C.A1 to     R10C6C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI POPtimers/n8131
FCITOF0_DE  ---     0.585     R10C6D.FCI to      R10C6D.F0 POPtimers/SLICE_39
ROUTE         1     1.383      R10C6D.F0 to       R9C6D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889       R9C6D.A1 to      R9C6D.FCO POPtimers/sample2/SLICE_80
ROUTE         1     0.000      R9C6D.FCO to      R9C7A.FCI POPtimers/sample2/n8170
FCITOF1_DE  ---     0.643      R9C7A.FCI to       R9C7A.F1 POPtimers/sample2/SLICE_79
ROUTE         2     0.324       R9C7A.F1 to       R9C7B.D1 POPtimers/n1352
CTOF_DEL    ---     0.495       R9C7B.D1 to       R9C7B.F1 SLICE_458
ROUTE         1     0.436       R9C7B.F1 to       R9C7B.C0 n9449
CTOF_DEL    ---     0.495       R9C7B.C0 to       R9C7B.F0 SLICE_458
ROUTE         1     0.000       R9C7B.F0 to      R9C7B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.647   (48.3% logic, 51.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R7C6A.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C7B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.

Report:   31.090MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            780 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 87.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i10  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i10  (to clk_debug_N +)

   Delay:               3.659ns  (12.4% logic, 87.6% route), 1 logic levels.

 Constraint Details:

      3.659ns physical path delay POPtimers/freepcounter/SLICE_142 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_308 meets
    100.000ns delay constraint less
      8.406ns skew and
      0.348ns M_SET requirement (totaling 91.246ns) by 87.587ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_142 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C3A.CLK to       R5C3A.Q0 POPtimers/freepcounter/SLICE_142 (from reveal_ist_69_N)
ROUTE         3     3.207       R5C3A.Q0 to      R8C13B.M1 reveal_ist_43_N (to clk_debug_N)
                  --------
                    3.659   (12.4% logic, 87.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C7C.CLK clk_2M5
REG_DEL     ---     0.452      R3C7C.CLK to       R3C7C.Q0 POPtimers/freepcounter/SLICE_214
ROUTE         2     2.103       R3C7C.Q0 to      R7C12A.C0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.C0 to      R7C12A.F0 SLICE_411
ROUTE         9     2.440      R7C12A.F0 to      R5C3A.CLK reveal_ist_69_N
                  --------
                   11.802   (26.9% logic, 73.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to     R8C13B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i17  (to clk_debug_N +)

   Delay:               2.840ns  (15.9% logic, 84.1% route), 1 logic levels.

 Constraint Details:

      2.840ns physical path delay POPtimers/piecounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_341 meets
    100.000ns delay constraint less
      8.787ns skew and
      0.348ns M_SET requirement (totaling 90.865ns) by 88.025ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R8C6B.CLK to       R8C6B.Q0 POPtimers/piecounter/SLICE_130 (from reveal_ist_66_N)
ROUTE         5     2.388       R8C6B.Q0 to      R4C10D.M1 reveal_ist_29_N (to clk_debug_N)
                  --------
                    2.840   (15.9% logic, 84.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C2A.CLK clk_2M5
REG_DEL     ---     0.452      R3C2A.CLK to       R3C2A.Q0 POPtimers/SLICE_114
ROUTE         1     2.474       R3C2A.Q0 to      R7C12B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 SLICE_415
ROUTE        10     2.450      R7C12B.F0 to      R8C6B.CLK reveal_ist_66_N
                  --------
                   12.183   (26.0% logic, 74.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to     R4C10D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i6  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i6  (to clk_debug_N +)

   Delay:               3.217ns  (14.1% logic, 85.9% route), 1 logic levels.

 Constraint Details:

      3.217ns physical path delay POPtimers/freepcounter/SLICE_144 to SLICE_415 meets
    100.000ns delay constraint less
      8.406ns skew and
      0.348ns M_SET requirement (totaling 91.246ns) by 88.029ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_144 to SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C2C.CLK to       R5C2C.Q0 POPtimers/freepcounter/SLICE_144 (from reveal_ist_69_N)
ROUTE         3     2.765       R5C2C.Q0 to      R7C12B.M1 reveal_ist_51_N (to clk_debug_N)
                  --------
                    3.217   (14.1% logic, 85.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C7C.CLK clk_2M5
REG_DEL     ---     0.452      R3C7C.CLK to       R3C7C.Q0 POPtimers/freepcounter/SLICE_214
ROUTE         2     2.103       R3C7C.Q0 to      R7C12A.C0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.C0 to      R7C12A.F0 SLICE_411
ROUTE         9     2.440      R7C12A.F0 to      R5C2C.CLK reveal_ist_69_N
                  --------
                   11.802   (26.9% logic, 73.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to     R7C12B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i5  (to clk_debug_N +)

   Delay:               2.919ns  (15.5% logic, 84.5% route), 1 logic levels.

 Constraint Details:

      2.919ns physical path delay POPtimers/freepcounter/SLICE_145 to SLICE_411 meets
    100.000ns delay constraint less
      8.406ns skew and
      0.348ns M_SET requirement (totaling 91.246ns) by 88.327ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_145 to SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C2B.CLK to       R5C2B.Q1 POPtimers/freepcounter/SLICE_145 (from reveal_ist_69_N)
ROUTE         3     2.467       R5C2B.Q1 to      R7C12A.M1 reveal_ist_53_N (to clk_debug_N)
                  --------
                    2.919   (15.5% logic, 84.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C7C.CLK clk_2M5
REG_DEL     ---     0.452      R3C7C.CLK to       R3C7C.Q0 POPtimers/freepcounter/SLICE_214
ROUTE         2     2.103       R3C7C.Q0 to      R7C12A.C0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.C0 to      R7C12A.F0 SLICE_411
ROUTE         9     2.440      R7C12A.F0 to      R5C2B.CLK reveal_ist_69_N
                  --------
                   11.802   (26.9% logic, 73.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to     R7C12A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_event_cnt_cntg_reg_i0_i1  (to clk_debug_N +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_event_cnt_cntg_reg_i0_i0

   Delay:              11.306ns  (25.9% logic, 74.1% route), 6 logic levels.

 Constraint Details:

     11.306ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/SLICE_5 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 99.718ns) by 88.412ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C12C.CLK to      R4C12C.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 (from clk_debug_N)
ROUTE         5     2.154      R4C12C.Q1 to      R5C15A.A1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R5C15A.A1 to      R5C15A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_284
ROUTE         3     1.302      R5C15A.F1 to      R8C16C.C1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9517
CTOF_DEL    ---     0.495      R8C16C.C1 to      R8C16C.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_534
ROUTE         5     0.783      R8C16C.F1 to     R10C16C.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9491
CTOF_DEL    ---     0.495     R10C16C.C0 to     R10C16C.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_515
ROUTE         2     1.542     R10C16C.F0 to      R9C13D.B1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n43_adj_1307
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         3     0.987      R9C13D.F1 to      R9C12B.A1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n40_adj_1328
CTOF_DEL    ---     0.495      R9C12B.A1 to      R9C12B.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_599
ROUTE         1     1.611      R9C12B.F1 to       R7C8A.CE TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/cnt_contig_reg_wen (to clk_debug_N)
                  --------
                   11.306   (25.9% logic, 74.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R4C12C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to      R7C8A.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 88.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i8  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i8  (to clk_debug_N +)

   Delay:               2.816ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.816ns physical path delay POPtimers/freepcounter/SLICE_143 to SLICE_164 meets
    100.000ns delay constraint less
      8.406ns skew and
      0.348ns M_SET requirement (totaling 91.246ns) by 88.430ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_143 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C2D.CLK to       R5C2D.Q0 POPtimers/freepcounter/SLICE_143 (from reveal_ist_69_N)
ROUTE         3     2.364       R5C2D.Q0 to       R5C4A.M1 reveal_ist_47_N (to clk_debug_N)
                  --------
                    2.816   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C7C.CLK clk_2M5
REG_DEL     ---     0.452      R3C7C.CLK to       R3C7C.Q0 POPtimers/freepcounter/SLICE_214
ROUTE         2     2.103       R3C7C.Q0 to      R7C12A.C0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.C0 to      R7C12A.F0 SLICE_411
ROUTE         9     2.440      R7C12A.F0 to      R5C2D.CLK reveal_ist_69_N
                  --------
                   11.802   (26.9% logic, 73.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to      R5C4A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i13  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i13  (to clk_debug_N +)

   Delay:               2.807ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.807ns physical path delay POPtimers/freepcounter/SLICE_141 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_385 meets
    100.000ns delay constraint less
      8.406ns skew and
      0.348ns M_SET requirement (totaling 91.246ns) by 88.439ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_141 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C3B.CLK to       R5C3B.Q1 POPtimers/freepcounter/SLICE_141 (from reveal_ist_69_N)
ROUTE         3     2.355       R5C3B.Q1 to      R5C11A.M1 reveal_ist_37_N (to clk_debug_N)
                  --------
                    2.807   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R3C7C.CLK clk_2M5
REG_DEL     ---     0.452      R3C7C.CLK to       R3C7C.Q0 POPtimers/freepcounter/SLICE_214
ROUTE         2     2.103       R3C7C.Q0 to      R7C12A.C0 POPtimers/freepcounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C12A.C0 to      R7C12A.F0 SLICE_411
ROUTE         9     2.440      R7C12A.F0 to      R5C3B.CLK reveal_ist_69_N
                  --------
                   11.802   (26.9% logic, 73.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        97     2.264       21.PADDI to     R5C11A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i11  (to clk_debug_N +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i10

   Delay:              11.017ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

     11.017ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_508 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 99.718ns) by 88.701ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C12C.CLK to      R4C12C.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 (from clk_debug_N)
ROUTE         5     2.154      R4C12C.Q1 to      R5C15A.A1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R5C15A.A1 to      R5C15A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_284
ROUTE         3     1.302      R5C15A.F1 to      R8C16C.C1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9517
CTOF_DEL    ---     0.495      R8C16C.C1 to      R8C16C.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_534
ROUTE         5     0.783      R8C16C.F1 to     R10C16C.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9491
CTOF_DEL    ---     0.495     R10C16C.C0 to     R10C16C.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_515
ROUTE         2     1.542     R10C16C.F0 to      R9C13D.B1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n43_adj_1307
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         3     0.445      R9C13D.F1 to      R9C13D.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n40_adj_1328
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         8     1.864      R9C13D.F0 to      R8C11A.CE TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_70 (to clk_debug_N)
                  --------
                   11.017   (26.6% logic, 73.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R4C12C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R8C11A.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 88.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i13  (to clk_debug_N +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i12

   Delay:              11.017ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

     11.017ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_580 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 99.718ns) by 88.701ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C12C.CLK to      R4C12C.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 (from clk_debug_N)
ROUTE         5     2.154      R4C12C.Q1 to      R5C15A.A1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R5C15A.A1 to      R5C15A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_284
ROUTE         3     1.302      R5C15A.F1 to      R8C16C.C1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9517
CTOF_DEL    ---     0.495      R8C16C.C1 to      R8C16C.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_534
ROUTE         5     0.783      R8C16C.F1 to     R10C16C.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9491
CTOF_DEL    ---     0.495     R10C16C.C0 to     R10C16C.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_515
ROUTE         2     1.542     R10C16C.F0 to      R9C13D.B1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n43_adj_1307
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         3     0.445      R9C13D.F1 to      R9C13D.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n40_adj_1328
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         8     1.864      R9C13D.F0 to      R8C11D.CE TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_70 (to clk_debug_N)
                  --------
                   11.017   (26.6% logic, 73.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R4C12C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R8C11D.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 88.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i15  (to clk_debug_N +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i14

   Delay:              11.017ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

     11.017ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_602 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 99.718ns) by 88.701ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C12C.CLK to      R4C12C.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616 (from clk_debug_N)
ROUTE         5     2.154      R4C12C.Q1 to      R5C15A.A1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R5C15A.A1 to      R5C15A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_284
ROUTE         3     1.302      R5C15A.F1 to      R8C16C.C1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9517
CTOF_DEL    ---     0.495      R8C16C.C1 to      R8C16C.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_534
ROUTE         5     0.783      R8C16C.F1 to     R10C16C.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9491
CTOF_DEL    ---     0.495     R10C16C.C0 to     R10C16C.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_515
ROUTE         2     1.542     R10C16C.F0 to      R9C13D.B1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n43_adj_1307
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         3     0.445      R9C13D.F1 to      R9C13D.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n40_adj_1328
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_531
ROUTE         8     1.864      R9C13D.F0 to      R8C11C.CE TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_70 (to clk_debug_N)
                  --------
                   11.017   (26.6% logic, 73.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R4C12C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     2.264       21.PADDI to     R8C11C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

Report:   80.561MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   31.090 MHz|  18  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |   10.000 MHz|   80.561 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_459.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 152
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 97
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_459.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 402704 paths, 3 nets, and 3699 connections (91.40% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Fri Jan 19 13:17:44 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_184 to slowclocks/SLICE_184 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_184 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3C.CLK to      R10C3C.Q0 slowclocks/SLICE_184 (from clk_2M5)
ROUTE         1     0.130      R10C3C.Q0 to      R10C3C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R10C3C.A0 to      R10C3C.F0 slowclocks/SLICE_184
ROUTE         1     0.000      R10C3C.F0 to     R10C3C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_187 to slowclocks/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_187 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2D.CLK to      R10C2D.Q0 slowclocks/SLICE_187 (from clk_2M5)
ROUTE         1     0.130      R10C2D.Q0 to      R10C2D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R10C2D.A0 to      R10C2D.F0 slowclocks/SLICE_187
ROUTE         1     0.000      R10C2D.F0 to     R10C2D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2B.CLK to      R10C2B.Q1 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R10C2B.Q1 to      R10C2B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R10C2B.A1 to      R10C2B.F1 slowclocks/SLICE_189
ROUTE         1     0.000      R10C2B.F1 to     R10C2B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_182 to slowclocks/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_182 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4A.CLK to      R10C4A.Q0 slowclocks/SLICE_182 (from clk_2M5)
ROUTE         1     0.130      R10C4A.Q0 to      R10C4A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R10C4A.A0 to      R10C4A.F0 slowclocks/SLICE_182
ROUTE         1     0.000      R10C4A.F0 to     R10C4A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2B.CLK to      R10C2B.Q0 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R10C2B.Q0 to      R10C2B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R10C2B.A0 to      R10C2B.F0 slowclocks/SLICE_189
ROUTE         1     0.000      R10C2B.F0 to     R10C2B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_185 to slowclocks/SLICE_185 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_185 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3B.CLK to      R10C3B.Q0 slowclocks/SLICE_185 (from clk_2M5)
ROUTE         1     0.130      R10C3B.Q0 to      R10C3B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R10C3B.A0 to      R10C3B.F0 slowclocks/SLICE_185
ROUTE         1     0.000      R10C3B.F0 to     R10C3B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_183 to slowclocks/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_183 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C3D.CLK to      R10C3D.Q0 slowclocks/SLICE_183 (from clk_2M5)
ROUTE         1     0.130      R10C3D.Q0 to      R10C3D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R10C3D.A0 to      R10C3D.F0 slowclocks/SLICE_183
ROUTE         1     0.000      R10C3D.F0 to     R10C3D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_188 to slowclocks/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_188 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C2C.CLK to      R10C2C.Q0 slowclocks/SLICE_188 (from clk_2M5)
ROUTE         1     0.130      R10C2C.Q0 to      R10C2C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R10C2C.A0 to      R10C2C.F0 slowclocks/SLICE_188
ROUTE         1     0.000      R10C2C.F0 to     R10C2C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C2C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_181 to slowclocks/SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_181 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4B.CLK to      R10C4B.Q0 slowclocks/SLICE_181 (from clk_2M5)
ROUTE         1     0.130      R10C4B.Q0 to      R10C4B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R10C4B.A0 to      R10C4B.F0 slowclocks/SLICE_181
ROUTE         1     0.000      R10C4B.F0 to     R10C4B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_965__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_965__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_180 to slowclocks/SLICE_180 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_180 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4C.CLK to      R10C4C.Q1 slowclocks/SLICE_180 (from clk_2M5)
ROUTE         1     0.130      R10C4C.Q1 to      R10C4C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R10C4C.A1 to      R10C4C.F1 slowclocks/SLICE_180
ROUTE         1     0.000      R10C4C.F1 to     R10C4C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            780 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i21  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_7 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.235ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_7 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9D.CLK to       R7C9D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_7 (from clk_debug_N)
ROUTE         1     0.207       R7C9D.Q0 to   EBR_R6C7.DI3 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[21] (to clk_debug_N)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C9D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i18  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.235ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9B.CLK to       R7C9B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_0 (from clk_debug_N)
ROUTE         1     0.207       R7C9B.Q1 to   EBR_R6C7.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[18] (to clk_debug_N)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C9B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i31  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.324ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:

      0.324ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.259ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9A.CLK to       R7C9A.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 (from clk_debug_N)
ROUTE         1     0.191       R7C9A.Q1 to  EBR_R6C7.DI13 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[31] (to clk_debug_N)
                  --------
                    0.324   (41.0% logic, 59.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C9A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i29  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_2 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.275ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_2 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8D.CLK to       R7C8D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_2 (from clk_debug_N)
ROUTE         1     0.207       R7C8D.Q0 to  EBR_R6C7.DI11 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[29] (to clk_debug_N)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C8D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i30  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.275ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9A.CLK to       R7C9A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1 (from clk_debug_N)
ROUTE         1     0.207       R7C9A.Q0 to  EBR_R6C7.DI12 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[30] (to clk_debug_N)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C9A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_1  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R9C11A.WCK to      R9C11A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R9C11A.F1 to     R9C11A.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout1_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to     R9C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to     R9C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_0  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R9C11A.WCK to      R9C11A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R9C11A.F0 to     R9C11A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout0_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to     R9C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to     R9C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_8 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.303ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_8 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9C.CLK to       R7C9C.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_8 (from clk_debug_N)
ROUTE         1     0.275       R7C9C.Q0 to   EBR_R6C7.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[19] (to clk_debug_N)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C9C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i26  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.303ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8B.CLK to       R7C8B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 (from clk_debug_N)
ROUTE         1     0.275       R7C8B.Q1 to   EBR_R6C7.DI8 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[26] (to clk_debug_N)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C8B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i25  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.303ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8B.CLK to       R7C8B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4 (from clk_debug_N)
ROUTE         1     0.275       R7C8B.Q0 to   EBR_R6C7.DI7 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[25] (to clk_debug_N)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.788       21.PADDI to      R7C8B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        97     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.235 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_459.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 152
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 97
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_459.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_411.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_415.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 402704 paths, 3 nets, and 3699 connections (91.40% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

