"/home/kaush/efinity/2023.2/bin/efx_map" --project "I2C_IP_Prototyping" --root "top" --write-efx-verilog "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/outflow/I2C_IP_Prototyping.map.v" --write-premap-module "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/outflow/I2C_IP_Prototyping.elab.vdb" --binary-db "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/outflow/I2C_IP_Prototyping.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/work_syn" --output-dir "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/outflow" --project-xml "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/I2C_IP_Prototyping.xml" --I "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping" --I "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_Master" --I "/home/kaush/Desktop/Efinity/I2C_IP_Prototyping/ip/I2C_FIFO"