(declare-fun temp72_1 () (_ BitVec 64))
(declare-fun var68976 () (_ BitVec 64))
(declare-fun temp72_2 () (_ BitVec 64))
(declare-fun temp72_3 () (_ BitVec 64))
(declare-fun temp72_4 () (_ BitVec 64))
(declare-fun ARGNAME_w_ih_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp72_5 () (_ BitVec 64))
(declare-fun temp72_6 () (_ BitVec 64))
(declare-fun temp72_7 () (_ BitVec 64))
(declare-fun temp72_8 () (_ BitVec 64))
(declare-fun temp72_9 () (_ BitVec 64))
(declare-fun temp72_10 () (_ BitVec 64))
(declare-fun temp72_11 () (_ BitVec 64))
(declare-fun temp72_12 () (_ BitVec 64))
(declare-fun temp72_13 () (_ BitVec 64))
(declare-fun temp72_14 () (_ BitVec 64))
(declare-fun temp72_15 () (_ BitVec 64))
(declare-fun temp72_16 () (_ BitVec 64))
(declare-fun temp72_17 () (_ BitVec 64))
(declare-fun temp72_18 () (_ BitVec 64))
(declare-fun temp72_19 () (_ BitVec 64))
(declare-fun temp72_20 () (_ BitVec 64))
(declare-fun temp72_21 () (_ BitVec 64))
(declare-fun temp72_22 () (_ BitVec 64))
(declare-fun var77543 () (_ BitVec 64))
(declare-fun temp72_23 () (_ BitVec 64))
(declare-fun temp72_24 () (_ BitVec 64))
(declare-fun temp72_25 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp72_26 () (_ BitVec 64))
(declare-fun temp72_27 () (_ BitVec 64))
(declare-fun temp72_28 () (_ BitVec 64))
(declare-fun temp72_29 () (_ BitVec 64))
(declare-fun temp72_30 () (_ BitVec 64))
(declare-fun temp72_31 () (_ BitVec 64))
(declare-fun temp72_32 () (_ BitVec 64))
(declare-fun temp72_33 () (_ BitVec 64))
(declare-fun temp72_34 () (_ BitVec 64))
(declare-fun temp72_35 () (_ BitVec 64))
(declare-fun temp72_36 () (_ BitVec 64))
(declare-fun temp72_37 () (_ BitVec 64))
(declare-fun temp72_38 () (_ BitVec 64))
(declare-fun temp72_39 () (_ BitVec 64))
(declare-fun temp72_40 () (_ BitVec 64))
(declare-fun temp72_41 () (_ BitVec 64))
(declare-fun temp72_42 () (_ BitVec 64))
(declare-fun temp72_43 () (_ BitVec 64))
(declare-fun temp72_44 () (_ BitVec 64))
(declare-fun temp72_45 () (_ BitVec 64))
(declare-fun var273184 () (_ BitVec 64))
(declare-fun k!0 () Bool)
(declare-fun ARGNAME_w_ih_NAMEEND_DIM () (_ BitVec 64))
(declare-fun k!1 () (_ BitVec 64))
(declare-fun k!2 () (_ BitVec 64))
(declare-fun k!3 () Bool)
(declare-fun k!4 () Bool)
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp72_46 () (_ BitVec 64))
(declare-fun temp72_47 () (_ BitVec 64))
(declare-fun temp72_48 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp72_49 () (_ BitVec 64))
(declare-fun temp72_50 () (_ BitVec 64))
(declare-fun temp72_51 () (_ BitVec 64))
(declare-fun temp72_52 () (_ BitVec 64))
(declare-fun temp72_53 () (_ BitVec 64))
(declare-fun temp72_54 () (_ BitVec 64))
(declare-fun temp72_55 () (_ BitVec 64))
(declare-fun temp72_56 () (_ BitVec 64))
(declare-fun temp72_57 () (_ BitVec 64))
(declare-fun temp72_58 () (_ BitVec 64))
(declare-fun temp72_59 () (_ BitVec 64))
(declare-fun temp72_60 () (_ BitVec 64))
(declare-fun temp72_61 () (_ BitVec 64))
(declare-fun temp72_62 () (_ BitVec 64))
(declare-fun temp72_63 () (_ BitVec 64))
(declare-fun temp72_64 () (_ BitVec 64))
(declare-fun temp72_65 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp72_66 () (_ BitVec 64))
(declare-fun temp72_67 () (_ BitVec 64))
(declare-fun var77548 () (_ BitVec 64))
(declare-fun temp72_68 () (_ BitVec 64))
(declare-fun temp72_69 () (_ BitVec 64))
(declare-fun temp72_70 () (_ BitVec 64))
(declare-fun temp72_71 () (_ BitVec 64))
(declare-fun temp72_72 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIMSIZE () (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp72_73 () (_ BitVec 64))
(declare-fun temp72_74 () (_ BitVec 64))
(declare-fun temp72_75 () (_ BitVec 64))
(declare-fun temp72_76 () (_ BitVec 64))
(declare-fun temp72_77 () (_ BitVec 64))
(declare-fun temp72_78 () (_ BitVec 64))
(declare-fun temp72_79 () (_ BitVec 64))
(declare-fun temp72_80 () (_ BitVec 64))
(declare-fun temp72_81 () (_ BitVec 64))
(declare-fun temp72_82 () (_ BitVec 64))
(declare-fun temp72_83 () (_ BitVec 64))
(declare-fun temp72_84 () (_ BitVec 64))
(declare-fun temp72_85 () (_ BitVec 64))
(declare-fun temp72_86 () (_ BitVec 64))
(declare-fun temp72_87 () (_ BitVec 64))
(declare-fun temp72_88 () (_ BitVec 64))
(declare-fun temp72_89 () (_ BitVec 64))
(declare-fun temp72_90 () (_ BitVec 64))
(declare-fun temp72_91 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIM () (_ BitVec 64))
(declare-fun var535496 () (_ BitVec 64))
(declare-fun temp72_92 () (_ BitVec 64))
(declare-fun temp72_93 () (_ BitVec 64))
(declare-fun temp72_94 () (_ BitVec 64))
(declare-fun temp72_95 () (_ BitVec 64))
(declare-fun temp72_96 () (_ BitVec 64))
(declare-fun var535565 () (_ BitVec 64))
(declare-fun temp72_97 () (_ BitVec 64))
(declare-fun temp72_99 () (_ BitVec 64))
(declare-fun temp72_98 () (_ BitVec 64))
(assert (= temp72_1 #x0000000000000001))
(assert (= var68976 temp72_1))
(assert (= temp72_2 #x0000000000000000))
(assert (= temp72_3 temp72_2))
(assert (= temp72_4 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_3)))
(assert (= temp72_5 #x0000000000000001))
(assert (= temp72_6 temp72_5))
(assert (= temp72_7 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_6)))
(assert (= temp72_8 #x0000000000000002))
(assert (= temp72_9 temp72_8))
(assert (= temp72_10 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_9)))
(assert (= temp72_11 #x0000000000000003))
(assert (= temp72_12 temp72_11))
(assert (= temp72_13 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_12)))
(assert (= temp72_14 #x0000000000000004))
(assert (= temp72_15 temp72_14))
(assert (= temp72_16 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_15)))
(assert (= temp72_17 #x0000000000000005))
(assert (= temp72_18 temp72_17))
(assert (= temp72_19 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_18)))
(assert (= temp72_20 #x0000000000000000))
(assert (= temp72_21
   (ite (bvslt var68976 temp72_20)
        (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp72_22 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp72_21)))
(assert (= var77543 temp72_22))
(assert (bvslt (ite (bvslt var68976 temp72_20)
            (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_ih_NAMEEND_DIM))
(assert (= temp72_23 #x0000000000000000))
(assert (= temp72_24 temp72_23))
(assert (= temp72_25 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_24)))
(assert (= temp72_26 #x0000000000000001))
(assert (= temp72_27 temp72_26))
(assert (= temp72_28 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_27)))
(assert (= temp72_29 #x0000000000000002))
(assert (= temp72_30 temp72_29))
(assert (= temp72_31 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_30)))
(assert (= temp72_32 #x0000000000000003))
(assert (= temp72_33 temp72_32))
(assert (= temp72_34 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_33)))
(assert (= temp72_35 #x0000000000000004))
(assert (= temp72_36 temp72_35))
(assert (= temp72_37 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_36)))
(assert (= temp72_38 #x0000000000000005))
(assert (= temp72_39 temp72_38))
(assert (= temp72_40 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_39)))
(assert (= temp72_41 #x0000000000000001))
(assert (= temp72_42 temp72_41))
(assert (= temp72_43 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_42)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp72_41))
(assert (bvsge temp72_41 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp72_44 var77543))
(assert (= var273184
   (ite (= temp72_43 temp72_44) #x0000000000000001 #x0000000000000000)))
(assert (= temp72_45 #x0000000000000001))
(assert (= var273184 temp72_45))
(assert (= temp72_46 #x0000000000000001))
(assert (= var68976 temp72_46))
(assert (= temp72_47 #x0000000000000000))
(assert (= temp72_48 temp72_47))
(assert (= temp72_49 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_48)))
(assert (= temp72_50 #x0000000000000001))
(assert (= temp72_51 temp72_50))
(assert (= temp72_52 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_51)))
(assert (= temp72_53 #x0000000000000002))
(assert (= temp72_54 temp72_53))
(assert (= temp72_55 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_54)))
(assert (= temp72_56 #x0000000000000003))
(assert (= temp72_57 temp72_56))
(assert (= temp72_58 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_57)))
(assert (= temp72_59 #x0000000000000004))
(assert (= temp72_60 temp72_59))
(assert (= temp72_61 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_60)))
(assert (= temp72_62 #x0000000000000005))
(assert (= temp72_63 temp72_62))
(assert (= temp72_64 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_63)))
(assert (= temp72_65 #x0000000000000000))
(assert (= temp72_66
   (ite (bvslt var68976 temp72_65)
        (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp72_67 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp72_66)))
(assert (= var77548 temp72_67))
(assert (bvslt (ite (bvslt var68976 temp72_65)
            (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_hh_NAMEEND_DIM))
(assert (= temp72_68 #x0000000000000000))
(assert (= temp72_69 temp72_68))
(assert (= temp72_70 (select ARGNAME_input_NAMEEND_DIMSIZE temp72_69)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp72_68))
(assert (bvsge temp72_68 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp72_71 #x0000000000000000))
(assert (= temp72_72 temp72_71))
(assert (= temp72_73 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_72)))
(assert (= temp72_74 #x0000000000000001))
(assert (= temp72_75 temp72_74))
(assert (= temp72_76 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_75)))
(assert (= temp72_77 #x0000000000000002))
(assert (= temp72_78 temp72_77))
(assert (= temp72_79 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_78)))
(assert (= temp72_80 #x0000000000000003))
(assert (= temp72_81 temp72_80))
(assert (= temp72_82 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_81)))
(assert (= temp72_83 #x0000000000000004))
(assert (= temp72_84 temp72_83))
(assert (= temp72_85 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_84)))
(assert (= temp72_86 #x0000000000000005))
(assert (= temp72_87 temp72_86))
(assert (= temp72_88 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_87)))
(assert (= temp72_89 #x0000000000000000))
(assert (= temp72_90 temp72_89))
(assert (= temp72_91 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_90)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp72_89))
(assert (bvsge temp72_89 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= var535496
   (ite (= temp72_70 temp72_91) #x0000000000000001 #x0000000000000000)))
(assert (= temp72_92 #x0000000000000001))
(assert (= var535496 temp72_92))
(assert (= temp72_93 #x0000000000000001))
(assert (= temp72_94 temp72_93))
(assert (= temp72_95 (select ARGNAME_hx_NAMEEND_DIMSIZE temp72_94)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp72_93))
(assert (bvsge temp72_93 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= temp72_96 var77548))
(assert (= var535565
   (ite (= temp72_95 temp72_96) #x0000000000000001 #x0000000000000000)))
(assert (= temp72_97 #x0000000000000001))
(assert (= var535565 temp72_97))
(assert (= temp72_99 #x0000000000000000))
(assert (= temp72_98 temp72_99))
(model-add temp72_1 () (_ BitVec 64) #x0000000000000001)
(model-add var68976 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp72_3 () (_ BitVec 64) #x0000000000000000)
(model-add temp72_4
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp72_5 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_6 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_7
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp72_8 () (_ BitVec 64) #x0000000000000002)
(model-add temp72_9 () (_ BitVec 64) #x0000000000000002)
(model-add temp72_10
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp72_11 () (_ BitVec 64) #x0000000000000003)
(model-add temp72_12 () (_ BitVec 64) #x0000000000000003)
(model-add temp72_13
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp72_14 () (_ BitVec 64) #x0000000000000004)
(model-add temp72_15 () (_ BitVec 64) #x0000000000000004)
(model-add temp72_16
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp72_17 () (_ BitVec 64) #x0000000000000005)
(model-add temp72_18 () (_ BitVec 64) #x0000000000000005)
(model-add temp72_19
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp72_20 () (_ BitVec 64) #x0000000000000000)
(model-add temp72_21 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_22
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add var77543
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp72_23 () (_ BitVec 64) #x0000000000000000)
(model-add temp72_24 () (_ BitVec 64) #x0000000000000000)
(model-add temp72_25
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp72_26 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_27 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_28
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp72_29 () (_ BitVec 64) #x0000000000000002)
(model-add temp72_30 () (_ BitVec 64) #x0000000000000002)
(model-add temp72_31
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp72_32 () (_ BitVec 64) #x0000000000000003)
(model-add temp72_33 () (_ BitVec 64) #x0000000000000003)
(model-add temp72_34
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp72_35 () (_ BitVec 64) #x0000000000000004)
(model-add temp72_36 () (_ BitVec 64) #x0000000000000004)
(model-add temp72_37
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp72_38 () (_ BitVec 64) #x0000000000000005)
(model-add temp72_39 () (_ BitVec 64) #x0000000000000005)
(model-add temp72_40
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp72_41 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_42 () (_ BitVec 64) #x0000000000000001)
(model-add temp72_43
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp72_44
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp72_45 () (_ BitVec 64) #x0000000000000001)
(model-add var273184 () (_ BitVec 64) #x0000000000000001)
(model-del k!0)
(model-add ARGNAME_w_ih_NAMEEND_DIM
           ()
           (_ BitVec 64)
           (ite (or k!0 (= #x0000000000000001 #x7fffffffffffffff))
                #x0000000000000001
                (bvadd #x0000000000000001 #x0000000000000001)))
(model-del k!1)
(model-add ARGNAME_input_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!1))
(model-del k!2)
(model-add ARGNAME_w_ih_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!2))
(model-del k!3)
(model-add k!0 () Bool (not k!3))
(model-del k!4)
(model-add k!1 () (_ BitVec 64) (ite k!4 k!2 (bvnot k!2)))






