simSeconds 0.09017057649500002
simTicks 90170530161.99052
finalTick 610028894853812.8
simFreq 1000001000000.0
hostSeconds 305.72029447999995
hostTickRate 294867221.91418904
hostMemory 53069075.866859995
simInsts 110000131.07441399
simOps 112173810.99303001
hostInstRate 370822.43905800005
hostOpRate 378223.72608
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.4351060000000007
system.l2.demandMisses::cpu.data 2.7016530000000003
system.l2.demandMisses::switch_cpus.inst 100.485403
system.l2.demandMisses::switch_cpus.data 774819.136075
system.l2.demandMisses::total 774919.1373309998
system.l2.overallMisses::cpu.inst 2.4351060000000007
system.l2.overallMisses::cpu.data 2.7016530000000003
system.l2.overallMisses::switch_cpus.inst 100.485403
system.l2.overallMisses::switch_cpus.data 774819.136075
system.l2.overallMisses::total 774919.1373309998
system.l2.demandMissLatency::switch_cpus.inst 11302814.9455
system.l2.demandMissLatency::switch_cpus.data 80316631271.4605
system.l2.demandMissLatency::total 80327898119.66649
system.l2.overallMissLatency::switch_cpus.inst 11302814.9455
system.l2.overallMissLatency::switch_cpus.data 80316631271.4605
system.l2.overallMissLatency::total 80327898119.66649
system.l2.demandAccesses::cpu.inst 2.4351060000000007
system.l2.demandAccesses::cpu.data 2.7016530000000003
system.l2.demandAccesses::switch_cpus.inst 274.10887099999997
system.l2.demandAccesses::switch_cpus.data 1412974.427181
system.l2.demandAccesses::total 1413248.051905
system.l2.overallAccesses::cpu.inst 2.4351060000000007
system.l2.overallAccesses::cpu.data 2.7016530000000003
system.l2.overallAccesses::switch_cpus.inst 274.10887099999997
system.l2.overallAccesses::switch_cpus.data 1412974.427181
system.l2.overallAccesses::total 1413248.051905
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.9999330000000002
system.l2.demandMissRate::switch_cpus.inst 0.5063078443289999
system.l2.demandMissRate::switch_cpus.data 0.55575364857
system.l2.demandMissRate::total 0.555449131339
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.9999330000000002
system.l2.overallMissRate::switch_cpus.inst 0.5063078443289999
system.l2.overallMissRate::switch_cpus.data 0.55575364857
system.l2.overallMissRate::total 0.555449131339
system.l2.demandAvgMissLatency::switch_cpus.inst 111314.357983786
system.l2.demandAvgMissLatency::switch_cpus.data 102421.38838855296
system.l2.demandAvgMissLatency::total 102422.67950745617
system.l2.overallAvgMissLatency::switch_cpus.inst 111314.357983786
system.l2.overallAvgMissLatency::switch_cpus.data 102421.38838855296
system.l2.overallAvgMissLatency::total 102422.67950745617
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 100.485403
system.l2.demandMshrMisses::switch_cpus.data 774819.136075
system.l2.demandMshrMisses::total 774919.1373309998
system.l2.overallMshrMisses::switch_cpus.inst 100.485403
system.l2.overallMshrMisses::switch_cpus.data 774819.136075
system.l2.overallMshrMisses::total 774919.1373309998
system.l2.demandMshrMissLatency::switch_cpus.inst 10297960.9155
system.l2.demandMshrMissLatency::switch_cpus.data 72568440404.8605
system.l2.demandMshrMissLatency::total 72578707240.5065
system.l2.overallMshrMissLatency::switch_cpus.inst 10297960.9155
system.l2.overallMshrMissLatency::switch_cpus.data 72568440404.8605
system.l2.overallMshrMissLatency::total 72578707240.5065
system.l2.demandMshrMissRate::switch_cpus.inst 0.5063078443289999
system.l2.demandMshrMissRate::switch_cpus.data 0.55575364857
system.l2.demandMshrMissRate::total 0.555449131339
system.l2.overallMshrMissRate::switch_cpus.inst 0.5063078443289999
system.l2.overallMshrMissRate::switch_cpus.data 0.55575364857
system.l2.overallMshrMissRate::total 0.555449131339
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 101314.347983786
system.l2.demandAvgMshrMissLatency::switch_cpus.data 92421.37892291912
system.l2.demandAvgMshrMissLatency::total 92422.67004175289
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 101314.347983786
system.l2.overallAvgMshrMissLatency::switch_cpus.data 92421.37892291912
system.l2.overallAvgMshrMissLatency::total 92422.67004175289
system.l2.replacements 772944.870031
system.l2.ReadCleanReq.misses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 100.485403
system.l2.ReadCleanReq.misses::total 100.53637300000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 11302814.9455
system.l2.ReadCleanReq.missLatency::total 11302814.9455
system.l2.ReadCleanReq.accesses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 274.10887099999997
system.l2.ReadCleanReq.accesses::total 274.159841
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.5063078443289999
system.l2.ReadCleanReq.missRate::total 0.5063078443289999
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 111314.357983786
system.l2.ReadCleanReq.avgMissLatency::total 111134.0243533747
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 100.485403
system.l2.ReadCleanReq.mshrMisses::total 100.485403
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 10297960.9155
system.l2.ReadCleanReq.mshrMissLatency::total 10297960.9155
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.5063078443289999
system.l2.ReadCleanReq.mshrMissRate::total 0.503880380083
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 101314.347983786
system.l2.ReadCleanReq.avgMshrMissLatency::total 101314.347983786
system.l2.ReadExReq.misses::cpu.data 0.523999
system.l2.ReadExReq.misses::switch_cpus.data 37072.30063599999
system.l2.ReadExReq.misses::total 37072.326053
system.l2.ReadExReq.missLatency::switch_cpus.data 3506759993.5164995
system.l2.ReadExReq.missLatency::total 3506759993.5164995
system.l2.ReadExReq.accesses::cpu.data 0.523999
system.l2.ReadExReq.accesses::switch_cpus.data 57487.036832
system.l2.ReadExReq.accesses::total 57487.062248999995
system.l2.ReadExReq.missRate::cpu.data 0.4320630000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.6410353490280001
system.l2.ReadExReq.missRate::total 0.6410353490280001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94499.92691908125
system.l2.ReadExReq.avgMissLatency::total 94191.5339857564
system.l2.ReadExReq.mshrMisses::switch_cpus.data 37072.30063599999
system.l2.ReadExReq.mshrMisses::total 37072.30063599999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3136037279.1864996
system.l2.ReadExReq.mshrMissLatency::total 3136037279.1864996
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.6410353490280001
system.l2.ReadExReq.mshrMissRate::total 0.636799173889
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84499.92360274267
system.l2.ReadExReq.avgMshrMissLatency::total 84499.92360274267
system.l2.ReadSharedReq.misses::cpu.data 2.177654
system.l2.ReadSharedReq.misses::switch_cpus.data 737746.963
system.l2.ReadSharedReq.misses::total 737746.963
system.l2.ReadSharedReq.missLatency::switch_cpus.data 76809880562.984
system.l2.ReadSharedReq.missLatency::total 76809880562.984
system.l2.ReadSharedReq.accesses::cpu.data 2.177654
system.l2.ReadSharedReq.accesses::switch_cpus.data 1355487.51791
system.l2.ReadSharedReq.accesses::total 1355487.51791
system.l2.ReadSharedReq.missRate::cpu.data 0.9999330000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.546777474112
system.l2.ReadSharedReq.missRate::total 0.546777474112
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102940.51371909547
system.l2.ReadSharedReq.avgMissLatency::total 102940.51371909547
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 737746.963
system.l2.ReadSharedReq.mshrMisses::total 737746.963
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 69432411135.104
system.l2.ReadSharedReq.mshrMissLatency::total 69432411135.104
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.546777474112
system.l2.ReadSharedReq.mshrMissRate::total 0.546777474112
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92940.5040083666
system.l2.ReadSharedReq.avgMshrMissLatency::total 92940.5040083666
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.l2.tags.tagsInUse 32280.380734349405
system.l2.tags.totalRefs 2989390.414939
system.l2.tags.sampledRefs 805712.915508
system.l2.tags.avgRefs 3.72372078792
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.0348890734860001
system.l2.tags.occupancies::cpu.data 1.479744363407
system.l2.tags.occupancies::switch_cpus.inst 10.966191170447
system.l2.tags.occupancies::switch_cpus.data 32262.091505858207
system.l2.tags.avgOccs::cpu.inst 3.1580740000000004e-05
system.l2.tags.avgOccs::cpu.data 4.5278608e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.000334669556
system.l2.tags.avgOccs::switch_cpus.data 0.9845608367550001
system.l2.tags.avgOccs::total 0.985119073593
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 42.39998800000001
system.l2.tags.ageTaskId_1024::1 832.4349450000001
system.l2.tags.ageTaskId_1024::2 7843.765745
system.l2.tags.ageTaskId_1024::3 21480.011443999996
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 23386853.195431005
system.l2.tags.dataAccesses 23386853.195431005
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 100.485403
system.mem_ctrls.avgPriority_switch_cpus.data::samples 774741.068011
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.0014295418794645
system.mem_ctrls.numReadWriteTurnArounds 27059.831443000003
system.mem_ctrls.numWriteReadTurnArounds 27059.84672
system.mem_ctrls.numStayReadState 1837261.653403
system.mem_ctrls.numStayWriteState 415181.991102
system.mem_ctrls.readReqs 774919.1171190001
system.mem_ctrls.writeReqs 441620.8406499999
system.mem_ctrls.readBursts 774919.1171190001
system.mem_ctrls.writeBursts 441620.8406499999
system.mem_ctrls.servicedByWrQ 78.04785199999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.5641343800000003
system.mem_ctrls.avgWrQLen 24.72482678
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 774919.1171190001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 441620.8406499999
system.mem_ctrls.rdQLenPdf::0 448305.32098699996
system.mem_ctrls.rdQLenPdf::1 312924.764924
system.mem_ctrls.rdQLenPdf::2 11602.424697
system.mem_ctrls.rdQLenPdf::3 1998.310394
system.mem_ctrls.rdQLenPdf::4 9.591299
system.mem_ctrls.rdQLenPdf::5 0.656966
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.043568
system.mem_ctrls.wrQLenPdf::1 0.043568
system.mem_ctrls.wrQLenPdf::2 0.043568
system.mem_ctrls.wrQLenPdf::3 0.043568
system.mem_ctrls.wrQLenPdf::4 0.056277
system.mem_ctrls.wrQLenPdf::5 0.056277
system.mem_ctrls.wrQLenPdf::6 0.056277
system.mem_ctrls.wrQLenPdf::7 0.056277
system.mem_ctrls.wrQLenPdf::8 0.056277
system.mem_ctrls.wrQLenPdf::9 0.056277
system.mem_ctrls.wrQLenPdf::10 0.056277
system.mem_ctrls.wrQLenPdf::11 0.056277
system.mem_ctrls.wrQLenPdf::12 0.056277
system.mem_ctrls.wrQLenPdf::13 0.056277
system.mem_ctrls.wrQLenPdf::14 0.056277
system.mem_ctrls.wrQLenPdf::15 3633.1557829999997
system.mem_ctrls.wrQLenPdf::16 3805.7983950000007
system.mem_ctrls.wrQLenPdf::17 21143.032293
system.mem_ctrls.wrQLenPdf::18 26938.285899000002
system.mem_ctrls.wrQLenPdf::19 27156.650221
system.mem_ctrls.wrQLenPdf::20 27177.062962
system.mem_ctrls.wrQLenPdf::21 27153.810793
system.mem_ctrls.wrQLenPdf::22 27219.497235
system.mem_ctrls.wrQLenPdf::23 27248.87808
system.mem_ctrls.wrQLenPdf::24 27235.674316000004
system.mem_ctrls.wrQLenPdf::25 27237.133614000002
system.mem_ctrls.wrQLenPdf::26 27254.533797000004
system.mem_ctrls.wrQLenPdf::27 27547.205051999994
system.mem_ctrls.wrQLenPdf::28 27745.590503000003
system.mem_ctrls.wrQLenPdf::29 29436.531399000003
system.mem_ctrls.wrQLenPdf::30 28733.287345999997
system.mem_ctrls.wrQLenPdf::31 27813.93027
system.mem_ctrls.wrQLenPdf::32 27069.064201
system.mem_ctrls.wrQLenPdf::33 69.88839499999999
system.mem_ctrls.wrQLenPdf::34 1.036777
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 4995.0625279999995
system.mem_ctrls.bytesReadSys 49594823.495616004
system.mem_ctrls.bytesWrittenSys 28263733.801599994
system.mem_ctrls.avgRdBWSys 529271608.4479442
system.mem_ctrls.avgWrBWSys 300442596.7592839
system.mem_ctrls.totGap 90168383763.7585
system.mem_ctrls.avgGap 123973.30017270001
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 6431.065792
system.mem_ctrls.requestorReadBytes::switch_cpus.data 49583428.352704
system.mem_ctrls.requestorReadRate::switch_cpus.inst 76043.32800719752
system.mem_ctrls.requestorReadRate::switch_cpus.data 529149298.61747736
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 100.485403
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 774819.115863
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 6145833.073249999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 40485653544.0475
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 59998.057694560004
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 51036.0720617
system.mem_ctrls.dram.bytesRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesRead::cpu.data 172.90579200000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 6431.065792
system.mem_ctrls.dram.bytesRead::switch_cpus.data 49588421.54624
system.mem_ctrls.dram.bytesRead::total 49594821.626624
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 6431.065792
system.mem_ctrls.dram.bytesInstRead::total 6434.327872000001
system.mem_ctrls.dram.numReads::cpu.inst 2.4351060000000007
system.mem_ctrls.dram.numReads::cpu.data 2.7016530000000003
system.mem_ctrls.dram.numReads::switch_cpus.inst 100.485403
system.mem_ctrls.dram.numReads::switch_cpus.data 774819.08666
system.mem_ctrls.dram.numReads::total 774919.087916
system.mem_ctrls.dram.bwRead::cpu.inst 18218.816996999994
system.mem_ctrls.dram.bwRead::cpu.data 20184.796072999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 76043.39675300001
system.mem_ctrls.dram.bwRead::switch_cpus.data 529202840.016199
system.mem_ctrls.dram.bwRead::total 529271591.56773007
system.mem_ctrls.dram.bwInstRead::cpu.inst 18218.816996999994
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 76043.39675300001
system.mem_ctrls.dram.bwInstRead::total 76811.056127
system.mem_ctrls.dram.bwTotal::cpu.inst 18218.816996999994
system.mem_ctrls.dram.bwTotal::cpu.data 20184.796072999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 76043.39675300001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 529202840.016199
system.mem_ctrls.dram.bwTotal::total 829714188.2446319
system.mem_ctrls.dram.readBursts 774841.069267
system.mem_ctrls.dram.writeBursts 441625.15671
system.mem_ctrls.dram.perBankRdBursts::0 49470.284035
system.mem_ctrls.dram.perBankRdBursts::1 46205.349450999995
system.mem_ctrls.dram.perBankRdBursts::2 47027.423944999995
system.mem_ctrls.dram.perBankRdBursts::3 46640.260956000006
system.mem_ctrls.dram.perBankRdBursts::4 46781.322278
system.mem_ctrls.dram.perBankRdBursts::5 46514.65057400001
system.mem_ctrls.dram.perBankRdBursts::6 48887.361853
system.mem_ctrls.dram.perBankRdBursts::7 50643.51456299999
system.mem_ctrls.dram.perBankRdBursts::8 50871.883113
system.mem_ctrls.dram.perBankRdBursts::9 49080.618920999994
system.mem_ctrls.dram.perBankRdBursts::10 48437.233876
system.mem_ctrls.dram.perBankRdBursts::11 49245.39697
system.mem_ctrls.dram.perBankRdBursts::12 48804.233244
system.mem_ctrls.dram.perBankRdBursts::13 48787.662885
system.mem_ctrls.dram.perBankRdBursts::14 49351.130276
system.mem_ctrls.dram.perBankRdBursts::15 48092.742327
system.mem_ctrls.dram.perBankWrBursts::0 28771.249336999997
system.mem_ctrls.dram.perBankWrBursts::1 26096.11924
system.mem_ctrls.dram.perBankWrBursts::2 26578.12088
system.mem_ctrls.dram.perBankWrBursts::3 26004.02934
system.mem_ctrls.dram.perBankWrBursts::4 26192.552869000003
system.mem_ctrls.dram.perBankWrBursts::5 25379.532065
system.mem_ctrls.dram.perBankWrBursts::6 27266.540701
system.mem_ctrls.dram.perBankWrBursts::7 29065.688989999995
system.mem_ctrls.dram.perBankWrBursts::8 29483.119724000004
system.mem_ctrls.dram.perBankWrBursts::9 28316.735517
system.mem_ctrls.dram.perBankWrBursts::10 28018.569922000002
system.mem_ctrls.dram.perBankWrBursts::11 28477.417092999996
system.mem_ctrls.dram.perBankWrBursts::12 28053.775576
system.mem_ctrls.dram.perBankWrBursts::13 27946.017138
system.mem_ctrls.dram.perBankWrBursts::14 28373.794376
system.mem_ctrls.dram.perBankWrBursts::15 27601.893942
system.mem_ctrls.dram.totQLat 25963518002.186
system.mem_ctrls.dram.totBusLat 3874205346.335
system.mem_ctrls.dram.totMemAccLat 40491788050.94225
system.mem_ctrls.dram.avgQLat 32292.37828478
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 51042.397034780006
system.mem_ctrls.dram.readRowHits 49822.141269000014
system.mem_ctrls.dram.writeRowHits 10422.56771
system.mem_ctrls.dram.readRowHitRate 10.27442662
system.mem_ctrls.dram.writeRowHitRate 4.729305900000001
system.mem_ctrls.dram.bytesPerActivate::samples 1156225.725713
system.mem_ctrls.dram.bytesPerActivate::mean 87.06554072157599
system.mem_ctrls.dram.bytesPerActivate::gmean 82.302852778988
system.mem_ctrls.dram.bytesPerActivate::stdev 40.803548153810006
system.mem_ctrls.dram.bytesPerActivate::0-127 1125502.268461
system.mem_ctrls.dram.bytesPerActivate::128-255 26551.968820000002
system.mem_ctrls.dram.bytesPerActivate::256-383 1642.87579
system.mem_ctrls.dram.bytesPerActivate::384-511 640.5117560000001
system.mem_ctrls.dram.bytesPerActivate::512-639 395.620788
system.mem_ctrls.dram.bytesPerActivate::640-767 254.58877499999997
system.mem_ctrls.dram.bytesPerActivate::768-895 195.05665000000002
system.mem_ctrls.dram.bytesPerActivate::1024-1151 784.0122089999999
system.mem_ctrls.dram.bytesPerActivate::total 1156225.725713
system.mem_ctrls.dram.dramBytesRead 49589828.433088
system.mem_ctrls.dram.dramBytesWritten 28264010.02944
system.mem_ctrls.dram.avgRdBW 529.218050304279
system.mem_ctrls.dram.avgWrBW 300.444935291045
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 6.48215479
system.mem_ctrls.dram.busUtilRead 4.13510461
system.mem_ctrls.dram.busUtilWrite 2.34646341
system.mem_ctrls.dram.pageHitRate 9.05701234
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.mem_ctrls.dram.rank0.actEnergy 4070066446.3502398
system.mem_ctrls.dram.rank0.preEnergy 2163301521.40905
system.mem_ctrls.dram.rank0.readEnergy 2728694997.0567
system.mem_ctrls.dram.rank0.writeEnergy 1124147341.4682598
system.mem_ctrls.dram.rank0.refreshEnergy 7117999034.465281
system.mem_ctrls.dram.rank0.actBackEnergy 36047523382.59675
system.mem_ctrls.dram.rank0.preBackEnergy 4269670343.133119
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 57521403066.4794
system.mem_ctrls.dram.rank0.averagePower 632.926488552637
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10780182013.195248
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3011008155.0379996
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 76379339993.75723
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4185355107.318
system.mem_ctrls.dram.rank1.preEnergy 2224575116.41167
system.mem_ctrls.dram.rank1.readEnergy 2803670029.0002604
system.mem_ctrls.dram.rank1.writeEnergy 1181135760.26202
system.mem_ctrls.dram.rank1.refreshEnergy 7117999034.465281
system.mem_ctrls.dram.rank1.actBackEnergy 36330559768.62702
system.mem_ctrls.dram.rank1.preBackEnergy 4031323786.5700803
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 57874618602.65433
system.mem_ctrls.dram.rank1.averagePower 636.725897363185
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 10153386364.123749
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3011008549.4809995
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 77006135248.38576
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.membus.transDist::ReadResp 737846.9440439999
system.membus.transDist::ReadExReq 37072.326053
system.membus.transDist::ReadExResp 37072.29685
system.membus.transDist::ReadSharedReq 737846.9440439999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2322605.8385699997
system.membus.pktCount::total 2322605.8385699997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 77858555.42822401
system.membus.pktSize::total 77858555.42822401
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 774919.1171190001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 774919.1171190001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 774919.1171190001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.membus.reqLayer0.occupancy 3551238349.8265
system.membus.reqLayer0.utilization 2.0300000000000002e-05
system.membus.respLayer1.occupancy 4310032858.88875
system.membus.respLayer1.utilization 0.019786500000000002
system.membus.snoop_filter.totRequests 1547686.7506539999
system.membus.snoop_filter.hitSingleRequests 772767.633535
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 180341060.323981
system.switch_cpus.cpi 1.8033351618300002
system.switch_cpus.ipc 0.574680508893
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 130022195.82902601
system.switch_cpus.instsIssued 119195485.402204
system.switch_cpus.squashedInstsExamined 28045188.145357
system.switch_cpus.squashedOperandsExamined 26464856.204296995
system.switch_cpus.numIssuedDist::samples 180324291.13307202
system.switch_cpus.numIssuedDist::mean 0.6804233013300001
system.switch_cpus.numIssuedDist::stdev 1.0489055090200001
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 114752911.600851
system.switch_cpus.numIssuedDist::1 30618075.049016997
system.switch_cpus.numIssuedDist::2 20872584.817185
system.switch_cpus.numIssuedDist::3 10779127.257832
system.switch_cpus.numIssuedDist::4 2477866.016163001
system.switch_cpus.numIssuedDist::5 558345.043689
system.switch_cpus.numIssuedDist::6 144101.91518900002
system.switch_cpus.numIssuedDist::7 43177.294078
system.switch_cpus.numIssuedDist::8 78102.139068
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.949038000000002
system.switch_cpus.numIssuedDist::total 180324291.13307202
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 4985.033897
system.switch_cpus.statFuBusy::MemWrite 320.87298699999997
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.000812
system.switch_cpus.statIssuedInstType_0::IntAlu 87547034.59089401
system.switch_cpus.statIssuedInstType_0::IntMult 1999357.52142
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 88826.40785
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 12435.19556
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 59562.93597499999
system.switch_cpus.statIssuedInstType_0::SimdCmp 10550.097346999999
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 117427.31395200003
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 45808.988009
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 22561761.608658
system.switch_cpus.statIssuedInstType_0::MemWrite 6752720.741726999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 119195485.402204
system.switch_cpus.issueRate 0.6803634015500001
system.switch_cpus.fuBusy 5305.906884
system.switch_cpus.fuBusyRate 4.5205003999999996e-05
system.switch_cpus.intInstQueueReads 417278932.348947
system.switch_cpus.intInstQueueWrites 157335984.367846
system.switch_cpus.intInstQueueWakeupAccesses 116393074.01251301
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1442573.0480090003
system.switch_cpus.vecInstQueueWrites 731399.6077549999
system.switch_cpus.vecInstQueueWakeupAccesses 700019.934031
system.switch_cpus.intAluAccesses 118479496.47649299
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 721294.8317829999
system.switch_cpus.numSquashedInsts 1161232.643011
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 246.12344300000004
system.switch_cpus.idleCycles 16817.718633
system.switch_cpus.MemDepUnit__0.insertedLoads 24185374.066878
system.switch_cpus.MemDepUnit__0.insertedStores 7217575.949279001
system.switch_cpus.MemDepUnit__0.conflictingLoads 2991506.504561
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 13563892.429721003
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 10621481.637157
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1874388.4749500002
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 342508.827567
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 118894.369406
system.switch_cpus.branchPred.lookups_0::CallDirect 35311.258192999994
system.switch_cpus.branchPred.lookups_0::CallIndirect 51070.304685
system.switch_cpus.branchPred.lookups_0::DirectCond 19288354.275104
system.switch_cpus.branchPred.lookups_0::DirectUncond 1138432.411037
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 5743.819558
system.switch_cpus.branchPred.lookups_0::total 20637806.437983
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 35795.278532000004
system.switch_cpus.branchPred.squashes_0::CallDirect 1803.9027949999997
system.switch_cpus.branchPred.squashes_0::CallIndirect 1478.4777139999999
system.switch_cpus.branchPred.squashes_0::DirectCond 7061749.759354001
system.switch_cpus.branchPred.squashes_0::DirectUncond 188151.55297000002
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 445.824135
system.switch_cpus.branchPred.squashes_0::total 7289424.795499998
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.285913
system.switch_cpus.branchPred.corrected_0::CallDirect 4.693115
system.switch_cpus.branchPred.corrected_0::CallIndirect 31.775405
system.switch_cpus.branchPred.corrected_0::DirectCond 1314219.5372989997
system.switch_cpus.branchPred.corrected_0::DirectUncond 24.174325
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 20.464723
system.switch_cpus.branchPred.corrected_0::total 1314300.93078
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 83098.94208700002
system.switch_cpus.branchPred.committed_0::CallDirect 33507.206611
system.switch_cpus.branchPred.committed_0::CallIndirect 49591.826971
system.switch_cpus.branchPred.committed_0::DirectCond 12226606.567132
system.switch_cpus.branchPred.committed_0::DirectUncond 950280.3834489998
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5297.846636
system.switch_cpus.branchPred.committed_0::total 13348382.772886
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.175421
system.switch_cpus.branchPred.mispredicted_0::CallDirect 1.4377179999999998
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 28.65163
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1214286.8841549999
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 7.6558910000000004
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 17.324619
system.switch_cpus.branchPred.mispredicted_0::total 1214342.129434
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8962910.219366001
system.switch_cpus.branchPred.targetProvider_0::BTB 11499403.450104
system.switch_cpus.branchPred.targetProvider_0::RAS 118893.901955
system.switch_cpus.branchPred.targetProvider_0::Indirect 56598.866558
system.switch_cpus.branchPred.targetProvider_0::total 20637806.437983
system.switch_cpus.branchPred.targetWrong_0::NoBranch 590830.2395080001
system.switch_cpus.branchPred.targetWrong_0::Return 723463.9461920001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.081289
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 6.663791
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1314300.93078
system.switch_cpus.branchPred.condPredicted 19288354.275104
system.switch_cpus.branchPred.condPredictedTaken 10334726.492181001
system.switch_cpus.branchPred.condIncorrect 1314300.93078
system.switch_cpus.branchPred.predTakenBTBMiss 60.237309
system.switch_cpus.branchPred.NotTakenMispredicted 590836.9845880001
system.switch_cpus.branchPred.TakenMispredicted 723463.9461920001
system.switch_cpus.branchPred.BTBLookups 20637806.437983
system.switch_cpus.branchPred.BTBUpdates 590784.4585470001
system.switch_cpus.branchPred.BTBHits 17972405.403546
system.switch_cpus.branchPred.BTBHitRatio 0.8729037236129998
system.switch_cpus.branchPred.BTBMispredicted 126.85334499999999
system.switch_cpus.branchPred.indirectLookups 56814.124243000006
system.switch_cpus.branchPred.indirectHits 56598.866558
system.switch_cpus.branchPred.indirectMisses 215.25768500000004
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 118894.369406
system.switch_cpus.branchPred.btb.lookups::CallDirect 35311.258192999994
system.switch_cpus.branchPred.btb.lookups::CallIndirect 51070.304685
system.switch_cpus.branchPred.btb.lookups::DirectCond 19288354.275104
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1138432.411037
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 5743.819558
system.switch_cpus.branchPred.btb.lookups::total 20637806.437983
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 118894.369406
system.switch_cpus.branchPred.btb.misses::CallDirect 10.64838
system.switch_cpus.branchPred.btb.misses::CallIndirect 51070.304685
system.switch_cpus.branchPred.btb.misses::DirectCond 2489633.441037
system.switch_cpus.branchPred.btb.misses::DirectUncond 48.451371
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 5743.819558
system.switch_cpus.branchPred.btb.misses::total 2665401.034437
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4.693115
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 590755.591107
system.switch_cpus.branchPred.btb.updates::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 590784.4585470001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4.693115
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 590755.591107
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 590784.4585470001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.switch_cpus.branchPred.indirectBranchPred.lookups 56814.124243000006
system.switch_cpus.branchPred.indirectBranchPred.hits 56598.866558
system.switch_cpus.branchPred.indirectBranchPred.misses 215.25768500000004
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 52.240128
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 56866.36437100001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.000203
system.switch_cpus.branchPred.ras.pushes 122176.84141000001
system.switch_cpus.branchPred.ras.pops 122176.74991500001
system.switch_cpus.branchPred.ras.squashes 39077.65904099999
system.switch_cpus.branchPred.ras.used 83098.94208700002
system.switch_cpus.branchPred.ras.correct 83098.76666600001
system.switch_cpus.branchPred.ras.incorrect 0.175421
system.switch_cpus.commit.commitSquashedInsts 28045595.522774998
system.switch_cpus.commit.branchMispredicts 1314272.0633399999
system.switch_cpus.commit.numCommittedDist::samples 170389908.457022
system.switch_cpus.commit.numCommittedDist::mean 0.6183969124940001
system.switch_cpus.commit.numCommittedDist::stdev 1.037039264187
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 119644506.683244
system.switch_cpus.commit.numCommittedDist::1 19491236.864685003
system.switch_cpus.commit.numCommittedDist::2 11271435.071025
system.switch_cpus.commit.numCommittedDist::3 19982729.838068
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 170389908.457022
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 83099.033582
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.000812
system.switch_cpus.commit.committedInstType_0::IntAlu 75218731.827772
system.switch_cpus.commit.committedInstType_0::IntMult 1903267.9169519998
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 88775.41181599998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 11712.759214999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 59513.083255000005
system.switch_cpus.commit.committedInstType_0::SimdCmp 10504.142057000001
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 114514.648755
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 45807.47337600001
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 18728085.693045
system.switch_cpus.commit.committedInstType_0::MemWrite 5801383.563883999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 101982296.520939
system.switch_cpus.commit.commitEligibleSamples 19982729.838068
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005388.42247
system.switch_cpus.commitStats0.numOps 101982296.520939
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.316873
system.switch_cpus.commitStats0.numOpsNotNOP 101977008.415342
system.switch_cpus.commitStats0.cpi 1.8033351618300002
system.switch_cpus.commitStats0.ipc 0.574680508893
system.switch_cpus.commitStats0.numMemRefs 24529469.256929
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90470417.459585
system.switch_cpus.commitStats0.numLoadInsts 18728085.693045
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5801383.5634779995
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 695460.6101550001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.000812
system.switch_cpus.commitStats0.committedInstType::IntAlu 75218731.827772
system.switch_cpus.commitStats0.committedInstType::IntMult 1903267.9169519998
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 88775.41181599998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 11712.759214999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 59513.083255000005
system.switch_cpus.commitStats0.committedInstType::SimdCmp 10504.142057000001
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 114514.648755
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 45807.47337600001
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 18728085.693045
system.switch_cpus.commitStats0.committedInstType::MemWrite 5801383.563883999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 101982296.520939
system.switch_cpus.commitStats0.committedControl::IsControl 13348382.725769999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13210394.110076
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 137988.615694
system.switch_cpus.commitStats0.committedControl::IsCondControl 12226606.388939999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1121776.33683
system.switch_cpus.commitStats0.committedControl::IsCall 83099.033582
system.switch_cpus.commitStats0.committedControl::IsReturn 83098.94208700002
system.switch_cpus.decode.idleCycles 36067089.55250199
system.switch_cpus.decode.blockedCycles 79963646.59799899
system.switch_cpus.decode.runCycles 61204390.523329005
system.switch_cpus.decode.unblockCycles 1774892.3954960003
system.switch_cpus.decode.squashCycles 1314272.063746
system.switch_cpus.decode.branchResolved 10443938.473897
system.switch_cpus.decode.branchMispred 31.172419
system.switch_cpus.decode.decodedInsts 135373855.77158
system.switch_cpus.decode.squashedInsts 31.274768
system.switch_cpus.executeStats0.numInsts 118034252.62409501
system.switch_cpus.executeStats0.numNop 5334.619718
system.switch_cpus.executeStats0.numBranches 15645063.639969999
system.switch_cpus.executeStats0.numLoadInsts 22187905.385445
system.switch_cpus.executeStats0.numStoreInsts 6678305.814491
system.switch_cpus.executeStats0.instRate 0.6737607227509999
system.switch_cpus.executeStats0.numCCRegReads 50590561.072332
system.switch_cpus.executeStats0.numCCRegWrites 50535596.54633699
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 156147045.63375202
system.switch_cpus.executeStats0.numIntRegWrites 79681391.233214
system.switch_cpus.executeStats0.numMemRefs 28866211.199936006
system.switch_cpus.executeStats0.numMiscRegReads 9949039.683027001
system.switch_cpus.executeStats0.numMiscRegWrites 1.0006100000000002
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11674896.218617
system.switch_cpus.fetch.cycles 132985095.066873
system.switch_cpus.fetch.squashCycles 2628601.8623720002
system.switch_cpus.fetch.cacheLines 45142923.506944
system.switch_cpus.fetch.icacheSquashes 395420.119488
system.switch_cpus.fetch.nisnDist::samples 180324291.13307202
system.switch_cpus.fetch.nisnDist::mean 0.826906386063
system.switch_cpus.fetch.nisnDist::stdev 1.164263455223
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 108414193.303873
system.switch_cpus.fetch.nisnDist::1 31453787.258865
system.switch_cpus.fetch.nisnDist::2 6621678.292087
system.switch_cpus.fetch.nisnDist::3 33834632.278247
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 180324291.13307202
system.switch_cpus.fetchStats0.numInsts 143718800.903087
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.812696688792
system.switch_cpus.fetchStats0.numBranches 20637806.437983
system.switch_cpus.fetchStats0.branchRate 0.11485101933599999
system.switch_cpus.fetchStats0.icacheStallCycles 46024895.135013
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1314272.063746
system.switch_cpus.iew.blockCycles 21598315.292423
system.switch_cpus.iew.unblockCycles 366374.983054
system.switch_cpus.iew.dispatchedInsts 130027530.44996199
system.switch_cpus.iew.dispSquashedInsts 266747.285991
system.switch_cpus.iew.dispLoadInsts 24185374.066878
system.switch_cpus.iew.dispStoreInsts 7217575.949279001
system.switch_cpus.iew.dispNonSpecInsts 0.001218
system.switch_cpus.iew.iqFullEvents 42833.964076
system.switch_cpus.iew.lsqFullEvents 274018.57935099996
system.switch_cpus.iew.predictedTakenIncorrect 775648.5602
system.switch_cpus.iew.predictedNotTakenIncorrect 663200.794805
system.switch_cpus.iew.branchMispredicts 1438849.355005
system.switch_cpus.iew.instsToCommit 117278755.37656601
system.switch_cpus.iew.writebackCount 117093093.94654399
system.switch_cpus.iew.producerInst 61321349.51933099
system.switch_cpus.iew.consumerInst 97200943.58017302
system.switch_cpus.iew.wbRate 0.668699056644
system.switch_cpus.iew.wbFanout 0.6338473895979999
system.switch_cpus.lsq0.forwLoads 132853.36026
system.switch_cpus.lsq0.squashedLoads 5457287.121956001
system.switch_cpus.lsq0.ignoredResponses 328.26414800000003
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 1416191.6297620002
system.switch_cpus.lsq0.rescheduledLoads 20280.037317999995
system.switch_cpus.lsq0.blockedByCache 10730.826728999999
system.switch_cpus.lsq0.loadToUse::samples 18728086.232557002
system.switch_cpus.lsq0.loadToUse::mean 14.496133914829
system.switch_cpus.lsq0.loadToUse::stdev 46.691214948485
system.switch_cpus.lsq0.loadToUse::0-9 16805171.451867998
system.switch_cpus.lsq0.loadToUse::110-119 4570.745860999999
system.switch_cpus.lsq0.loadToUse::120-129 4720.469823
system.switch_cpus.lsq0.loadToUse::140-149 61676.73168499999
system.switch_cpus.lsq0.loadToUse::150-159 13883.603641999998
system.switch_cpus.lsq0.loadToUse::170-179 209867.625922
system.switch_cpus.lsq0.loadToUse::180-189 31018.116549000002
system.switch_cpus.lsq0.loadToUse::overflows 65922.84130300001
system.switch_cpus.lsq0.loadToUse::min_value 1.050971
system.switch_cpus.lsq0.loadToUse::max_value 2087.396914
system.switch_cpus.lsq0.loadToUse::total 18728086.232557002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000203
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000203
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000203
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 90170530161.99052
system.switch_cpus.rename.squashCycles 1314272.063746
system.switch_cpus.rename.idleCycles 37193680.939235
system.switch_cpus.rename.blockCycles 76927593.401219
system.switch_cpus.rename.serializeStallCycles 91.117247
system.switch_cpus.rename.runCycles 61358172.383297004
system.switch_cpus.rename.unblockCycles 3530481.2283280003
system.switch_cpus.rename.renamedInsts 133853748.604602
system.switch_cpus.rename.ROBFullEvents 947892.7444069999
system.switch_cpus.rename.IQFullEvents 244286.203591
system.switch_cpus.rename.fullRegistersEvents 402969.82261200005
system.switch_cpus.rename.renamedOperands 169059216.60461602
system.switch_cpus.rename.lookups 253642031.230503
system.switch_cpus.rename.intLookups 177772069.921124
system.switch_cpus.rename.committedMaps 126343330.87189099
system.switch_cpus.rename.undoneMaps 42715888.627209
system.switch_cpus.rename.serializing 3.550577
system.switch_cpus.rename.tempSerializing 0.000406
system.switch_cpus.rename.skidInsts 2983898.7552119996
system.switch_cpus.rob.reads 280435070.65739006
system.switch_cpus.rob.writes 270000851.654668
system.switch_cpus.rob.squashedLoads 5614382.019954
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1463594.1442840004
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.316873
system.switch_cpus.thread_0.numOps 101977008.415342
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1355761.2042860002
system.tol2bus.transDist::CleanEvict 925281.5501879998
system.tol2bus.transDist::ReadExReq 57487.062248999995
system.tol2bus.transDist::ReadExResp 57487.033046
system.tol2bus.transDist::ReadCleanReq 274.159841
system.tol2bus.transDist::ReadSharedReq 1355487.51791
system.tol2bus.pktCount::total 4239725.956104
system.tol2bus.pktSize::total 142881309.430208
system.tol2bus.snoops 772944.870031
system.tol2bus.snoopTraffic 28263727.281728
system.tol2bus.snoopFanout::samples 2186192.934645
system.tol2bus.snoopFanout::mean 0.00017032091
system.tol2bus.snoopFanout::stdev 0.010644920126
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2186015.4520189995
system.tol2bus.snoopFanout::1 177.48262599999998
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 2186192.934645
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 90170530161.99052
system.tol2bus.reqLayer0.occupancy 2232511305.0134997
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 412279.7945490001
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 2119461695.7994998
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2826477.859041
system.tol2bus.snoop_filter.hitSingleRequests 1413229.7944269998
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 177.48262599999998
system.tol2bus.snoop_filter.hitSingleSnoops 177.48262599999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 441620.738777
system.l2.writebacks::total 441620.738777
system.l2.WritebackClean.hits::writebacks 255.178034
system.l2.WritebackClean.hits::total 255.178034
system.l2.WritebackClean.accesses::writebacks 255.178034
system.l2.WritebackClean.accesses::total 255.178034
system.l2.WritebackDirty.hits::writebacks 819017.197459
system.l2.WritebackDirty.hits::total 819017.197459
system.l2.WritebackDirty.accesses::writebacks 819017.197459
system.l2.WritebackDirty.accesses::total 819017.197459
system.mem_ctrls.avgPriority_writebacks::samples 441620.8406499999
system.mem_ctrls.rdPerTurnAround::samples 27059.84672
system.mem_ctrls.rdPerTurnAround::mean 30.595904068543003
system.mem_ctrls.rdPerTurnAround::gmean 28.302523781106
system.mem_ctrls.rdPerTurnAround::stdev 40.44508303496001
system.mem_ctrls.rdPerTurnAround::0-2047 141.897203
system.mem_ctrls.rdPerTurnAround::45056-47103 0.000203
system.mem_ctrls.rdPerTurnAround::total 27059.84672
system.mem_ctrls.wrPerTurnAround::samples 27059.831443000003
system.mem_ctrls.wrPerTurnAround::mean 15.953015966929998
system.mem_ctrls.wrPerTurnAround::gmean 15.934222996878999
system.mem_ctrls.wrPerTurnAround::stdev 0.799197800888
system.mem_ctrls.wrPerTurnAround::16 23151.958981000003
system.mem_ctrls.wrPerTurnAround::18 2803.270399
system.mem_ctrls.wrPerTurnAround::19 835.7791309999999
system.mem_ctrls.wrPerTurnAround::20 80.469632
system.mem_ctrls.wrPerTurnAround::total 27059.831443000003
system.mem_ctrls.requestorWriteBytes::writebacks 28264010.02944
system.mem_ctrls.requestorWriteRate::writebacks 300444935.10143536
system.mem_ctrls.requestorWriteAccesses::writebacks 441620.8406499999
system.mem_ctrls.requestorWriteTotalLat::writebacks 2173501295896.024
system.mem_ctrls.requestorWriteAvgLat::writebacks 8513766.82150834
system.mem_ctrls.dram.bytesWritten::writebacks 28263733.801599994
system.mem_ctrls.dram.bytesWritten::total 28263733.801599994
system.mem_ctrls.dram.numWrites::writebacks 441620.8406499999
system.mem_ctrls.dram.numWrites::total 441620.8406499999
system.mem_ctrls.dram.bwWrite::writebacks 300442596.808586
system.mem_ctrls.dram.bwWrite::total 300442596.808586
system.mem_ctrls.dram.bwTotal::writebacks 300442596.808586
system.mem_ctrls.dram.bytesPerActivate::896-1023 122.09537100000003
system.membus.transDist::WritebackDirty 441620.8406499999
system.membus.transDist::CleanEvict 331146.79288499994
system.switch_cpus.nonSpecInstsAdded 0.001218
system.switch_cpus.commit.commitNonSpecStalls 0.001218
system.switch_cpus.executeStats0.numVecPredRegReads 31523.419766
system.switch_cpus.executeStats0.numVecPredRegWrites 10538.134835
system.switch_cpus.executeStats0.numVecRegReads 599607.388743
system.switch_cpus.executeStats0.numVecRegWrites 280222.558595
system.switch_cpus.lsq0.loadToUse::10-19 72291.009257
system.switch_cpus.lsq0.loadToUse::20-29 783309.965454
system.switch_cpus.lsq0.loadToUse::30-39 74870.390648
system.switch_cpus.lsq0.loadToUse::40-49 2536.4179270000004
system.switch_cpus.lsq0.loadToUse::50-59 7072.135289999999
system.switch_cpus.lsq0.loadToUse::60-69 4155.763578
system.switch_cpus.lsq0.loadToUse::70-79 1423.211627
system.switch_cpus.lsq0.loadToUse::80-89 1617.78685
system.switch_cpus.lsq0.loadToUse::90-99 2213.622959
system.switch_cpus.lsq0.loadToUse::100-109 2993.349838
system.switch_cpus.lsq0.loadToUse::130-139 9696.142526
system.switch_cpus.lsq0.loadToUse::160-169 30383.720022
system.switch_cpus.lsq0.loadToUse::200-209 426913.633212
system.switch_cpus.lsq0.loadToUse::210-219 31480.699674000003
system.switch_cpus.lsq0.loadToUse::220-229 739.224515
system.switch_cpus.lsq0.loadToUse::230-239 561.924628
system.switch_cpus.lsq0.loadToUse::240-249 661.6901349999999
system.switch_cpus.lsq0.loadToUse::250-259 1134.901583
system.switch_cpus.lsq0.loadToUse::260-269 2696.01861
system.switch_cpus.lsq0.loadToUse::270-279 1562.0334980000002
system.switch_cpus.lsq0.loadToUse::280-289 2057.340667
system.switch_cpus.lsq0.loadToUse::290-299 5426.838481
system.switch_cpus.rename.LQFullEvents 526507.2998200001
system.switch_cpus.rename.SQFullEvents 779171.3228790001
system.switch_cpus.rename.vecLookups 613611.6091459999
system.switch_cpus.rename.vecPredLookups 21136.026927
system.tol2bus.transDist::WritebackDirty 1260637.936236
system.tol2bus.transDist::WritebackClean 255.178034
system.l2.demandHits::switch_cpus.inst 173.62346799999995
system.l2.demandHits::switch_cpus.data 638155.2911060001
system.l2.demandHits::total 638328.914574
system.l2.overallHits::switch_cpus.inst 173.62346799999995
system.l2.overallHits::switch_cpus.data 638155.2911060001
system.l2.overallHits::total 638328.914574
system.l2.ReadCleanReq.hits::switch_cpus.inst 173.62346799999995
system.l2.ReadCleanReq.hits::total 173.62346799999995
system.l2.ReadExReq.hits::switch_cpus.data 20414.736195999998
system.l2.ReadExReq.hits::total 20414.736195999998
system.l2.ReadSharedReq.hits::switch_cpus.data 617740.55491
system.l2.ReadSharedReq.hits::total 617740.55491
system.l2.tags.occupancies::writebacks 5.75758492698
system.l2.tags.avgOccs::writebacks 0.00017567453699999998
system.mem_ctrls.rdPerTurnAround::0-511 1601.740165
system.mem_ctrls.rdPerTurnAround::512-1023 2.61847
system.mem_ctrls.rdPerTurnAround::15360-15871 0.148787
system.mem_ctrls.wrPerTurnAround::17 177.46432899999996
system.switch_cpus.squashedInstsIssued 937.6876899999999
system.switch_cpus.lsq0.loadToUse::190-199 65457.156908
system.l2.tags.ageTaskId_1024::4 2569.420645999999
system.mem_ctrls.rdPerTurnAround::14-15 2.1666339999999997
system.mem_ctrls.rdPerTurnAround::16-17 41.823959
system.mem_ctrls.rdPerTurnAround::18-19 334.255205
system.mem_ctrls.rdPerTurnAround::20-21 1145.105692
system.mem_ctrls.rdPerTurnAround::22-23 2472.0691549999997
system.mem_ctrls.rdPerTurnAround::24-25 3763.6093369999994
system.mem_ctrls.rdPerTurnAround::26-27 4429.248561
system.mem_ctrls.rdPerTurnAround::28-29 4324.346232
system.mem_ctrls.rdPerTurnAround::30-31 3589.6847390000003
system.mem_ctrls.rdPerTurnAround::32-33 2633.536238
system.mem_ctrls.rdPerTurnAround::34-35 1779.7885649999998
system.mem_ctrls.rdPerTurnAround::36-37 1043.2976989999997
system.mem_ctrls.rdPerTurnAround::38-39 600.1892499999999
system.mem_ctrls.rdPerTurnAround::40-41 318.30347599999993
system.mem_ctrls.rdPerTurnAround::42-43 158.260012
system.mem_ctrls.rdPerTurnAround::44-45 70.36958600000001
system.mem_ctrls.rdPerTurnAround::46-47 33.207348999999994
system.mem_ctrls.rdPerTurnAround::48-49 14.416972999999999
system.mem_ctrls.rdPerTurnAround::50-51 5.84131
system.mem_ctrls.rdPerTurnAround::52-53 3.3655790000000003
system.mem_ctrls.rdPerTurnAround::54-55 0.541677
system.mem_ctrls.rdPerTurnAround::56-57 0.768404
system.mem_ctrls.wrPerTurnAround::21 10.888971000000002
system.mem_ctrls.dram.bytesPerActivate::64-127 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::192-255 4.357867
system.mem_ctrls.dram.bytesPerActivate::320-383 4.33245
system.mem_ctrls.dram.bytesPerActivate::448-511 4.33245
system.mem_ctrls.dram.bytesPerActivate::576-639 4.357867
system.mem_ctrls.dram.bytesPerActivate::704-767 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::768-831 126.02332499999999
system.mem_ctrls.rdPerTurnAround::14336-14847 0.20263100000000003
system.mem_ctrls.rdPerTurnAround::0-1023 54.871849999999995
system.mem_ctrls.rdPerTurnAround::17408-18431 0.043365
system.mem_ctrls.rdPerTurnAround::1024-1535 0.366931
system.mem_ctrls.rdPerTurnAround::14848-15359 0.419218
system.l2.InvalidateReq.hits::switch_cpus.data 0.012709
system.l2.InvalidateReq.hits::total 0.012709
system.l2.InvalidateReq.accesses::switch_cpus.data 0.012709
system.l2.InvalidateReq.accesses::total 0.012709
system.mem_ctrls.rdPerTurnAround::1024-2047 0.012709
system.mem_ctrls.rdPerTurnAround::20480-21503 0.012709
system.tol2bus.transDist::InvalidateReq 0.012709
system.tol2bus.transDist::InvalidateResp 0.012709
system.mem_ctrls.rdPerTurnAround::13824-14335 0.14760299999999998
system.mem_ctrls.rdPerTurnAround::12-13 0.003346
system.l2.CleanEvict.mshrMisses::writebacks 0.144257
system.l2.CleanEvict.mshrMisses::total 0.144257
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::12-15 0.005915
system.mem_ctrls.rdPerTurnAround::16-19 2.09391
system.mem_ctrls.rdPerTurnAround::20-23 17.514315
system.mem_ctrls.rdPerTurnAround::24-27 32.337305
system.mem_ctrls.rdPerTurnAround::28-31 26.457795
system.mem_ctrls.rdPerTurnAround::32-35 13.338325000000001
system.mem_ctrls.rdPerTurnAround::36-39 4.94494
system.mem_ctrls.rdPerTurnAround::40-43 1.34862
system.mem_ctrls.rdPerTurnAround::44-47 0.431795
system.mem_ctrls.rdPerTurnAround::48-51 0.159705
system.mem_ctrls.rdPerTurnAround::52-55 0.07098
system.mem_ctrls.rdPerTurnAround::56-59 0.017745
system.mem_ctrls.rdPerTurnAround::60-63 0.041405
system.mem_ctrls.rdPerTurnAround::64-67 0.017745
system.mem_ctrls.rdPerTurnAround::60-61 0.029203
CPI 1.8034087941165002

Per-Address PND Load Violations:
