0.7
2020.1.1
Aug  5 2020
23:02:45
/home/mada/an4/smp/lab5/lab4.V,1607426280,verilog,,/home/mada/an4/smp/lab5/select.v,,PIC16F873;T74LS04;T74LS373;m62256,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,,design_1_PIC16F873_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0/sim/design_1_T74LS04_0_0.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v,,design_1_T74LS04_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0/sim/design_1_T74LS04_0_0.v,,design_1_T74LS373_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v,,design_1_m62256_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v,,design_1_m62256_1_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v,1611146024,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v,,design_1_select_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v,1611146024,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,,design_1_splitter1_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v,1611146024,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v,,design_1_splitter2_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v,1611146024,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_splitter3_0_0,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/sim/design_1.v,1610556068,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.sim/sim_1/behav/xsim/glbl.v,1544155480,verilog,,,,glbl,,,,,,,,
/home/mada/an4/smp/lab5/lab5_final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1610556068,verilog,,/home/mada/an4/smp/lab5/test.v,,design_1_wrapper,,,,,,,,
/home/mada/an4/smp/lab5/select.v,1607428258,verilog,,/home/mada/an4/smp/lab5/splitter1.v,,select,,,,,,,,
/home/mada/an4/smp/lab5/splitter1.v,1611145379,verilog,,/home/mada/an4/smp/lab5/splitter2.v,,splitter1,,,,,,,,
/home/mada/an4/smp/lab5/splitter2.v,1611145379,verilog,,/home/mada/an4/smp/lab5/splitter3.v,,splitter2,,,,,,,,
/home/mada/an4/smp/lab5/splitter3.v,1611145379,verilog,,/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v,,splitter3,,,,,,,,
/home/mada/an4/smp/lab5/test.v,1607425912,verilog,,,,test,,,,,,,,
