#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 17 21:35:52 2025
# Process ID: 9152
# Current directory: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7736 E:\OUSL\5th Year\EEX7436\EEX7436 DPP 2\DPP\DPP\DPP.xpr
# Log file: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/vivado.log
# Journal file: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DFlipFlop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top inference_unit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
add_files -norecurse {{E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/clock_div_model.vhd} {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd} {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clock_div_model [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/OUSL/5th Year/EEX7436/EEX7436 LAB01/LAB01_Home_Based_Tasks/project_1.srcs/sources_1/new/clock_div_model.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/OUSL/5th Year/EEX7436/EEX7436 LAB01/LAB01_Home_Based_Tasks/project_1.srcs/sources_1/new/clock_div_model.vhd}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FMU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
