ARM GAS  /tmp/cccXtdfn.s 			page 1


   1              	# 1 "CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s"
   1              	/**
   1              	...
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f40xx.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V1.3.0
   6              	  * @date      08-November-2013
   7              	  * @brief     STM32F40xxx/41xxx Devices vector table for RIDE7 toolchain.
   8              	  *            Same as startup_stm32f40xx.s and maintained for legacy purpose             
   9              	  *            This module performs:
  10              	  *                - Set the initial SP
  11              	  *                - Set the initial PC == Reset_Handler,
  12              	  *                - Set the vector table entries with the exceptions ISR address
  13              	  *                - Configure the clock system and the external SRAM mounted on 
  14              	  *                  STM324xG-EVAL board to be used as data memory (optional, 
  15              	  *                  to be enabled by user)
  16              	  *                - Branches to main in the C library (which eventually
  17              	  *                  calls main()).
  18              	  *            After Reset the Cortex-M4 processor is in Thread mode,
  19              	  *            priority is Privileged, and the Stack is set to Main.
  20              	  ******************************************************************************
  21              	  * @attention
  22              	  *
  23              	  * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
  24              	  *
  25              	  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  26              	  * You may not use this file except in compliance with the License.
  27              	  * You may obtain a copy of the License at:
  28              	  *
  29              	  *        http://www.st.com/software_license_agreement_liberty_v2
  30              	  *
  31              	  * Unless required by applicable law or agreed to in writing, software 
  32              	  * distributed under the License is distributed on an "AS IS" BASIS, 
  33              	  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  34              	  * See the License for the specific language governing permissions and
  35              	  * limitations under the License.
  36              	  *
  37              	  ******************************************************************************
  38              	  */
  39              	    
  40              	  .syntax unified
  41              	  .cpu cortex-m3
  42              	  .fpu softvfp
  43              	  .thumb
  44              	
  45              	.global  g_pfnVectors
  46              	.global  Default_Handler
  47              	
  48              	/* start address for the initialization values of the .data section. 
  49              	defined in linker script */
  50 0000 00000000 	.word  _sidata
  51              	/* start address for the .data section. defined in linker script */  
  52 0004 00000000 	.word  _sdata
  53              	/* end address for the .data section. defined in linker script */
  54 0008 00000000 	.word  _edata
ARM GAS  /tmp/cccXtdfn.s 			page 2


  55              	/* start address for the .bss section. defined in linker script */
  56 000c 00000000 	.word  _sbss
  57              	/* end address for the .bss section. defined in linker script */
  58 0010 00000000 	.word  _ebss
  59              	/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
  60              	
  61              	/**
  62              	 * @brief  This is the code that gets called when the processor first
  63              	 *          starts execution following a reset event. Only the absolutely
  64              	 *          necessary set is performed, after which the application
  65              	 *          supplied main() routine is called. 
  66              	 * @param  None
  67              	 * @retval : None
  68              	*/
  69              	
  70              	    .section  .text.Reset_Handler
  71              	  .weak  Reset_Handler
  72              	  .type  Reset_Handler, %function
  73              	Reset_Handler:  
  74              	
  75              	/* Copy the data segment initializers from flash to SRAM */  
  76 0000 0021     	  movs  r1, #0
  77 0002 00F004B8 	  b  LoopCopyDataInit
  78              	
  79              	CopyDataInit:
  80 0006 0C4B     	  ldr  r3, =_sidata
  81 0008 5B58     	  ldr  r3, [r3, r1]
  82 000a 4350     	  str  r3, [r0, r1]
  83 000c 0431     	  adds  r1, r1, #4
  84              	    
  85              	LoopCopyDataInit:
  86 000e 0B48     	  ldr  r0, =_sdata
  87 0010 0B4B     	  ldr  r3, =_edata
  88 0012 4218     	  adds  r2, r0, r1
  89 0014 9A42     	  cmp  r2, r3
  90 0016 FFF4F6AF 	  bcc  CopyDataInit
  91 001a 0A4A     	  ldr  r2, =_sbss
  92 001c 00F003B8 	  b  LoopFillZerobss
  93              	/* Zero fill the bss segment. */  
  94              	FillZerobss:
  95 0020 0023     	  movs  r3, #0
  96 0022 42F8043B 	  str  r3, [r2], #4
  97              	    
  98              	LoopFillZerobss:
  99 0026 084B     	  ldr  r3, = _ebss
 100 0028 9A42     	  cmp  r2, r3
 101 002a FFF4F9AF 	  bcc  FillZerobss
 102              	
 103              	/* Call the clock system intitialization function.*/
 104 002e FFF7FEFF 	  bl  SystemInit   
 105              	/* Call the application's entry point.*/
 106 0032 FFF7FEFF 	  bl  main
 107 0036 7047     	  bx  lr    
 108              	.size  Reset_Handler, .-Reset_Handler
 109              	
 110              	/**
 111              	 * @brief  This is the code that gets called when the processor receives an 
ARM GAS  /tmp/cccXtdfn.s 			page 3


 112              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 113              	 *         the system state for examination by a debugger.
 114              	 * @param  None     
 115              	 * @retval None       
 116              	*/
 117              	    .section  .text.Default_Handler,"ax",%progbits
 118              	Default_Handler:
 119              	Infinite_Loop:
 120 0000 FFF7FEBF 	  b  Infinite_Loop
 121              	  .size  Default_Handler, .-Default_Handler
 122              	/******************************************************************************
 123              	*
 124              	* The minimal vector table for a Cortex M3. Note that the proper constructs
 125              	* must be placed on this to ensure that it ends up at physical address
 126              	* 0x0000.0000.
 127              	* 
 128              	*******************************************************************************/
 129              	   .section  .isr_vector,"a",%progbits
 130              	  .type  g_pfnVectors, %object
 131              	  .size  g_pfnVectors, .-g_pfnVectors
 132              	    
 133              	    
 134              	g_pfnVectors:
 135 0000 00000000 	  .word  _estack
 136 0004 00000000 	  .word  Reset_Handler
 137 0008 00000000 	  .word  NMI_Handler
 138 000c 00000000 	  .word  HardFault_Handler
 139 0010 00000000 	  .word  MemManage_Handler
 140 0014 00000000 	  .word  BusFault_Handler
 141 0018 00000000 	  .word  UsageFault_Handler
 142 001c 00000000 	  .word  0
 143 0020 00000000 	  .word  0
 144 0024 00000000 	  .word  0
 145 0028 00000000 	  .word  0
 146 002c 00000000 	  .word  SVC_Handler
 147 0030 00000000 	  .word  DebugMon_Handler
 148 0034 00000000 	  .word  0
 149 0038 00000000 	  .word  PendSV_Handler
 150 003c 00000000 	  .word  SysTick_Handler
 151              	  
 152              	  /* External Interrupts */
 153 0040 00000000 	  .word     WWDG_IRQHandler                   /* Window WatchDog              */                   
 154 0044 00000000 	  .word     PVD_IRQHandler                    /* PVD through EXTI Line detection */                
 155 0048 00000000 	  .word     TAMP_STAMP_IRQHandler             /* Tamper and TimeStamps through the EXTI line */    
 156 004c 00000000 	  .word     RTC_WKUP_IRQHandler               /* RTC Wakeup through the EXTI line */               
 157 0050 00000000 	  .word     FLASH_IRQHandler                  /* FLASH                        */                   
 158 0054 00000000 	  .word     RCC_IRQHandler                    /* RCC                          */                   
 159 0058 00000000 	  .word     EXTI0_IRQHandler                  /* EXTI Line0                   */                   
 160 005c 00000000 	  .word     EXTI1_IRQHandler                  /* EXTI Line1                   */                   
 161 0060 00000000 	  .word     EXTI2_IRQHandler                  /* EXTI Line2                   */                   
 162 0064 00000000 	  .word     EXTI3_IRQHandler                  /* EXTI Line3                   */                   
 163 0068 00000000 	  .word     EXTI4_IRQHandler                  /* EXTI Line4                   */                   
 164 006c 00000000 	  .word     DMA1_Stream0_IRQHandler           /* DMA1 Stream 0                */                  
 165 0070 00000000 	  .word     DMA1_Stream1_IRQHandler           /* DMA1 Stream 1                */                   
 166 0074 00000000 	  .word     DMA1_Stream2_IRQHandler           /* DMA1 Stream 2                */                   
 167 0078 00000000 	  .word     DMA1_Stream3_IRQHandler           /* DMA1 Stream 3                */                   
 168 007c 00000000 	  .word     DMA1_Stream4_IRQHandler           /* DMA1 Stream 4                */                   
ARM GAS  /tmp/cccXtdfn.s 			page 4


 169 0080 00000000 	  .word     DMA1_Stream5_IRQHandler           /* DMA1 Stream 5                */                   
 170 0084 00000000 	  .word     DMA1_Stream6_IRQHandler           /* DMA1 Stream 6                */                   
 171 0088 00000000 	  .word     ADC_IRQHandler                    /* ADC1, ADC2 and ADC3s         */                   
 172 008c 00000000 	  .word     CAN1_TX_IRQHandler                /* CAN1 TX                      */                   
 173 0090 00000000 	  .word     CAN1_RX0_IRQHandler               /* CAN1 RX0                     */                   
 174 0094 00000000 	  .word     CAN1_RX1_IRQHandler               /* CAN1 RX1                     */                   
 175 0098 00000000 	  .word     CAN1_SCE_IRQHandler               /* CAN1 SCE                     */                   
 176 009c 00000000 	  .word     EXTI9_5_IRQHandler                /* External Line[9:5]s          */                   
 177 00a0 00000000 	  .word     TIM1_BRK_TIM9_IRQHandler          /* TIM1 Break and TIM9          */         
 178 00a4 00000000 	  .word     TIM1_UP_TIM10_IRQHandler          /* TIM1 Update and TIM10        */         
 179 00a8 00000000 	  .word     TIM1_TRG_COM_TIM11_IRQHandler     /* TIM1 Trigger and Commutation and TIM11 */
 180 00ac 00000000 	  .word     TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */                   
 181 00b0 00000000 	  .word     TIM2_IRQHandler                   /* TIM2                         */                   
 182 00b4 00000000 	  .word     TIM3_IRQHandler                   /* TIM3                         */                   
 183 00b8 00000000 	  .word     TIM4_IRQHandler                   /* TIM4                         */                   
 184 00bc 00000000 	  .word     I2C1_EV_IRQHandler                /* I2C1 Event                   */                   
 185 00c0 00000000 	  .word     I2C1_ER_IRQHandler                /* I2C1 Error                   */                   
 186 00c4 00000000 	  .word     I2C2_EV_IRQHandler                /* I2C2 Event                   */                   
 187 00c8 00000000 	  .word     I2C2_ER_IRQHandler                /* I2C2 Error                   */                   
 188 00cc 00000000 	  .word     SPI1_IRQHandler                   /* SPI1                         */                   
 189 00d0 00000000 	  .word     SPI2_IRQHandler                   /* SPI2                         */                   
 190 00d4 00000000 	  .word     USART1_IRQHandler                 /* USART1                       */                   
 191 00d8 00000000 	  .word     USART2_IRQHandler                 /* USART2                       */                   
 192 00dc 00000000 	  .word     USART3_IRQHandler                 /* USART3                       */                   
 193 00e0 00000000 	  .word     EXTI15_10_IRQHandler              /* External Line[15:10]s        */                   
 194 00e4 00000000 	  .word     RTC_Alarm_IRQHandler              /* RTC Alarm (A and B) through EXTI Line */          
 195 00e8 00000000 	  .word     OTG_FS_WKUP_IRQHandler            /* USB OTG FS Wakeup through EXTI line */            
 196 00ec 00000000 	  .word     TIM8_BRK_TIM12_IRQHandler         /* TIM8 Break and TIM12         */         
 197 00f0 00000000 	  .word     TIM8_UP_TIM13_IRQHandler          /* TIM8 Update and TIM13        */         
 198 00f4 00000000 	  .word     TIM8_TRG_COM_TIM14_IRQHandler     /* TIM8 Trigger and Commutation and TIM14 */
 199 00f8 00000000 	  .word     TIM8_CC_IRQHandler                /* TIM8 Capture Compare         */                   
 200 00fc 00000000 	  .word     DMA1_Stream7_IRQHandler           /* DMA1 Stream7                 */                   
 201 0100 00000000 	  .word     FSMC_IRQHandler                   /* FSMC                         */                   
 202 0104 00000000 	  .word     SDIO_IRQHandler                   /* SDIO                         */                   
 203 0108 00000000 	  .word     TIM5_IRQHandler                   /* TIM5                         */                   
 204 010c 00000000 	  .word     SPI3_IRQHandler                   /* SPI3                         */                   
 205 0110 00000000 	  .word     UART4_IRQHandler                  /* UART4                        */                   
 206 0114 00000000 	  .word     UART5_IRQHandler                  /* UART5                        */                   
 207 0118 00000000 	  .word     TIM6_DAC_IRQHandler               /* TIM6 and DAC1&2 underrun errors */                
 208 011c 00000000 	  .word     TIM7_IRQHandler                   /* TIM7                         */
 209 0120 00000000 	  .word     DMA2_Stream0_IRQHandler           /* DMA2 Stream 0                */                   
 210 0124 00000000 	  .word     DMA2_Stream1_IRQHandler           /* DMA2 Stream 1                */                   
 211 0128 00000000 	  .word     DMA2_Stream2_IRQHandler           /* DMA2 Stream 2                */                   
 212 012c 00000000 	  .word     DMA2_Stream3_IRQHandler           /* DMA2 Stream 3                */                   
 213 0130 00000000 	  .word     DMA2_Stream4_IRQHandler           /* DMA2 Stream 4                */                   
 214 0134 00000000 	  .word     ETH_IRQHandler                    /* Ethernet                     */                   
 215 0138 00000000 	  .word     ETH_WKUP_IRQHandler               /* Ethernet Wakeup through EXTI line */              
 216 013c 00000000 	  .word     CAN2_TX_IRQHandler                /* CAN2 TX                      */                   
 217 0140 00000000 	  .word     CAN2_RX0_IRQHandler               /* CAN2 RX0                     */                   
 218 0144 00000000 	  .word     CAN2_RX1_IRQHandler               /* CAN2 RX1                     */                   
 219 0148 00000000 	  .word     CAN2_SCE_IRQHandler               /* CAN2 SCE                     */                   
 220 014c 00000000 	  .word     OTG_FS_IRQHandler                 /* USB OTG FS                   */                   
 221 0150 00000000 	  .word     DMA2_Stream5_IRQHandler           /* DMA2 Stream 5                */                   
 222 0154 00000000 	  .word     DMA2_Stream6_IRQHandler           /* DMA2 Stream 6                */                   
 223 0158 00000000 	  .word     DMA2_Stream7_IRQHandler           /* DMA2 Stream 7                */                   
 224 015c 00000000 	  .word     USART6_IRQHandler                 /* USART6                       */                   
 225 0160 00000000 	  .word     I2C3_EV_IRQHandler                /* I2C3 event                   */                   
ARM GAS  /tmp/cccXtdfn.s 			page 5


 226 0164 00000000 	  .word     I2C3_ER_IRQHandler                /* I2C3 error                   */                   
 227 0168 00000000 	  .word     OTG_HS_EP1_OUT_IRQHandler         /* USB OTG HS End Point 1 Out   */                   
 228 016c 00000000 	  .word     OTG_HS_EP1_IN_IRQHandler          /* USB OTG HS End Point 1 In    */                   
 229 0170 00000000 	  .word     OTG_HS_WKUP_IRQHandler            /* USB OTG HS Wakeup through EXTI */                 
 230 0174 00000000 	  .word     OTG_HS_IRQHandler                 /* USB OTG HS                   */                   
 231 0178 00000000 	  .word     DCMI_IRQHandler                   /* DCMI                         */                   
 232 017c 00000000 	  .word     CRYP_IRQHandler                   /* CRYP crypto                  */                   
 233 0180 00000000 	  .word     HASH_RNG_IRQHandler               /* Hash and Rng                 */
 234 0184 00000000 	  .word     FPU_IRQHandler                    /* FPU                          */                   
 235              	                            
 236              	/*******************************************************************************
 237              	*
 238              	* Provide weak aliases for each Exception handler to the Default_Handler. 
 239              	* As they are weak aliases, any function with the same name will override 
 240              	* this definition.
 241              	* 
 242              	*******************************************************************************/
 243              	   .weak      NMI_Handler
 244              	   .thumb_set NMI_Handler,Default_Handler
 245              	  
 246              	   .weak      HardFault_Handler
 247              	   .thumb_set HardFault_Handler,Default_Handler
 248              	  
 249              	   .weak      MemManage_Handler
 250              	   .thumb_set MemManage_Handler,Default_Handler
 251              	  
 252              	   .weak      BusFault_Handler
 253              	   .thumb_set BusFault_Handler,Default_Handler
 254              	
 255              	   .weak      UsageFault_Handler
 256              	   .thumb_set UsageFault_Handler,Default_Handler
 257              	
 258              	   .weak      SVC_Handler
 259              	   .thumb_set SVC_Handler,Default_Handler
 260              	
 261              	   .weak      DebugMon_Handler
 262              	   .thumb_set DebugMon_Handler,Default_Handler
 263              	
 264              	   .weak      PendSV_Handler
 265              	   .thumb_set PendSV_Handler,Default_Handler
 266              	
 267              	   .weak      SysTick_Handler
 268              	   .thumb_set SysTick_Handler,Default_Handler              
 269              	  
 270              	   .weak      WWDG_IRQHandler                   
 271              	   .thumb_set WWDG_IRQHandler,Default_Handler      
 272              	                  
 273              	   .weak      PVD_IRQHandler      
 274              	   .thumb_set PVD_IRQHandler,Default_Handler
 275              	               
 276              	   .weak      TAMP_STAMP_IRQHandler            
 277              	   .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
 278              	            
 279              	   .weak      RTC_WKUP_IRQHandler                  
 280              	   .thumb_set RTC_WKUP_IRQHandler,Default_Handler
 281              	            
 282              	   .weak      FLASH_IRQHandler         
ARM GAS  /tmp/cccXtdfn.s 			page 6


 283              	   .thumb_set FLASH_IRQHandler,Default_Handler
 284              	                  
 285              	   .weak      RCC_IRQHandler      
 286              	   .thumb_set RCC_IRQHandler,Default_Handler
 287              	                  
 288              	   .weak      EXTI0_IRQHandler         
 289              	   .thumb_set EXTI0_IRQHandler,Default_Handler
 290              	                  
 291              	   .weak      EXTI1_IRQHandler         
 292              	   .thumb_set EXTI1_IRQHandler,Default_Handler
 293              	                     
 294              	   .weak      EXTI2_IRQHandler         
 295              	   .thumb_set EXTI2_IRQHandler,Default_Handler 
 296              	                 
 297              	   .weak      EXTI3_IRQHandler         
 298              	   .thumb_set EXTI3_IRQHandler,Default_Handler
 299              	                        
 300              	   .weak      EXTI4_IRQHandler         
 301              	   .thumb_set EXTI4_IRQHandler,Default_Handler
 302              	                  
 303              	   .weak      DMA1_Stream0_IRQHandler               
 304              	   .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
 305              	         
 306              	   .weak      DMA1_Stream1_IRQHandler               
 307              	   .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
 308              	                  
 309              	   .weak      DMA1_Stream2_IRQHandler               
 310              	   .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
 311              	                  
 312              	   .weak      DMA1_Stream3_IRQHandler               
 313              	   .thumb_set DMA1_Stream3_IRQHandler,Default_Handler 
 314              	                 
 315              	   .weak      DMA1_Stream4_IRQHandler              
 316              	   .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
 317              	                  
 318              	   .weak      DMA1_Stream5_IRQHandler               
 319              	   .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
 320              	                  
 321              	   .weak      DMA1_Stream6_IRQHandler               
 322              	   .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
 323              	                  
 324              	   .weak      ADC_IRQHandler      
 325              	   .thumb_set ADC_IRQHandler,Default_Handler
 326              	               
 327              	   .weak      CAN1_TX_IRQHandler   
 328              	   .thumb_set CAN1_TX_IRQHandler,Default_Handler
 329              	            
 330              	   .weak      CAN1_RX0_IRQHandler                  
 331              	   .thumb_set CAN1_RX0_IRQHandler,Default_Handler
 332              	                           
 333              	   .weak      CAN1_RX1_IRQHandler                  
 334              	   .thumb_set CAN1_RX1_IRQHandler,Default_Handler
 335              	            
 336              	   .weak      CAN1_SCE_IRQHandler                  
 337              	   .thumb_set CAN1_SCE_IRQHandler,Default_Handler
 338              	            
 339              	   .weak      EXTI9_5_IRQHandler   
ARM GAS  /tmp/cccXtdfn.s 			page 7


 340              	   .thumb_set EXTI9_5_IRQHandler,Default_Handler
 341              	            
 342              	   .weak      TIM1_BRK_TIM9_IRQHandler            
 343              	   .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
 344              	            
 345              	   .weak      TIM1_UP_TIM10_IRQHandler            
 346              	   .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
 347              	      
 348              	   .weak      TIM1_TRG_COM_TIM11_IRQHandler      
 349              	   .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
 350              	      
 351              	   .weak      TIM1_CC_IRQHandler   
 352              	   .thumb_set TIM1_CC_IRQHandler,Default_Handler
 353              	                  
 354              	   .weak      TIM2_IRQHandler            
 355              	   .thumb_set TIM2_IRQHandler,Default_Handler
 356              	                  
 357              	   .weak      TIM3_IRQHandler            
 358              	   .thumb_set TIM3_IRQHandler,Default_Handler
 359              	                  
 360              	   .weak      TIM4_IRQHandler            
 361              	   .thumb_set TIM4_IRQHandler,Default_Handler
 362              	                  
 363              	   .weak      I2C1_EV_IRQHandler   
 364              	   .thumb_set I2C1_EV_IRQHandler,Default_Handler
 365              	                     
 366              	   .weak      I2C1_ER_IRQHandler   
 367              	   .thumb_set I2C1_ER_IRQHandler,Default_Handler
 368              	                     
 369              	   .weak      I2C2_EV_IRQHandler   
 370              	   .thumb_set I2C2_EV_IRQHandler,Default_Handler
 371              	                  
 372              	   .weak      I2C2_ER_IRQHandler   
 373              	   .thumb_set I2C2_ER_IRQHandler,Default_Handler
 374              	                           
 375              	   .weak      SPI1_IRQHandler            
 376              	   .thumb_set SPI1_IRQHandler,Default_Handler
 377              	                        
 378              	   .weak      SPI2_IRQHandler            
 379              	   .thumb_set SPI2_IRQHandler,Default_Handler
 380              	                  
 381              	   .weak      USART1_IRQHandler      
 382              	   .thumb_set USART1_IRQHandler,Default_Handler
 383              	                     
 384              	   .weak      USART2_IRQHandler      
 385              	   .thumb_set USART2_IRQHandler,Default_Handler
 386              	                     
 387              	   .weak      USART3_IRQHandler      
 388              	   .thumb_set USART3_IRQHandler,Default_Handler
 389              	                  
 390              	   .weak      EXTI15_10_IRQHandler               
 391              	   .thumb_set EXTI15_10_IRQHandler,Default_Handler
 392              	               
 393              	   .weak      RTC_Alarm_IRQHandler               
 394              	   .thumb_set RTC_Alarm_IRQHandler,Default_Handler
 395              	            
 396              	   .weak      OTG_FS_WKUP_IRQHandler         
ARM GAS  /tmp/cccXtdfn.s 			page 8


 397              	   .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
 398              	            
 399              	   .weak      TIM8_BRK_TIM12_IRQHandler         
 400              	   .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
 401              	         
 402              	   .weak      TIM8_UP_TIM13_IRQHandler            
 403              	   .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
 404              	         
 405              	   .weak      TIM8_TRG_COM_TIM14_IRQHandler      
 406              	   .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
 407              	      
 408              	   .weak      TIM8_CC_IRQHandler   
 409              	   .thumb_set TIM8_CC_IRQHandler,Default_Handler
 410              	                  
 411              	   .weak      DMA1_Stream7_IRQHandler               
 412              	   .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
 413              	                     
 414              	   .weak      FSMC_IRQHandler            
 415              	   .thumb_set FSMC_IRQHandler,Default_Handler
 416              	                     
 417              	   .weak      SDIO_IRQHandler            
 418              	   .thumb_set SDIO_IRQHandler,Default_Handler
 419              	                     
 420              	   .weak      TIM5_IRQHandler            
 421              	   .thumb_set TIM5_IRQHandler,Default_Handler
 422              	                     
 423              	   .weak      SPI3_IRQHandler            
 424              	   .thumb_set SPI3_IRQHandler,Default_Handler
 425              	                     
 426              	   .weak      UART4_IRQHandler         
 427              	   .thumb_set UART4_IRQHandler,Default_Handler
 428              	                  
 429              	   .weak      UART5_IRQHandler         
 430              	   .thumb_set UART5_IRQHandler,Default_Handler
 431              	                  
 432              	   .weak      TIM6_DAC_IRQHandler                  
 433              	   .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 434              	               
 435              	   .weak      TIM7_IRQHandler            
 436              	   .thumb_set TIM7_IRQHandler,Default_Handler
 437              	         
 438              	   .weak      DMA2_Stream0_IRQHandler               
 439              	   .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
 440              	               
 441              	   .weak      DMA2_Stream1_IRQHandler               
 442              	   .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
 443              	                  
 444              	   .weak      DMA2_Stream2_IRQHandler               
 445              	   .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
 446              	            
 447              	   .weak      DMA2_Stream3_IRQHandler               
 448              	   .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
 449              	            
 450              	   .weak      DMA2_Stream4_IRQHandler               
 451              	   .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
 452              	            
 453              	   .weak      ETH_IRQHandler      
ARM GAS  /tmp/cccXtdfn.s 			page 9


 454              	   .thumb_set ETH_IRQHandler,Default_Handler
 455              	                  
 456              	   .weak      ETH_WKUP_IRQHandler                  
 457              	   .thumb_set ETH_WKUP_IRQHandler,Default_Handler
 458              	            
 459              	   .weak      CAN2_TX_IRQHandler   
 460              	   .thumb_set CAN2_TX_IRQHandler,Default_Handler
 461              	                           
 462              	   .weak      CAN2_RX0_IRQHandler                  
 463              	   .thumb_set CAN2_RX0_IRQHandler,Default_Handler
 464              	                           
 465              	   .weak      CAN2_RX1_IRQHandler                  
 466              	   .thumb_set CAN2_RX1_IRQHandler,Default_Handler
 467              	                           
 468              	   .weak      CAN2_SCE_IRQHandler                  
 469              	   .thumb_set CAN2_SCE_IRQHandler,Default_Handler
 470              	                           
 471              	   .weak      OTG_FS_IRQHandler      
 472              	   .thumb_set OTG_FS_IRQHandler,Default_Handler
 473              	                     
 474              	   .weak      DMA2_Stream5_IRQHandler               
 475              	   .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
 476              	                  
 477              	   .weak      DMA2_Stream6_IRQHandler               
 478              	   .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
 479              	                  
 480              	   .weak      DMA2_Stream7_IRQHandler               
 481              	   .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
 482              	                  
 483              	   .weak      USART6_IRQHandler      
 484              	   .thumb_set USART6_IRQHandler,Default_Handler
 485              	                        
 486              	   .weak      I2C3_EV_IRQHandler   
 487              	   .thumb_set I2C3_EV_IRQHandler,Default_Handler
 488              	                        
 489              	   .weak      I2C3_ER_IRQHandler   
 490              	   .thumb_set I2C3_ER_IRQHandler,Default_Handler
 491              	                        
 492              	   .weak      OTG_HS_EP1_OUT_IRQHandler         
 493              	   .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler
 494              	               
 495              	   .weak      OTG_HS_EP1_IN_IRQHandler            
 496              	   .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler
 497              	               
 498              	   .weak      OTG_HS_WKUP_IRQHandler         
 499              	   .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler
 500              	            
 501              	   .weak      OTG_HS_IRQHandler      
 502              	   .thumb_set OTG_HS_IRQHandler,Default_Handler
 503              	                  
 504              	   .weak      DCMI_IRQHandler            
 505              	   .thumb_set DCMI_IRQHandler,Default_Handler
 506              	                     
 507              	   .weak      CRYP_IRQHandler            
 508              	   .thumb_set CRYP_IRQHandler,Default_Handler
 509              	               
 510              	   .weak      HASH_RNG_IRQHandler                  
ARM GAS  /tmp/cccXtdfn.s 			page 10


 511              	   .thumb_set HASH_RNG_IRQHandler,Default_Handler   
 512              	
 513              	   .weak      FPU_IRQHandler                  
 514              	   .thumb_set FPU_IRQHandler,Default_Handler 
ARM GAS  /tmp/cccXtdfn.s 			page 11


DEFINED SYMBOLS
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:134    .isr_vector:00000000 g_pfnVectors
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 Default_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:73     .text.Reset_Handler:00000000 Reset_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:76     .text.Reset_Handler:00000000 $t
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:85     .text.Reset_Handler:0000000e LoopCopyDataInit
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:79     .text.Reset_Handler:00000006 CopyDataInit
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:98     .text.Reset_Handler:00000026 LoopFillZerobss
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:94     .text.Reset_Handler:00000020 FillZerobss
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:119    .text.Default_Handler:00000000 Infinite_Loop
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:120    .text.Default_Handler:00000000 $t
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 NMI_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 HardFault_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 MemManage_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 BusFault_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 UsageFault_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SVC_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DebugMon_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 PendSV_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SysTick_Handler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 WWDG_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 PVD_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TAMP_STAMP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 RTC_WKUP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 FLASH_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 RCC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI0_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI2_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI4_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream0_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream2_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream4_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream5_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream6_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 ADC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN1_TX_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN1_RX0_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN1_RX1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN1_SCE_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI9_5_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM1_BRK_TIM9_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM1_UP_TIM10_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM1_TRG_COM_TIM11_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM1_CC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM2_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM4_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C1_EV_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C1_ER_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C2_EV_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C2_ER_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SPI1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SPI2_IRQHandler
ARM GAS  /tmp/cccXtdfn.s 			page 12


CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 USART1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 USART2_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 USART3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 EXTI15_10_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 RTC_Alarm_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_FS_WKUP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM8_BRK_TIM12_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM8_UP_TIM13_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM8_TRG_COM_TIM14_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM8_CC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA1_Stream7_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 FSMC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SDIO_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM5_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 SPI3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 UART4_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 UART5_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM6_DAC_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 TIM7_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream0_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream2_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream3_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream4_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 ETH_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 ETH_WKUP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN2_TX_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN2_RX0_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN2_RX1_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CAN2_SCE_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_FS_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream5_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream6_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DMA2_Stream7_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 USART6_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C3_EV_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 I2C3_ER_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_HS_EP1_OUT_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_HS_EP1_IN_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_HS_WKUP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 OTG_HS_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 DCMI_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 CRYP_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 HASH_RNG_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:118    .text.Default_Handler:00000000 FPU_IRQHandler
CMSIS/Device/ST/STM32F4xx/Source/Templates/gcc_ride7/startup_stm32f40xx.s:117    .text.Reset_Handler:00000038 $d
                   .debug_aranges:0000000c $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
SystemInit
main
_estack
ARM GAS  /tmp/cccXtdfn.s 			page 13


