Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,130
design__instance__area,1741.82
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00011822864325949922
power__switching__total,0.00004128253203816712
power__leakage__total,0.000001696036974863091
power__total,0.0001612072082934901
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27186204057443386
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2750793004573342
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.22004088063336893
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.3331403025513255
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.220041
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.048158
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.30336956028172574
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3123492941590388
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8777316899515598
timing__setup__ws__corner:nom_slow_1p08V_125C,4.736382975439978
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.877732
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.027907
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28329331349290715
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2885028686498433
timing__hold__ws__corner:nom_typ_1p20V_25C,0.4568452412342616
timing__setup__ws__corner:nom_typ_1p20V_25C,5.1108292378129985
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.456845
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.673568
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27186204057443386
clock__skew__worst_setup,0.2750793004573342
timing__hold__ws,0.22004088063336893
timing__setup__ws,4.736382975439978
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.220041
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.027907
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,130
design__instance__area__stdcell,1741.82
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0601843
design__instance__utilization__stdcell,0.0601843
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,5
design__instance__area__class:inverter,29.0304
design__instance__count__class:sequential_cell,15
design__instance__area__class:sequential_cell,707.616
design__instance__count__class:multi_input_combinational_cell,63
design__instance__area__class:multi_input_combinational_cell,584.237
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,19
design__instance__area__class:timing_repair_buffer,228.614
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3607.39
design__violations,0
design__instance__count__class:clock_buffer,7
design__instance__area__class:clock_buffer,63.504
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,163
route__net__special,2
route__drc_errors__iter:0,58
route__wirelength__iter:0,3669
route__drc_errors__iter:1,33
route__wirelength__iter:1,3623
route__drc_errors__iter:2,45
route__wirelength__iter:2,3622
route__drc_errors__iter:3,13
route__wirelength__iter:3,3605
route__drc_errors__iter:4,5
route__wirelength__iter:4,3609
route__drc_errors__iter:5,0
route__wirelength__iter:5,3595
route__drc_errors,0
route__wirelength,3595
route__vias,717
route__vias__singlecut,717
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,202.91
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000122544
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000132947
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000181787
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000132947
design_powergrid__voltage__worst,0.0000132947
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000132947
design_powergrid__drop__worst__net:VPWR,0.0000122544
design_powergrid__voltage__worst__net:VGND,0.0000132947
design_powergrid__drop__worst__net:VGND,0.0000132947
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000198000000000000010098367454747236848788816132582724094390869140625
ir__drop__worst,0.00001230000000000000081983031474663903281907550990581512451171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
