{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 18:47:50 2016 " "Info: Processing started: Sun Mar 06 18:47:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Sistemas -c Sistemas --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Sistemas -c Sistemas --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "entrada\[0\] salida\[2\] 10.825 ns Longest " "Info: Longest tpd from source pin \"entrada\[0\]\" to destination pin \"salida\[2\]\" is 10.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns entrada\[0\] 1 PIN PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_134; Fanout = 3; PIN Node = 'entrada\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada[0] } "NODE_NAME" } } { "Completo.bdf" "" { Schematic "C:/Users/Eduardo/Desktop/ASD - Practica 2 \[Revenge\]/Completo.bdf" { { 56 -24 144 72 "entrada\[2..0\]" "" } { 48 344 432 64 "entrada\[2..0\]" "" } { 64 176 192 216 "entrada\[2\]" "" } { 64 192 208 216 "entrada\[1\]" "" } { 64 208 224 216 "entrada\[0\]" "" } { 64 296 312 216 "entrada\[2\]" "" } { 64 312 328 216 "entrada\[1\]" "" } { 64 328 344 216 "entrada\[0\]" "" } { 64 416 432 216 "entrada\[2\]" "" } { 64 431 448 216 "entrada\[1\]" "" } { 64 448 464 216 "entrada\[0\]" "" } { 64 536 552 216 "entrada\[2\]" "" } { 64 552 568 216 "entrada\[1\]" "" } { 64 568 584 216 "entrada\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.178 ns) 6.851 ns Sistema03:inst2\|inst4~0 2 COMB LCCOMB_X3_Y16_N16 1 " "Info: 2: + IC(5.800 ns) + CELL(0.178 ns) = 6.851 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 1; COMB Node = 'Sistema03:inst2\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { entrada[0] Sistema03:inst2|inst4~0 } "NODE_NAME" } } { "Sistema03.bdf" "" { Schematic "C:/Users/Eduardo/Desktop/ASD - Practica 2 \[Revenge\]/Sistema03.bdf" { { 72 -96 -32 120 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(2.850 ns) 10.825 ns salida\[2\] 3 PIN PIN_8 0 " "Info: 3: + IC(1.124 ns) + CELL(2.850 ns) = 10.825 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'salida\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { Sistema03:inst2|inst4~0 salida[2] } "NODE_NAME" } } { "Completo.bdf" "" { Schematic "C:/Users/Eduardo/Desktop/ASD - Practica 2 \[Revenge\]/Completo.bdf" { { 408 672 848 424 "salida\[3..0\]" "" } { 400 168 470 416 "salida\[3..0\]" "" } { 312 177 192 416 "salida\[3\]" "" } { 312 296 312 416 "salida\[2\]" "" } { 312 416 432 416 "salida\[1\]" "" } { 312 536 552 416 "salida\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.901 ns ( 36.04 % ) " "Info: Total cell delay = 3.901 ns ( 36.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.924 ns ( 63.96 % ) " "Info: Total interconnect delay = 6.924 ns ( 63.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.825 ns" { entrada[0] Sistema03:inst2|inst4~0 salida[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.825 ns" { entrada[0] {} entrada[0]~combout {} Sistema03:inst2|inst4~0 {} salida[2] {} } { 0.000ns 0.000ns 5.800ns 1.124ns } { 0.000ns 0.873ns 0.178ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 18:47:50 2016 " "Info: Processing ended: Sun Mar 06 18:47:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
