# Design-Of-Full-Adder-In-28nm-Technology-

This repository I designed Full adder in 28nm technology using Synopsys Custom Compiler.

# Table Of Content <br/>
* [Abstract](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#abstract-)<br/>
* [Tool used](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#tool-used)<br/>
* [Full adder implementation using Transmission logic](https://github.com/MahishaBM/8-bit-Carry-Select-Adder-with-Binary-to-Excess-One-Converter/edit/main/README.md#full-adder-      implementation-using-transmission-logic-)<br/>
* [Testbench schematics of 8 bit Carry Select Adder with Binary to Excess one converter](https://github.com/MahishaBM/8-bit-Carry-Select-Adder-with-Binary-to-Excess-One-              Converter/edit/main/README.md#testbench-schematics-of-8-bit-carry-select-adder-with-binary-to-excess-one-converter)<br/>
* [Simulation result](https://github.com/DashrathMole/Design-Of-Full-Adder-In-28nm-Technology/edit/main/README.md#simulation-result)<br/>
* [Transistor count for each block](https://github.com/DashrathMole/Design-Of-Full-Adder-In-28nm-Technology/blob/main/README.md#transistor-count-for-each-block)   <br/>
* [Netlist](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#netlist)<br/>
* [Author](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#author)<br/>
* [Acknowledgements](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#acknowledgements-)<br/>
* [Reference](https://github.com/DashrathMole/Design-Of-Full-Adder/edit/main/README.md#reference-)<br/>
