<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_pip_pkt_inst_hdr_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_pip_pkt_inst_hdr_t Union Reference</h1><!-- doxytag: class="cvmx_pip_pkt_inst_hdr_t" -->
<p>Definition of the PIP custom header that can be prepended to a packet by external hardware.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-pip_8h_source.html">cvmx-pip.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ab3d9e6924c7e0eeb2cf0613e4a78cf68">u64</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#aa1fa33a80fdd68c8c906a6bcb2b1227c">rawfull</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Documented as R - Set if the Packet is RAWFULL.  <a href="#ad32b424717c6e72071ee3527a2e1e355"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a765b7331fd90550af0feb481ace66d8b">reserved0</a>:5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a0481f94c892bf362eef28d5182d77f8c"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed">cvmx_pip_port_parse_mode_t</a>&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#add65f1a3f84bafd959ba83e8a09c6c8e">parse_mode</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIP parse mode for this packet.  <a href="#af443d32cc4b5d9cc5b41c2c39bf9f5e6"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ae9b506958e541a53e839f095f5ab6779">reserved1</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#aec0b40bc28b885cdc477cf85f1cbe061"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ad0aa6b23fb4b0580c5657b36f335ea2d">skip_len</a>:7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Skip amount, including this header, to the beginning of the packet.  <a href="#a1958816bbef5be7d61a437e3dabade49"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a1ac64d4775f4c0f339ec95871b27d452">grpext</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">These bits get concatenated with the PKT_INST_HDR[GRP] bits, creating a 6-bit GRP field.  <a href="#acccf7e1ac3c9cfa16bb2635ae3704c4a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a8c0266bf864662fd03e98ab56a439014">nqos</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be 0 when PKT_INST_HDR[R] = 0.  <a href="#a4c09035b339812e0d9bf1318cbbb5f4f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a6e311e6a6ed957ac9087c4af9294d0b1">ngrp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be 0 when PKT_INST_HDR[R] = 0.  <a href="#a19f877dd85895c782e6732829c514ea2"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#aa329f21b8f29fd91ee896aebad67d13d">ntt</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be 0 when PKT_INST_HDR[R] = 0.  <a href="#a6853482628080256863176abe46c3cb3"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a1673ba88d4749e218e426dd1403eacaf">ntag</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be 0 when PKT_INST_HDR[R] = 0.  <a href="#afd8ae30780a432f727b87c62ad87fc90"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a78e73fb2f7e431fa4b33cb405365d03b">qos</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">POW input queue for this packet.  <a href="#aae6287aa2b1ebc39fc25d5913bdb978e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#afae6193de043b213f1e74e5247c13be7">grp</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">POW input group for this packet.  <a href="#a8c0567aea01ee68bff02060973c29d21"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a5aa59ba44f49a19b91ad718f6a0d0fac">rs</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag to store this packet in the work queue entry, if possible.  <a href="#a192300083fdb46c3dbbf8f1327eb1dc8"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b">cvmx_pow_tag_type_t</a>&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a32edaa90d683fc67c5b049da4a4f18ba">tag_type</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">POW input tag type.  <a href="#addb4b44b0cb3d288f8797ebf1da639ef"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a25a7acf45b0d1b22c80f37ab3b9bcd2f">tag</a>:32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">POW input tag.  <a href="#a42a023325d368e6dd26678346b6d795c"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a5020380e07d18e0eefe3933abc9d1631">s</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Definition of the PIP custom header that can be prepended to a packet by external hardware. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="afae6193de043b213f1e74e5247c13be7"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::grp" ref="afae6193de043b213f1e74e5247c13be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#afae6193de043b213f1e74e5247c13be7">cvmx_pip_pkt_inst_hdr_t::grp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>POW input group for this packet. </p>

</div>
</div>
<a class="anchor" id="a1ac64d4775f4c0f339ec95871b27d452"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::grpext" ref="a1ac64d4775f4c0f339ec95871b27d452" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a1ac64d4775f4c0f339ec95871b27d452">cvmx_pip_pkt_inst_hdr_t::grpext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>These bits get concatenated with the PKT_INST_HDR[GRP] bits, creating a 6-bit GRP field. </p>
<p>Added in pass2. </p>

</div>
</div>
<a class="anchor" id="a6e311e6a6ed957ac9087c4af9294d0b1"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::ngrp" ref="a6e311e6a6ed957ac9087c4af9294d0b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a6e311e6a6ed957ac9087c4af9294d0b1">cvmx_pip_pkt_inst_hdr_t::ngrp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be 0 when PKT_INST_HDR[R] = 0. </p>
<p>When set to 1, NGPR prevents PIP from directly using PKT_INST_HDR[GPR] for the GPR value in WQE. When PIP_GBL_CTL[IHMSK_DIS] = 1, Octeon2 does not use NGRP </p>

</div>
</div>
<a class="anchor" id="a8c0266bf864662fd03e98ab56a439014"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::nqos" ref="a8c0266bf864662fd03e98ab56a439014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a8c0266bf864662fd03e98ab56a439014">cvmx_pip_pkt_inst_hdr_t::nqos</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be 0 when PKT_INST_HDR[R] = 0. </p>
<p>When set to 1, NQOS prevents PIP from directly using PKT_INST_HDR[QOS] for the QOS value in WQE. When PIP_GBL_CTL[IHMSK_DIS] = 1, Octeon2 does not use NQOS </p>

</div>
</div>
<a class="anchor" id="a1673ba88d4749e218e426dd1403eacaf"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::ntag" ref="a1673ba88d4749e218e426dd1403eacaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a1673ba88d4749e218e426dd1403eacaf">cvmx_pip_pkt_inst_hdr_t::ntag</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be 0 when PKT_INST_HDR[R] = 0. </p>
<p>When set to 1, NTAG prevents PIP from directly using PKT_INST_HDR[TAG] for the TAG value in WQE. When PIP_GBL_CTL[IHMSK_DIS] = 1, Octeon2 does not use NTAG </p>

</div>
</div>
<a class="anchor" id="aa329f21b8f29fd91ee896aebad67d13d"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::ntt" ref="aa329f21b8f29fd91ee896aebad67d13d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#aa329f21b8f29fd91ee896aebad67d13d">cvmx_pip_pkt_inst_hdr_t::ntt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be 0 when PKT_INST_HDR[R] = 0. </p>
<p>When set to 1, NTT prevents PIP from directly using PKT_INST_HDR[TT] for the TT value in WQE. When PIP_GBL_CTL[IHMSK_DIS] = 1, Octeon2 does not use NTT </p>

</div>
</div>
<a class="anchor" id="add65f1a3f84bafd959ba83e8a09c6c8e"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::parse_mode" ref="add65f1a3f84bafd959ba83e8a09c6c8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvmx-csr-enums_8h.html#a276b0f3b1f41aec509f77832cd34b6ed">cvmx_pip_port_parse_mode_t</a> <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#add65f1a3f84bafd959ba83e8a09c6c8e">cvmx_pip_pkt_inst_hdr_t::parse_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIP parse mode for this packet. </p>

</div>
</div>
<a class="anchor" id="a78e73fb2f7e431fa4b33cb405365d03b"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::qos" ref="a78e73fb2f7e431fa4b33cb405365d03b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a78e73fb2f7e431fa4b33cb405365d03b">cvmx_pip_pkt_inst_hdr_t::qos</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>POW input queue for this packet. </p>

</div>
</div>
<a class="anchor" id="aa1fa33a80fdd68c8c906a6bcb2b1227c"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::rawfull" ref="aa1fa33a80fdd68c8c906a6bcb2b1227c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#aa1fa33a80fdd68c8c906a6bcb2b1227c">cvmx_pip_pkt_inst_hdr_t::rawfull</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Documented as R - Set if the Packet is RAWFULL. </p>
<p>If set, this header must be the full 8 bytes </p>

</div>
</div>
<a class="anchor" id="a765b7331fd90550af0feb481ace66d8b"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::reserved0" ref="a765b7331fd90550af0feb481ace66d8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a765b7331fd90550af0feb481ace66d8b">cvmx_pip_pkt_inst_hdr_t::reserved0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="ae9b506958e541a53e839f095f5ab6779"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::reserved1" ref="ae9b506958e541a53e839f095f5ab6779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ae9b506958e541a53e839f095f5ab6779">cvmx_pip_pkt_inst_hdr_t::reserved1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a5aa59ba44f49a19b91ad718f6a0d0fac"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::rs" ref="a5aa59ba44f49a19b91ad718f6a0d0fac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a5aa59ba44f49a19b91ad718f6a0d0fac">cvmx_pip_pkt_inst_hdr_t::rs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flag to store this packet in the work queue entry, if possible. </p>

</div>
</div>
<a class="anchor" id="a5020380e07d18e0eefe3933abc9d1631"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::s" ref="a5020380e07d18e0eefe3933abc9d1631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a5020380e07d18e0eefe3933abc9d1631">cvmx_pip_pkt_inst_hdr_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0aa6b23fb4b0580c5657b36f335ea2d"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::skip_len" ref="ad0aa6b23fb4b0580c5657b36f335ea2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ad0aa6b23fb4b0580c5657b36f335ea2d">cvmx_pip_pkt_inst_hdr_t::skip_len</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Skip amount, including this header, to the beginning of the packet. </p>

</div>
</div>
<a class="anchor" id="a25a7acf45b0d1b22c80f37ab3b9bcd2f"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::tag" ref="a25a7acf45b0d1b22c80f37ab3b9bcd2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a25a7acf45b0d1b22c80f37ab3b9bcd2f">cvmx_pip_pkt_inst_hdr_t::tag</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>POW input tag. </p>

</div>
</div>
<a class="anchor" id="a32edaa90d683fc67c5b049da4a4f18ba"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::tag_type" ref="a32edaa90d683fc67c5b049da4a4f18ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvmx-csr-enums_8h.html#a556896ab26554db9f539b17e5dbc749b">cvmx_pow_tag_type_t</a> <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#a32edaa90d683fc67c5b049da4a4f18ba">cvmx_pip_pkt_inst_hdr_t::tag_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>POW input tag type. </p>

</div>
</div>
<a class="anchor" id="ab3d9e6924c7e0eeb2cf0613e4a78cf68"></a><!-- doxytag: member="cvmx_pip_pkt_inst_hdr_t::u64" ref="ab3d9e6924c7e0eeb2cf0613e4a78cf68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pip__pkt__inst__hdr__t.html#ab3d9e6924c7e0eeb2cf0613e4a78cf68">cvmx_pip_pkt_inst_hdr_t::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-pip_8h_source.html">cvmx-pip.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
