# Benchmark "4_bit_cf00" written by ABC on Wed May 12 22:25:03 2021
.model 4_bit_cf00
.inputs IN1[0] IN1[1] IN1[2] IN1[3] IN2[0] IN2[1] IN2[2] IN2[3]
.outputs P[0] P[1] P[2] P[3] P[4] P[5] P[6] P[7]
.gate AND2X1 A=IN2[0] B=IN1[1] Y=n18
.gate AND2X1 A=IN2[1] B=IN1[0] Y=n19
.gate ZERO Y=P[1]
.gate AND2X1 A=IN2[0] B=IN1[2] Y=n21
.gate AND2X1 A=IN2[1] B=IN1[1] Y=n22
.gate AND2X1 A=IN2[2] B=IN1[0] Y=n23
.gate XOR2X1 A=n23 B=n22 Y=n24
.gate XOR2X1 A=n24 B=n21 Y=n25
.gate AND2X1 A=n19 B=n18 Y=n26
.gate XOR2X1 A=n26 B=n25 Y=P[2]
.gate AND2X1 A=IN2[0] B=IN1[3] Y=n28
.gate AND2X1 A=IN2[1] B=IN1[2] Y=n29
.gate AND2X1 A=IN2[2] B=IN1[1] Y=n30
.gate XOR2X1 A=n30 B=n29 Y=n31
.gate XOR2X1 A=n31 B=n28 Y=n32
.gate AND2X1 A=n23 B=n21 Y=n33
.gate INVX1  A=n33 Y=n34
.gate AND2X1 A=n22 B=n21 Y=n35
.gate INVX1  A=n35 Y=n36
.gate AND2X1 A=n23 B=n22 Y=n37
.gate INVX1  A=n37 Y=n38
.gate AND2X1 A=n38 B=n36 Y=n39
.gate AND2X1 A=n39 B=n34 Y=n40
.gate INVX1  A=n40 Y=n41
.gate AND2X1 A=IN2[3] B=IN1[0] Y=n42
.gate XOR2X1 A=n42 B=n41 Y=n43
.gate XOR2X1 A=n43 B=n32 Y=n44
.gate AND2X1 A=n26 B=n25 Y=n45
.gate XOR2X1 A=n45 B=n44 Y=P[3]
.gate AND2X1 A=n45 B=n44 Y=n47
.gate AND2X1 A=IN2[1] B=IN1[3] Y=n48
.gate AND2X1 A=IN2[2] B=IN1[2] Y=n49
.gate XOR2X1 A=n49 B=n48 Y=n50
.gate AND2X1 A=n30 B=n28 Y=n51
.gate INVX1  A=n51 Y=n52
.gate AND2X1 A=n29 B=n28 Y=n53
.gate INVX1  A=n53 Y=n54
.gate AND2X1 A=n30 B=n29 Y=n55
.gate INVX1  A=n55 Y=n56
.gate AND2X1 A=n56 B=n54 Y=n57
.gate AND2X1 A=n57 B=n52 Y=n58
.gate INVX1  A=n58 Y=n59
.gate AND2X1 A=IN2[3] B=IN1[1] Y=n60
.gate XOR2X1 A=n60 B=n59 Y=n61
.gate XOR2X1 A=n61 B=n50 Y=n62
.gate AND2X1 A=n42 B=n32 Y=n63
.gate INVX1  A=n63 Y=n64
.gate AND2X1 A=n42 B=n41 Y=n65
.gate INVX1  A=n65 Y=n66
.gate AND2X1 A=n41 B=n32 Y=n67
.gate INVX1  A=n67 Y=n68
.gate AND2X1 A=n68 B=n66 Y=n69
.gate AND2X1 A=n69 B=n64 Y=n70
.gate INVX1  A=n70 Y=n71
.gate XOR2X1 A=n71 B=n62 Y=n72
.gate XOR2X1 A=n72 B=n47 Y=P[4]
.gate AND2X1 A=n71 B=n47 Y=n74
.gate INVX1  A=n74 Y=n75
.gate AND2X1 A=n62 B=n47 Y=n76
.gate INVX1  A=n76 Y=n77
.gate AND2X1 A=n71 B=n62 Y=n78
.gate INVX1  A=n78 Y=n79
.gate AND2X1 A=n79 B=n77 Y=n80
.gate AND2X1 A=n80 B=n75 Y=n81
.gate AND2X1 A=IN2[2] B=IN1[3] Y=n82
.gate AND2X1 A=n49 B=n48 Y=n83
.gate AND2X1 A=IN2[3] B=IN1[2] Y=n84
.gate XOR2X1 A=n84 B=n83 Y=n85
.gate XOR2X1 A=n85 B=n82 Y=n86
.gate AND2X1 A=n60 B=n50 Y=n87
.gate INVX1  A=n87 Y=n88
.gate AND2X1 A=n59 B=n50 Y=n89
.gate INVX1  A=n89 Y=n90
.gate AND2X1 A=n60 B=n59 Y=n91
.gate INVX1  A=n91 Y=n92
.gate AND2X1 A=n92 B=n90 Y=n93
.gate AND2X1 A=n93 B=n88 Y=n94
.gate XOR2X1 A=n94 B=n86 Y=n95
.gate XOR2X1 A=n95 B=n81 Y=P[5]
.gate INVX1  A=n81 Y=n97
.gate INVX1  A=n94 Y=n98
.gate AND2X1 A=n98 B=n97 Y=n99
.gate INVX1  A=n99 Y=n100
.gate AND2X1 A=n98 B=n86 Y=n101
.gate INVX1  A=n101 Y=n102
.gate AND2X1 A=n86 B=n97 Y=n103
.gate INVX1  A=n103 Y=n104
.gate AND2X1 A=n104 B=n102 Y=n105
.gate AND2X1 A=n105 B=n100 Y=n106
.gate INVX1  A=n84 Y=n107
.gate AND2X1 A=n107 B=n83 Y=n108
.gate INVX1  A=n108 Y=n109
.gate AND2X1 A=IN2[3] B=IN1[3] Y=n110
.gate INVX1  A=n83 Y=n111
.gate AND2X1 A=n84 B=n82 Y=n112
.gate INVX1  A=n112 Y=n113
.gate AND2X1 A=n113 B=n111 Y=n114
.gate AND2X1 A=n114 B=n110 Y=n115
.gate INVX1  A=n115 Y=n116
.gate AND2X1 A=n116 B=n109 Y=n117
.gate XOR2X1 A=n117 B=n106 Y=P[6]
.gate INVX1  A=n106 Y=n119
.gate AND2X1 A=n110 B=n119 Y=n120
.gate INVX1  A=n120 Y=n121
.gate AND2X1 A=n121 B=n113 Y=n122
.gate INVX1  A=n122 Y=P[7]
.gate AND2X1 A=IN1[0] B=IN1[1]  Y=P[0]
.end
