Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 11 10:28:11 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.259       -3.848                      4                 1202        0.078        0.000                      0                 1202        4.500        0.000                       0                   654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.259       -3.848                      4                 1178        0.078        0.000                      0                 1178        4.500        0.000                       0                   654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.997        0.000                      0                   24        0.836        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.259ns,  Total Violation       -3.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 3.927ns (36.804%)  route 6.743ns (63.196%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.554     5.075    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[8]_replica/Q
                         net (fo=6, routed)           0.456     5.987    u_game/u_FlagGame/game_score_reg[11]_0[0]_repN
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11_rewire/O
                         net (fo=2, routed)           0.817     6.928    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4_rewire/O
                         net (fo=1, routed)           0.189     7.241    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X50Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.791 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.908    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.223 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=13, routed)          0.620     8.843    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.307     9.150 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.471     9.621    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.006 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.228 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.745    10.973    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.299    11.272 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.272    u_Text_display/u_Text_score/data_reg_i_47[0]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.804 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           1.007    12.811    u_Text_display/u_Text_score/u_font/data_reg_i_23_1[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.935 r  u_Text_display/u_Text_score/u_font/data_reg_i_50_comp/O
                         net (fo=2, routed)           0.817    13.752    u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.876 r  u_Text_display/u_Text_score/u_font/data_reg_i_33/O
                         net (fo=3, routed)           0.577    14.453    u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    14.577 f  u_Text_display/u_Text_score/u_font/data_reg_i_12/O
                         net (fo=1, routed)           0.446    15.023    u_game/u_FlagGame/data_reg_3
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    15.147 r  u_game/u_FlagGame/data_reg_i_1/O
                         net (fo=1, routed)           0.599    15.745    u_Text_display/u_Text_score/u_font/data_reg_3[7]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.194ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.605ns  (logic 3.927ns (37.030%)  route 6.678ns (62.969%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.554     5.075    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[8]_replica/Q
                         net (fo=6, routed)           0.456     5.987    u_game/u_FlagGame/game_score_reg[11]_0[0]_repN
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11_rewire/O
                         net (fo=2, routed)           0.817     6.928    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4_rewire/O
                         net (fo=1, routed)           0.189     7.241    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X50Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.791 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.908    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.223 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=13, routed)          0.620     8.843    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.307     9.150 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.471     9.621    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.006 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.228 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.745    10.973    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.299    11.272 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.272    u_Text_display/u_Text_score/data_reg_i_47[0]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.804 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           1.007    12.811    u_Text_display/u_Text_score/u_font/data_reg_i_23_1[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.935 r  u_Text_display/u_Text_score/u_font/data_reg_i_50_comp/O
                         net (fo=2, routed)           0.817    13.752    u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.876 r  u_Text_display/u_Text_score/u_font/data_reg_i_33/O
                         net (fo=3, routed)           0.653    14.530    u_Text_display/u_Text_score/u_font/data_reg_i_33_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.654 f  u_Text_display/u_Text_score/u_font/data_reg_i_21/O
                         net (fo=1, routed)           0.446    15.100    u_game/u_FlagGame/data_reg_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.224 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.456    15.680    u_Text_display/u_Text_score/u_font/data_reg_3[5]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -1.194    

Slack (VIOLATED) :        -1.053ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 3.927ns (37.529%)  route 6.537ns (62.471%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.554     5.075    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[8]_replica/Q
                         net (fo=6, routed)           0.456     5.987    u_game/u_FlagGame/game_score_reg[11]_0[0]_repN
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11_rewire/O
                         net (fo=2, routed)           0.817     6.928    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4_rewire/O
                         net (fo=1, routed)           0.189     7.241    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X50Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.791 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.908    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.223 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=13, routed)          0.620     8.843    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.307     9.150 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.471     9.621    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.006 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.228 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.745    10.973    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.299    11.272 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.272    u_Text_display/u_Text_score/data_reg_i_47[0]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.804 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           1.007    12.811    u_Text_display/u_Text_score/u_font/data_reg_i_23_1[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.935 r  u_Text_display/u_Text_score/u_font/data_reg_i_50_comp/O
                         net (fo=2, routed)           0.692    13.627    u_Text_display/u_Text_score/u_font/data_reg_i_50_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.751 r  u_Text_display/u_Text_score/u_font/data_reg_i_37/O
                         net (fo=3, routed)           0.646    14.397    u_Text_display/u_Text_score/u_font/data_reg_i_37_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124    14.521 f  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=1, routed)           0.293    14.814    u_game/u_FlagGame/data_reg_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.938 r  u_game/u_FlagGame/data_reg_i_2/O
                         net (fo=1, routed)           0.601    15.539    u_Text_display/u_Text_score/u_font/data_reg_3[6]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 -1.053    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[8]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 3.803ns (38.988%)  route 5.951ns (61.012%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.554     5.075    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[8]_replica/Q
                         net (fo=6, routed)           0.456     5.987    u_game/u_FlagGame/game_score_reg[11]_0[0]_repN
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11_rewire/O
                         net (fo=2, routed)           0.817     6.928    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.052 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4_rewire/O
                         net (fo=1, routed)           0.189     7.241    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X50Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.791 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.791    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.908    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.223 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=13, routed)          0.620     8.843    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.307     9.150 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.471     9.621    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.006 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.228 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.745    10.973    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.299    11.272 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.272    u_Text_display/u_Text_score/data_reg_i_47[0]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.804 f  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.947    12.751    u_Text_display/u_Text_score/u_font/data_reg_i_23_1[0]
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  u_Text_display/u_Text_score/u_font/data_reg_i_47/O
                         net (fo=2, routed)           0.509    13.384    u_Text_display/u_Text_score/u_font/data_reg_i_47_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.508 r  u_Text_display/u_Text_score/u_font/data_reg_i_23/O
                         net (fo=1, routed)           0.466    13.974    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X52Y31         LUT4 (Prop_lut4_I1_O)        0.124    14.098 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_4/O
                         net (fo=1, routed)           0.731    14.830    u_Text_display/u_Text_score/u_font/data_reg_3[4]
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.487    14.828    u_Text_display/u_Text_score/u_font/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.486    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 3.917ns (42.852%)  route 5.224ns (57.148%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.557    10.051    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_10/O
                         net (fo=9, routed)           1.379    11.554    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.678 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.402    12.080    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.204 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.639    12.844    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.968 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.317    13.284    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.864    14.273    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.435    14.776    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[4]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.724    u_game/u_color_find/red_flag_D_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 3.917ns (42.852%)  route 5.224ns (57.148%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.557    10.051    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_10/O
                         net (fo=9, routed)           1.379    11.554    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.678 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.402    12.080    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.204 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.639    12.844    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.968 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.317    13.284    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.864    14.273    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.435    14.776    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[5]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.724    u_game/u_color_find/red_flag_D_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 3.917ns (42.852%)  route 5.224ns (57.148%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.557    10.051    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_10/O
                         net (fo=9, routed)           1.379    11.554    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.678 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.402    12.080    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.204 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.639    12.844    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.968 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.317    13.284    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.864    14.273    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.435    14.776    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[6]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.724    u_game/u_color_find/red_flag_D_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 3.917ns (42.852%)  route 5.224ns (57.148%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.557    10.051    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.175 r  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_10/O
                         net (fo=9, routed)           1.379    11.554    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.678 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.402    12.080    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.204 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.639    12.844    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.968 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.317    13.284    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.408 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.864    14.273    u_game/u_color_find/red_flag_D_count
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.435    14.776    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[7]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.724    u_game/u_color_find/red_flag_D_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.917ns (43.267%)  route 5.136ns (56.733%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=1, routed)           1.259     9.740    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124     9.864 f  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_13/O
                         net (fo=5, routed)           1.670    11.535    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[1]
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.659 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_16/O
                         net (fo=1, routed)           0.497    12.156    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_16_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.280 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.286    12.566    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.690 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.412    13.102    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.226 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.946    14.172    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y22         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.437    14.778    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X49Y22         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[12]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X49Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.718    u_game/u_color_find/blue_flag_D_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.917ns (43.267%)  route 5.136ns (56.733%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=1, routed)           1.259     9.740    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124     9.864 f  u_OV7670_VGA_Display/U_Frame_Buffer/gray_calc1__4_carry_i_13/O
                         net (fo=5, routed)           1.670    11.535    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[1]
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.659 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_16/O
                         net (fo=1, routed)           0.497    12.156    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_16_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.280 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.286    12.566    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_12_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.690 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.412    13.102    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124    13.226 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.946    14.172    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y22         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.437    14.778    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X49Y22         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[13]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X49Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.718    u_game/u_color_find/blue_flag_D_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.211ns (43.820%)  route 0.271ns (56.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.561     1.444    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.271     1.879    u_OV7670_SCCB_core/U_tick_gen_/count[1]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.047     1.926 r  u_OV7670_SCCB_core/U_tick_gen_/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u_OV7670_SCCB_core/U_tick_gen_/count_0[7]
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     1.959    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.133     1.848    u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.254ns (51.317%)  route 0.241ns (48.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.561     1.444    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/Q
                         net (fo=7, routed)           0.185     1.793    u_OV7670_SCCB_core/U_tick_gen_/count[2]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_3/O
                         net (fo=1, routed)           0.056     1.894    u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_3_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.939 r  u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_OV7670_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     1.959    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.120     1.835    u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.051%)  route 0.130ns (47.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_sys_counter/temp_reg[20]/Q
                         net (fo=2, routed)           0.130     1.717    u_game/u_PRNG/u_sys_counter/temp_reg[20]
    SLICE_X45Y44         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.834     1.961    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[20]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.070     1.553    u_game/u_PRNG/u_sys_counter/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.838%)  route 0.115ns (38.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.563     1.446    u_game/u_PRNG/u_xorshift/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_xorshift/x_reg[23]/Q
                         net (fo=2, routed)           0.115     1.702    u_game/u_PRNG/u_xorshift/x[23]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.747 r  u_game/u_PRNG/u_xorshift/w[23]_i_1/O
                         net (fo=1, routed)           0.000     1.747    u_game/u_PRNG/u_xorshift/w[23]_i_1_n_0
    SLICE_X38Y44         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk_IBUF_BUFG
    SLICE_X38Y44         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[23]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDPE (Hold_fdpe_C_D)         0.120     1.582    u_game/u_PRNG/u_xorshift/w_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.190ns (60.285%)  route 0.125ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_sys_counter/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.712    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][23]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.049     1.761 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[7]_i_1/O
                         net (fo=1, routed)           0.000     1.761    u_game/u_PRNG/u_xorshift/D[7]
    SLICE_X42Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[7]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.131     1.593    u_game/u_PRNG/u_xorshift/z_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.273%)  route 0.229ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.560     1.443    u_Text_display/U_CNT_DISPLAY/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  u_Text_display/U_CNT_DISPLAY/rom_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.229     1.820    u_Text_display/U_CNT_DISPLAY/u_font/Q[3]
    RAMB18_X1Y12         RAMB18E1                                     r  u_Text_display/U_CNT_DISPLAY/u_font/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.871     1.999    u_Text_display/U_CNT_DISPLAY/u_font/clk_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  u_Text_display/U_CNT_DISPLAY/u_font/data_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.651    u_Text_display/U_CNT_DISPLAY/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u_game/u_PRNG/u_sys_counter/count_reg[11]/Q
                         net (fo=2, routed)           0.082     1.691    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][11]
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.048     1.739 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[11]_i_1/O
                         net (fo=1, routed)           0.000     1.739    u_game/u_PRNG/u_xorshift/y_reg[15]_1[11]
    SLICE_X39Y42         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.831     1.958    u_game/u_PRNG/u_xorshift/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[11]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.107     1.565    u_game/u_PRNG/u_xorshift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_sys_counter/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.712    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][23]
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    u_game/u_PRNG/u_xorshift/x_reg[15]_0[7]
    SLICE_X42Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[7]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.121     1.583    u_game/u_PRNG/u_xorshift/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.599%)  route 0.132ns (48.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.561     1.444    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u_game/u_PRNG/u_sys_counter/temp_reg[2]/Q
                         net (fo=2, routed)           0.132     1.717    u_game/u_PRNG/u_sys_counter/temp_reg[2]
    SLICE_X38Y39         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.830     1.957    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.063     1.542    u_game/u_PRNG/u_sys_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/temp_reg[9]/Q
                         net (fo=2, routed)           0.121     1.707    u_game/u_PRNG/u_sys_counter/temp_reg[9]
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     1.959    u_game/u_PRNG/u_sys_counter/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[9]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.072     1.530    u_game/u_PRNG/u_sys_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_PRNG/u_xorshift/x_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X41Y44  u_game/u_PRNG/u_xorshift/x_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44  u_game/u_PRNG/u_xorshift/x_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43  u_game/u_PRNG/u_xorshift/x_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_PRNG/u_xorshift/y_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43  u_game/u_PRNG/u_xorshift/y_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y44  u_game/u_PRNG/u_xorshift/y_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_PRNG/u_xorshift/y_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y44  u_game/u_PRNG/u_xorshift/y_reg[15]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  u_game/u_PRNG/u_xorshift/y_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y27  u_game/u_FlagGame/game_score_reg[10]_replica_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28  u_game/u_FlagGame/game_score_reg[10]_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y29  u_game/u_FlagGame/game_score_reg[8]_replica_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27  u_game/u_FlagGame/game_score_reg[2]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y29  u_game/u_FlagGame/game_score_reg[4]_replica_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.668ns (20.107%)  route 2.654ns (79.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          2.068     8.396    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y29         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.441    14.782    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y29         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.668ns (21.101%)  route 2.498ns (78.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.911     8.240    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.438    14.779    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]_replica/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.668ns (21.101%)  route 2.498ns (78.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.911     8.240    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.438    14.779    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.668ns (21.101%)  route 2.498ns (78.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.911     8.240    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.438    14.779    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.668ns (21.101%)  route 2.498ns (78.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.911     8.240    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.438    14.779    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]_replica/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[8]_replica
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.668ns (21.272%)  route 2.472ns (78.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.886     8.215    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y30         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.441    14.782    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X51Y30         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.668ns (21.708%)  route 2.409ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.823     8.151    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.439    14.780    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X48Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X48Y28         FDCE (Recov_fdce_C_CLR)     -0.613    14.392    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.668ns (21.739%)  route 2.405ns (78.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.818     8.147    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.439    14.780    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X49Y28         FDCE (Recov_fdce_C_CLR)     -0.613    14.392    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.668ns (22.033%)  route 2.364ns (77.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.777     8.106    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.437    14.778    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.613    14.390    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.668ns (22.252%)  route 2.334ns (77.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.553     5.074    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.586     6.179    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X37Y30         LUT3 (Prop_lut3_I1_O)        0.150     6.329 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          1.748     8.076    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y29         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.441    14.782    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica_1/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    u_game/u_FlagGame/game_score_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  6.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.213ns (30.044%)  route 0.496ns (69.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.338     2.148    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.822     1.949    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X45Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]_replica/C
                         clock pessimism             -0.478     1.471    
    SLICE_X45Y28         FDCE (Remov_fdce_C_CLR)     -0.159     1.312    u_game/u_FlagGame/game_score_reg[11]_replica
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.213ns (27.511%)  route 0.561ns (72.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.403     2.213    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.821     1.948    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X45Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]_replica_1/C
                         clock pessimism             -0.478     1.470    
    SLICE_X45Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.311    u_game/u_FlagGame/game_score_reg[10]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.213ns (27.511%)  route 0.561ns (72.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.403     2.213    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.821     1.948    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X45Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X45Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.311    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.213ns (27.389%)  route 0.565ns (72.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.407     2.217    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X47Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.821     1.948    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X47Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.311    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.213ns (22.528%)  route 0.732ns (77.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.575     2.385    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.824     1.951    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.314    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.213ns (22.528%)  route 0.732ns (77.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.575     2.385    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.824     1.951    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.314    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.213ns (22.528%)  route 0.732ns (77.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.575     2.385    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.824     1.951    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.314    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.213ns (22.045%)  route 0.753ns (77.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.595     2.405    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.823     1.950    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]_replica/C
                         clock pessimism             -0.478     1.472    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.313    u_game/u_FlagGame/game_score_reg[10]_replica
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.213ns (22.045%)  route 0.753ns (77.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.595     2.405    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.823     1.950    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X48Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.313    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.213ns (19.492%)  route 0.880ns (80.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.158     1.761    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.049     1.810 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=56, routed)          0.722     2.532    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.822     1.949    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X50Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.134     1.337    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.195    





