
LAB4_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080039e0  080039e0  000139e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a04  08003a04  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08003a04  08003a04  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a04  08003a04  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a04  08003a04  00013a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a08  08003a08  00013a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08003a0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000088  08003a94  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08003a94  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097f9  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b57  00000000  00000000  000298aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002b408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002be80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c46  00000000  00000000  0002c800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be08  00000000  00000000  00043446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082814  00000000  00000000  0004f24e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1a62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002988  00000000  00000000  000d1ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080039c8 	.word	0x080039c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080039c8 	.word	0x080039c8

0800014c <display7SEGFinal>:

int EN_horizontal = 0;
int EN_vertical = 0;

void display7SEGFinal()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	display7SEGFinalhorizontal();
 8000150:	f000 fc80 	bl	8000a54 <display7SEGFinalhorizontal>

	display7SEGFinalvertical();
 8000154:	f000 fbf2 	bl	800093c <display7SEGFinalvertical>
}
 8000158:	bf00      	nop
 800015a:	bd80      	pop	{r7, pc}

0800015c <display7SEGvertical>:

void display7SEGvertical(int num)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b09      	cmp	r3, #9
 8000168:	f200 81b2 	bhi.w	80004d0 <display7SEGvertical+0x374>
 800016c:	a201      	add	r2, pc, #4	; (adr r2, 8000174 <display7SEGvertical+0x18>)
 800016e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000172:	bf00      	nop
 8000174:	0800019d 	.word	0x0800019d
 8000178:	080001ef 	.word	0x080001ef
 800017c:	08000241 	.word	0x08000241
 8000180:	08000293 	.word	0x08000293
 8000184:	080002e5 	.word	0x080002e5
 8000188:	08000337 	.word	0x08000337
 800018c:	08000389 	.word	0x08000389
 8000190:	080003db 	.word	0x080003db
 8000194:	0800042d 	.word	0x0800042d
 8000198:	0800047f 	.word	0x0800047f
	switch(num)
	{
	    case 0:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	2140      	movs	r1, #64	; 0x40
 80001a0:	48cd      	ldr	r0, [pc, #820]	; (80004d8 <display7SEGvertical+0x37c>)
 80001a2:	f002 fbfc 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80001a6:	2200      	movs	r2, #0
 80001a8:	2180      	movs	r1, #128	; 0x80
 80001aa:	48cb      	ldr	r0, [pc, #812]	; (80004d8 <display7SEGvertical+0x37c>)
 80001ac:	f002 fbf7 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001b6:	48c8      	ldr	r0, [pc, #800]	; (80004d8 <display7SEGvertical+0x37c>)
 80001b8:	f002 fbf1 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80001bc:	2200      	movs	r2, #0
 80001be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001c2:	48c5      	ldr	r0, [pc, #788]	; (80004d8 <display7SEGvertical+0x37c>)
 80001c4:	f002 fbeb 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001ce:	48c2      	ldr	r0, [pc, #776]	; (80004d8 <display7SEGvertical+0x37c>)
 80001d0:	f002 fbe5 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001da:	48bf      	ldr	r0, [pc, #764]	; (80004d8 <display7SEGvertical+0x37c>)
 80001dc:	f002 fbdf 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 80001e0:	2201      	movs	r2, #1
 80001e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001e6:	48bc      	ldr	r0, [pc, #752]	; (80004d8 <display7SEGvertical+0x37c>)
 80001e8:	f002 fbd9 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80001ec:	e170      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 1:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2140      	movs	r1, #64	; 0x40
 80001f2:	48b9      	ldr	r0, [pc, #740]	; (80004d8 <display7SEGvertical+0x37c>)
 80001f4:	f002 fbd3 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2180      	movs	r1, #128	; 0x80
 80001fc:	48b6      	ldr	r0, [pc, #728]	; (80004d8 <display7SEGvertical+0x37c>)
 80001fe:	f002 fbce 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000208:	48b3      	ldr	r0, [pc, #716]	; (80004d8 <display7SEGvertical+0x37c>)
 800020a:	f002 fbc8 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000214:	48b0      	ldr	r0, [pc, #704]	; (80004d8 <display7SEGvertical+0x37c>)
 8000216:	f002 fbc2 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800021a:	2201      	movs	r2, #1
 800021c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000220:	48ad      	ldr	r0, [pc, #692]	; (80004d8 <display7SEGvertical+0x37c>)
 8000222:	f002 fbbc 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800022c:	48aa      	ldr	r0, [pc, #680]	; (80004d8 <display7SEGvertical+0x37c>)
 800022e:	f002 fbb6 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000238:	48a7      	ldr	r0, [pc, #668]	; (80004d8 <display7SEGvertical+0x37c>)
 800023a:	f002 fbb0 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 800023e:	e147      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 2:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000240:	2200      	movs	r2, #0
 8000242:	2140      	movs	r1, #64	; 0x40
 8000244:	48a4      	ldr	r0, [pc, #656]	; (80004d8 <display7SEGvertical+0x37c>)
 8000246:	f002 fbaa 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2180      	movs	r1, #128	; 0x80
 800024e:	48a2      	ldr	r0, [pc, #648]	; (80004d8 <display7SEGvertical+0x37c>)
 8000250:	f002 fba5 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8000254:	2201      	movs	r2, #1
 8000256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800025a:	489f      	ldr	r0, [pc, #636]	; (80004d8 <display7SEGvertical+0x37c>)
 800025c:	f002 fb9f 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000260:	2200      	movs	r2, #0
 8000262:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000266:	489c      	ldr	r0, [pc, #624]	; (80004d8 <display7SEGvertical+0x37c>)
 8000268:	f002 fb99 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 800026c:	2200      	movs	r2, #0
 800026e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000272:	4899      	ldr	r0, [pc, #612]	; (80004d8 <display7SEGvertical+0x37c>)
 8000274:	f002 fb93 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000278:	2201      	movs	r2, #1
 800027a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800027e:	4896      	ldr	r0, [pc, #600]	; (80004d8 <display7SEGvertical+0x37c>)
 8000280:	f002 fb8d 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800028a:	4893      	ldr	r0, [pc, #588]	; (80004d8 <display7SEGvertical+0x37c>)
 800028c:	f002 fb87 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000290:	e11e      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 3:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2140      	movs	r1, #64	; 0x40
 8000296:	4890      	ldr	r0, [pc, #576]	; (80004d8 <display7SEGvertical+0x37c>)
 8000298:	f002 fb81 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2180      	movs	r1, #128	; 0x80
 80002a0:	488d      	ldr	r0, [pc, #564]	; (80004d8 <display7SEGvertical+0x37c>)
 80002a2:	f002 fb7c 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ac:	488a      	ldr	r0, [pc, #552]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ae:	f002 fb76 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002b8:	4887      	ldr	r0, [pc, #540]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ba:	f002 fb70 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002c4:	4884      	ldr	r0, [pc, #528]	; (80004d8 <display7SEGvertical+0x37c>)
 80002c6:	f002 fb6a 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80002ca:	2201      	movs	r2, #1
 80002cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002d0:	4881      	ldr	r0, [pc, #516]	; (80004d8 <display7SEGvertical+0x37c>)
 80002d2:	f002 fb64 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	487e      	ldr	r0, [pc, #504]	; (80004d8 <display7SEGvertical+0x37c>)
 80002de:	f002 fb5e 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80002e2:	e0f5      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 4:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	2140      	movs	r1, #64	; 0x40
 80002e8:	487b      	ldr	r0, [pc, #492]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ea:	f002 fb58 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2180      	movs	r1, #128	; 0x80
 80002f2:	4879      	ldr	r0, [pc, #484]	; (80004d8 <display7SEGvertical+0x37c>)
 80002f4:	f002 fb53 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fe:	4876      	ldr	r0, [pc, #472]	; (80004d8 <display7SEGvertical+0x37c>)
 8000300:	f002 fb4d 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8000304:	2201      	movs	r2, #1
 8000306:	f44f 7100 	mov.w	r1, #512	; 0x200
 800030a:	4873      	ldr	r0, [pc, #460]	; (80004d8 <display7SEGvertical+0x37c>)
 800030c:	f002 fb47 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000310:	2201      	movs	r2, #1
 8000312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000316:	4870      	ldr	r0, [pc, #448]	; (80004d8 <display7SEGvertical+0x37c>)
 8000318:	f002 fb41 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800031c:	2200      	movs	r2, #0
 800031e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000322:	486d      	ldr	r0, [pc, #436]	; (80004d8 <display7SEGvertical+0x37c>)
 8000324:	f002 fb3b 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800032e:	486a      	ldr	r0, [pc, #424]	; (80004d8 <display7SEGvertical+0x37c>)
 8000330:	f002 fb35 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000334:	e0cc      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 5:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2140      	movs	r1, #64	; 0x40
 800033a:	4867      	ldr	r0, [pc, #412]	; (80004d8 <display7SEGvertical+0x37c>)
 800033c:	f002 fb2f 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2180      	movs	r1, #128	; 0x80
 8000344:	4864      	ldr	r0, [pc, #400]	; (80004d8 <display7SEGvertical+0x37c>)
 8000346:	f002 fb2a 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000350:	4861      	ldr	r0, [pc, #388]	; (80004d8 <display7SEGvertical+0x37c>)
 8000352:	f002 fb24 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	f44f 7100 	mov.w	r1, #512	; 0x200
 800035c:	485e      	ldr	r0, [pc, #376]	; (80004d8 <display7SEGvertical+0x37c>)
 800035e:	f002 fb1e 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000362:	2201      	movs	r2, #1
 8000364:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000368:	485b      	ldr	r0, [pc, #364]	; (80004d8 <display7SEGvertical+0x37c>)
 800036a:	f002 fb18 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000374:	4858      	ldr	r0, [pc, #352]	; (80004d8 <display7SEGvertical+0x37c>)
 8000376:	f002 fb12 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000380:	4855      	ldr	r0, [pc, #340]	; (80004d8 <display7SEGvertical+0x37c>)
 8000382:	f002 fb0c 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000386:	e0a3      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 6:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	2140      	movs	r1, #64	; 0x40
 800038c:	4852      	ldr	r0, [pc, #328]	; (80004d8 <display7SEGvertical+0x37c>)
 800038e:	f002 fb06 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8000392:	2201      	movs	r2, #1
 8000394:	2180      	movs	r1, #128	; 0x80
 8000396:	4850      	ldr	r0, [pc, #320]	; (80004d8 <display7SEGvertical+0x37c>)
 8000398:	f002 fb01 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a2:	484d      	ldr	r0, [pc, #308]	; (80004d8 <display7SEGvertical+0x37c>)
 80003a4:	f002 fafb 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ae:	484a      	ldr	r0, [pc, #296]	; (80004d8 <display7SEGvertical+0x37c>)
 80003b0:	f002 faf5 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003ba:	4847      	ldr	r0, [pc, #284]	; (80004d8 <display7SEGvertical+0x37c>)
 80003bc:	f002 faef 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c6:	4844      	ldr	r0, [pc, #272]	; (80004d8 <display7SEGvertical+0x37c>)
 80003c8:	f002 fae9 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d2:	4841      	ldr	r0, [pc, #260]	; (80004d8 <display7SEGvertical+0x37c>)
 80003d4:	f002 fae3 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80003d8:	e07a      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 7:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80003da:	2200      	movs	r2, #0
 80003dc:	2140      	movs	r1, #64	; 0x40
 80003de:	483e      	ldr	r0, [pc, #248]	; (80004d8 <display7SEGvertical+0x37c>)
 80003e0:	f002 fadd 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2180      	movs	r1, #128	; 0x80
 80003e8:	483b      	ldr	r0, [pc, #236]	; (80004d8 <display7SEGvertical+0x37c>)
 80003ea:	f002 fad8 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f4:	4838      	ldr	r0, [pc, #224]	; (80004d8 <display7SEGvertical+0x37c>)
 80003f6:	f002 fad2 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000400:	4835      	ldr	r0, [pc, #212]	; (80004d8 <display7SEGvertical+0x37c>)
 8000402:	f002 facc 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000406:	2201      	movs	r2, #1
 8000408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800040c:	4832      	ldr	r0, [pc, #200]	; (80004d8 <display7SEGvertical+0x37c>)
 800040e:	f002 fac6 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000418:	482f      	ldr	r0, [pc, #188]	; (80004d8 <display7SEGvertical+0x37c>)
 800041a:	f002 fac0 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000424:	482c      	ldr	r0, [pc, #176]	; (80004d8 <display7SEGvertical+0x37c>)
 8000426:	f002 faba 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 800042a:	e051      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 8:
	    {
	    	HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2140      	movs	r1, #64	; 0x40
 8000430:	4829      	ldr	r0, [pc, #164]	; (80004d8 <display7SEGvertical+0x37c>)
 8000432:	f002 fab4 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	4827      	ldr	r0, [pc, #156]	; (80004d8 <display7SEGvertical+0x37c>)
 800043c:	f002 faaf 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000446:	4824      	ldr	r0, [pc, #144]	; (80004d8 <display7SEGvertical+0x37c>)
 8000448:	f002 faa9 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000452:	4821      	ldr	r0, [pc, #132]	; (80004d8 <display7SEGvertical+0x37c>)
 8000454:	f002 faa3 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000458:	2200      	movs	r2, #0
 800045a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800045e:	481e      	ldr	r0, [pc, #120]	; (80004d8 <display7SEGvertical+0x37c>)
 8000460:	f002 fa9d 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800046a:	481b      	ldr	r0, [pc, #108]	; (80004d8 <display7SEGvertical+0x37c>)
 800046c:	f002 fa97 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000476:	4818      	ldr	r0, [pc, #96]	; (80004d8 <display7SEGvertical+0x37c>)
 8000478:	f002 fa91 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 800047c:	e028      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 9:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2140      	movs	r1, #64	; 0x40
 8000482:	4815      	ldr	r0, [pc, #84]	; (80004d8 <display7SEGvertical+0x37c>)
 8000484:	f002 fa8b 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2180      	movs	r1, #128	; 0x80
 800048c:	4812      	ldr	r0, [pc, #72]	; (80004d8 <display7SEGvertical+0x37c>)
 800048e:	f002 fa86 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000492:	2200      	movs	r2, #0
 8000494:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000498:	480f      	ldr	r0, [pc, #60]	; (80004d8 <display7SEGvertical+0x37c>)
 800049a:	f002 fa80 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a4:	480c      	ldr	r0, [pc, #48]	; (80004d8 <display7SEGvertical+0x37c>)
 80004a6:	f002 fa7a 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80004aa:	2201      	movs	r2, #1
 80004ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b0:	4809      	ldr	r0, [pc, #36]	; (80004d8 <display7SEGvertical+0x37c>)
 80004b2:	f002 fa74 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004bc:	4806      	ldr	r0, [pc, #24]	; (80004d8 <display7SEGvertical+0x37c>)
 80004be:	f002 fa6e 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004c8:	4803      	ldr	r0, [pc, #12]	; (80004d8 <display7SEGvertical+0x37c>)
 80004ca:	f002 fa68 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80004ce:	bf00      	nop
	    }
	}

}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40010c00 	.word	0x40010c00

080004dc <display7SEGhorizontal>:

void display7SEGhorizontal(int num)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2b09      	cmp	r3, #9
 80004e8:	f200 81b2 	bhi.w	8000850 <display7SEGhorizontal+0x374>
 80004ec:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <display7SEGhorizontal+0x18>)
 80004ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f2:	bf00      	nop
 80004f4:	0800051d 	.word	0x0800051d
 80004f8:	0800056f 	.word	0x0800056f
 80004fc:	080005c1 	.word	0x080005c1
 8000500:	08000613 	.word	0x08000613
 8000504:	08000665 	.word	0x08000665
 8000508:	080006b7 	.word	0x080006b7
 800050c:	08000709 	.word	0x08000709
 8000510:	0800075b 	.word	0x0800075b
 8000514:	080007ad 	.word	0x080007ad
 8000518:	080007ff 	.word	0x080007ff
	switch(num)
	{
	    case 0:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2140      	movs	r1, #64	; 0x40
 8000520:	48cd      	ldr	r0, [pc, #820]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000522:	f002 fa3c 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	48cb      	ldr	r0, [pc, #812]	; (8000858 <display7SEGhorizontal+0x37c>)
 800052c:	f002 fa37 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000536:	48c8      	ldr	r0, [pc, #800]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000538:	f002 fa31 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000542:	48c5      	ldr	r0, [pc, #788]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000544:	f002 fa2b 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800054e:	48c2      	ldr	r0, [pc, #776]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000550:	f002 fa25 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800055a:	48bf      	ldr	r0, [pc, #764]	; (8000858 <display7SEGhorizontal+0x37c>)
 800055c:	f002 fa1f 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000560:	2201      	movs	r2, #1
 8000562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000566:	48bc      	ldr	r0, [pc, #752]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000568:	f002 fa19 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 800056c:	e170      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 1:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 800056e:	2201      	movs	r2, #1
 8000570:	2140      	movs	r1, #64	; 0x40
 8000572:	48b9      	ldr	r0, [pc, #740]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000574:	f002 fa13 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	2180      	movs	r1, #128	; 0x80
 800057c:	48b6      	ldr	r0, [pc, #728]	; (8000858 <display7SEGhorizontal+0x37c>)
 800057e:	f002 fa0e 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000588:	48b3      	ldr	r0, [pc, #716]	; (8000858 <display7SEGhorizontal+0x37c>)
 800058a:	f002 fa08 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800058e:	2201      	movs	r2, #1
 8000590:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000594:	48b0      	ldr	r0, [pc, #704]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000596:	f002 fa02 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800059a:	2201      	movs	r2, #1
 800059c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005a0:	48ad      	ldr	r0, [pc, #692]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005a2:	f002 f9fc 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ac:	48aa      	ldr	r0, [pc, #680]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005ae:	f002 f9f6 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005b8:	48a7      	ldr	r0, [pc, #668]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005ba:	f002 f9f0 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80005be:	e147      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 2:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2140      	movs	r1, #64	; 0x40
 80005c4:	48a4      	ldr	r0, [pc, #656]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005c6:	f002 f9ea 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2180      	movs	r1, #128	; 0x80
 80005ce:	48a2      	ldr	r0, [pc, #648]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005d0:	f002 f9e5 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005da:	489f      	ldr	r0, [pc, #636]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005dc:	f002 f9df 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005e6:	489c      	ldr	r0, [pc, #624]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005e8:	f002 f9d9 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f2:	4899      	ldr	r0, [pc, #612]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005f4:	f002 f9d3 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80005f8:	2201      	movs	r2, #1
 80005fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005fe:	4896      	ldr	r0, [pc, #600]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000600:	f002 f9cd 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060a:	4893      	ldr	r0, [pc, #588]	; (8000858 <display7SEGhorizontal+0x37c>)
 800060c:	f002 f9c7 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000610:	e11e      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 3:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2140      	movs	r1, #64	; 0x40
 8000616:	4890      	ldr	r0, [pc, #576]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000618:	f002 f9c1 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	2180      	movs	r1, #128	; 0x80
 8000620:	488d      	ldr	r0, [pc, #564]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000622:	f002 f9bc 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 7180 	mov.w	r1, #256	; 0x100
 800062c:	488a      	ldr	r0, [pc, #552]	; (8000858 <display7SEGhorizontal+0x37c>)
 800062e:	f002 f9b6 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000638:	4887      	ldr	r0, [pc, #540]	; (8000858 <display7SEGhorizontal+0x37c>)
 800063a:	f002 f9b0 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800063e:	2201      	movs	r2, #1
 8000640:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000644:	4884      	ldr	r0, [pc, #528]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000646:	f002 f9aa 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800064a:	2201      	movs	r2, #1
 800064c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000650:	4881      	ldr	r0, [pc, #516]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000652:	f002 f9a4 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065c:	487e      	ldr	r0, [pc, #504]	; (8000858 <display7SEGhorizontal+0x37c>)
 800065e:	f002 f99e 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000662:	e0f5      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 4:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	2140      	movs	r1, #64	; 0x40
 8000668:	487b      	ldr	r0, [pc, #492]	; (8000858 <display7SEGhorizontal+0x37c>)
 800066a:	f002 f998 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	4879      	ldr	r0, [pc, #484]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000674:	f002 f993 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800067e:	4876      	ldr	r0, [pc, #472]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000680:	f002 f98d 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800068a:	4873      	ldr	r0, [pc, #460]	; (8000858 <display7SEGhorizontal+0x37c>)
 800068c:	f002 f987 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000696:	4870      	ldr	r0, [pc, #448]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000698:	f002 f981 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a2:	486d      	ldr	r0, [pc, #436]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006a4:	f002 f97b 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ae:	486a      	ldr	r0, [pc, #424]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006b0:	f002 f975 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80006b4:	e0cc      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 5:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2140      	movs	r1, #64	; 0x40
 80006ba:	4867      	ldr	r0, [pc, #412]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006bc:	f002 f96f 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	4864      	ldr	r0, [pc, #400]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006c6:	f002 f96a 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d0:	4861      	ldr	r0, [pc, #388]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006d2:	f002 f964 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006dc:	485e      	ldr	r0, [pc, #376]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006de:	f002 f95e 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e8:	485b      	ldr	r0, [pc, #364]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006ea:	f002 f958 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f4:	4858      	ldr	r0, [pc, #352]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006f6:	f002 f952 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000700:	4855      	ldr	r0, [pc, #340]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000702:	f002 f94c 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000706:	e0a3      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 6:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2140      	movs	r1, #64	; 0x40
 800070c:	4852      	ldr	r0, [pc, #328]	; (8000858 <display7SEGhorizontal+0x37c>)
 800070e:	f002 f946 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	4850      	ldr	r0, [pc, #320]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000718:	f002 f941 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000722:	484d      	ldr	r0, [pc, #308]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000724:	f002 f93b 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072e:	484a      	ldr	r0, [pc, #296]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000730:	f002 f935 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800073a:	4847      	ldr	r0, [pc, #284]	; (8000858 <display7SEGhorizontal+0x37c>)
 800073c:	f002 f92f 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000746:	4844      	ldr	r0, [pc, #272]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000748:	f002 f929 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000752:	4841      	ldr	r0, [pc, #260]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000754:	f002 f923 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 8000758:	e07a      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 7:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2140      	movs	r1, #64	; 0x40
 800075e:	483e      	ldr	r0, [pc, #248]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000760:	f002 f91d 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2180      	movs	r1, #128	; 0x80
 8000768:	483b      	ldr	r0, [pc, #236]	; (8000858 <display7SEGhorizontal+0x37c>)
 800076a:	f002 f918 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000774:	4838      	ldr	r0, [pc, #224]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000776:	f002 f912 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000780:	4835      	ldr	r0, [pc, #212]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000782:	f002 f90c 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078c:	4832      	ldr	r0, [pc, #200]	; (8000858 <display7SEGhorizontal+0x37c>)
 800078e:	f002 f906 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000798:	482f      	ldr	r0, [pc, #188]	; (8000858 <display7SEGhorizontal+0x37c>)
 800079a:	f002 f900 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a4:	482c      	ldr	r0, [pc, #176]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007a6:	f002 f8fa 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80007aa:	e051      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 8:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2140      	movs	r1, #64	; 0x40
 80007b0:	4829      	ldr	r0, [pc, #164]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007b2:	f002 f8f4 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	4827      	ldr	r0, [pc, #156]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007bc:	f002 f8ef 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c6:	4824      	ldr	r0, [pc, #144]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007c8:	f002 f8e9 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d2:	4821      	ldr	r0, [pc, #132]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007d4:	f002 f8e3 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007de:	481e      	ldr	r0, [pc, #120]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007e0:	f002 f8dd 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ea:	481b      	ldr	r0, [pc, #108]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007ec:	f002 f8d7 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f6:	4818      	ldr	r0, [pc, #96]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007f8:	f002 f8d1 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 80007fc:	e028      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 9:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	4815      	ldr	r0, [pc, #84]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000804:	f002 f8cb 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	4812      	ldr	r0, [pc, #72]	; (8000858 <display7SEGhorizontal+0x37c>)
 800080e:	f002 f8c6 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000818:	480f      	ldr	r0, [pc, #60]	; (8000858 <display7SEGhorizontal+0x37c>)
 800081a:	f002 f8c0 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000824:	480c      	ldr	r0, [pc, #48]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000826:	f002 f8ba 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000830:	4809      	ldr	r0, [pc, #36]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000832:	f002 f8b4 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083c:	4806      	ldr	r0, [pc, #24]	; (8000858 <display7SEGhorizontal+0x37c>)
 800083e:	f002 f8ae 	bl	800299e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000848:	4803      	ldr	r0, [pc, #12]	; (8000858 <display7SEGhorizontal+0x37c>)
 800084a:	f002 f8a8 	bl	800299e <HAL_GPIO_WritePin>
	        break;
 800084e:	bf00      	nop
	    }
	}
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40010800 	.word	0x40010800

0800085c <display7SEGBuffervertical>:

void display7SEGBuffervertical(int num)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	switch(num)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d003      	beq.n	8000872 <display7SEGBuffervertical+0x16>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d012      	beq.n	8000896 <display7SEGBuffervertical+0x3a>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
        display7SEGvertical(buffer_7SEG_vertical[num]);
		break;
	}
	}
}
 8000870:	e023      	b.n	80008ba <display7SEGBuffervertical+0x5e>
        HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2110      	movs	r1, #16
 8000876:	4813      	ldr	r0, [pc, #76]	; (80008c4 <display7SEGBuffervertical+0x68>)
 8000878:	f002 f891 	bl	800299e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2120      	movs	r1, #32
 8000880:	4810      	ldr	r0, [pc, #64]	; (80008c4 <display7SEGBuffervertical+0x68>)
 8000882:	f002 f88c 	bl	800299e <HAL_GPIO_WritePin>
        display7SEGvertical(buffer_7SEG_vertical[num]);
 8000886:	4a10      	ldr	r2, [pc, #64]	; (80008c8 <display7SEGBuffervertical+0x6c>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fc64 	bl	800015c <display7SEGvertical>
		break;
 8000894:	e011      	b.n	80008ba <display7SEGBuffervertical+0x5e>
        HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000896:	2201      	movs	r2, #1
 8000898:	2110      	movs	r1, #16
 800089a:	480a      	ldr	r0, [pc, #40]	; (80008c4 <display7SEGBuffervertical+0x68>)
 800089c:	f002 f87f 	bl	800299e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2120      	movs	r1, #32
 80008a4:	4807      	ldr	r0, [pc, #28]	; (80008c4 <display7SEGBuffervertical+0x68>)
 80008a6:	f002 f87a 	bl	800299e <HAL_GPIO_WritePin>
        display7SEGvertical(buffer_7SEG_vertical[num]);
 80008aa:	4a07      	ldr	r2, [pc, #28]	; (80008c8 <display7SEGBuffervertical+0x6c>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fc52 	bl	800015c <display7SEGvertical>
		break;
 80008b8:	bf00      	nop
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40010c00 	.word	0x40010c00
 80008c8:	200000a4 	.word	0x200000a4

080008cc <display7SEGBufferhorizontal>:

void display7SEGBufferhorizontal(int num)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	switch(num)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <display7SEGBufferhorizontal+0x16>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d012      	beq.n	8000906 <display7SEGBufferhorizontal+0x3a>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
		break;
	}
	}
}
 80008e0:	e023      	b.n	800092a <display7SEGBufferhorizontal+0x5e>
        HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2102      	movs	r1, #2
 80008e6:	4813      	ldr	r0, [pc, #76]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 80008e8:	f002 f859 	bl	800299e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2104      	movs	r1, #4
 80008f0:	4810      	ldr	r0, [pc, #64]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 80008f2:	f002 f854 	bl	800299e <HAL_GPIO_WritePin>
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
 80008f6:	4a10      	ldr	r2, [pc, #64]	; (8000938 <display7SEGBufferhorizontal+0x6c>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fdec 	bl	80004dc <display7SEGhorizontal>
		break;
 8000904:	e011      	b.n	800092a <display7SEGBufferhorizontal+0x5e>
        HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000906:	2201      	movs	r2, #1
 8000908:	2102      	movs	r1, #2
 800090a:	480a      	ldr	r0, [pc, #40]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 800090c:	f002 f847 	bl	800299e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2104      	movs	r1, #4
 8000914:	4807      	ldr	r0, [pc, #28]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 8000916:	f002 f842 	bl	800299e <HAL_GPIO_WritePin>
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
 800091a:	4a07      	ldr	r2, [pc, #28]	; (8000938 <display7SEGBufferhorizontal+0x6c>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000922:	4618      	mov	r0, r3
 8000924:	f7ff fdda 	bl	80004dc <display7SEGhorizontal>
		break;
 8000928:	bf00      	nop
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40010c00 	.word	0x40010c00
 8000938:	200000ac 	.word	0x200000ac

0800093c <display7SEGFinalvertical>:

void display7SEGFinalvertical()
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	switch(status_vertical)
 8000940:	4b3e      	ldr	r3, [pc, #248]	; (8000a3c <display7SEGFinalvertical+0x100>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b03      	cmp	r3, #3
 8000946:	d046      	beq.n	80009d6 <display7SEGFinalvertical+0x9a>
 8000948:	2b03      	cmp	r3, #3
 800094a:	dc64      	bgt.n	8000a16 <display7SEGFinalvertical+0xda>
 800094c:	2b01      	cmp	r3, #1
 800094e:	d002      	beq.n	8000956 <display7SEGFinalvertical+0x1a>
 8000950:	2b02      	cmp	r3, #2
 8000952:	d020      	beq.n	8000996 <display7SEGFinalvertical+0x5a>
 8000954:	e05f      	b.n	8000a16 <display7SEGFinalvertical+0xda>
	{
	case AUTO_RED:
	{
		buffer_7SEG_vertical[0] = (red_yellow_green_auto_time_vertical[0] - vertical_counter) / 10;
 8000956:	4b3a      	ldr	r3, [pc, #232]	; (8000a40 <display7SEGFinalvertical+0x104>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	4b3a      	ldr	r3, [pc, #232]	; (8000a44 <display7SEGFinalvertical+0x108>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	4a39      	ldr	r2, [pc, #228]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 8000962:	fb82 1203 	smull	r1, r2, r2, r3
 8000966:	1092      	asrs	r2, r2, #2
 8000968:	17db      	asrs	r3, r3, #31
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	4a37      	ldr	r2, [pc, #220]	; (8000a4c <display7SEGFinalvertical+0x110>)
 800096e:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = (red_yellow_green_auto_time_vertical[0] - vertical_counter) % 10;
 8000970:	4b33      	ldr	r3, [pc, #204]	; (8000a40 <display7SEGFinalvertical+0x104>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	4b33      	ldr	r3, [pc, #204]	; (8000a44 <display7SEGFinalvertical+0x108>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	1ad1      	subs	r1, r2, r3
 800097a:	4b33      	ldr	r3, [pc, #204]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 800097c:	fb83 2301 	smull	r2, r3, r3, r1
 8000980:	109a      	asrs	r2, r3, #2
 8000982:	17cb      	asrs	r3, r1, #31
 8000984:	1ad2      	subs	r2, r2, r3
 8000986:	4613      	mov	r3, r2
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	4413      	add	r3, r2
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	1aca      	subs	r2, r1, r3
 8000990:	4b2e      	ldr	r3, [pc, #184]	; (8000a4c <display7SEGFinalvertical+0x110>)
 8000992:	605a      	str	r2, [r3, #4]
		break;
 8000994:	e03f      	b.n	8000a16 <display7SEGFinalvertical+0xda>
	}
	case AUTO_YELLOW:
	{
		buffer_7SEG_vertical[0] = (red_yellow_green_auto_time_vertical[1] - vertical_counter) / 10;
 8000996:	4b2a      	ldr	r3, [pc, #168]	; (8000a40 <display7SEGFinalvertical+0x104>)
 8000998:	685a      	ldr	r2, [r3, #4]
 800099a:	4b2a      	ldr	r3, [pc, #168]	; (8000a44 <display7SEGFinalvertical+0x108>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	4a29      	ldr	r2, [pc, #164]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 80009a2:	fb82 1203 	smull	r1, r2, r2, r3
 80009a6:	1092      	asrs	r2, r2, #2
 80009a8:	17db      	asrs	r3, r3, #31
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	4a27      	ldr	r2, [pc, #156]	; (8000a4c <display7SEGFinalvertical+0x110>)
 80009ae:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = (red_yellow_green_auto_time_vertical[1] - vertical_counter) % 10;
 80009b0:	4b23      	ldr	r3, [pc, #140]	; (8000a40 <display7SEGFinalvertical+0x104>)
 80009b2:	685a      	ldr	r2, [r3, #4]
 80009b4:	4b23      	ldr	r3, [pc, #140]	; (8000a44 <display7SEGFinalvertical+0x108>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	1ad1      	subs	r1, r2, r3
 80009ba:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 80009bc:	fb83 2301 	smull	r2, r3, r3, r1
 80009c0:	109a      	asrs	r2, r3, #2
 80009c2:	17cb      	asrs	r3, r1, #31
 80009c4:	1ad2      	subs	r2, r2, r3
 80009c6:	4613      	mov	r3, r2
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	4413      	add	r3, r2
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	1aca      	subs	r2, r1, r3
 80009d0:	4b1e      	ldr	r3, [pc, #120]	; (8000a4c <display7SEGFinalvertical+0x110>)
 80009d2:	605a      	str	r2, [r3, #4]
		break;
 80009d4:	e01f      	b.n	8000a16 <display7SEGFinalvertical+0xda>
	}
	case AUTO_GREEN:
	{
		buffer_7SEG_vertical[0] = (red_yellow_green_auto_time_vertical[2] - vertical_counter) / 10;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <display7SEGFinalvertical+0x104>)
 80009d8:	689a      	ldr	r2, [r3, #8]
 80009da:	4b1a      	ldr	r3, [pc, #104]	; (8000a44 <display7SEGFinalvertical+0x108>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	4a19      	ldr	r2, [pc, #100]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 80009e2:	fb82 1203 	smull	r1, r2, r2, r3
 80009e6:	1092      	asrs	r2, r2, #2
 80009e8:	17db      	asrs	r3, r3, #31
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	4a17      	ldr	r2, [pc, #92]	; (8000a4c <display7SEGFinalvertical+0x110>)
 80009ee:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = (red_yellow_green_auto_time_vertical[2] - vertical_counter) % 10;
 80009f0:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <display7SEGFinalvertical+0x104>)
 80009f2:	689a      	ldr	r2, [r3, #8]
 80009f4:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <display7SEGFinalvertical+0x108>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	1ad1      	subs	r1, r2, r3
 80009fa:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <display7SEGFinalvertical+0x10c>)
 80009fc:	fb83 2301 	smull	r2, r3, r3, r1
 8000a00:	109a      	asrs	r2, r3, #2
 8000a02:	17cb      	asrs	r3, r1, #31
 8000a04:	1ad2      	subs	r2, r2, r3
 8000a06:	4613      	mov	r3, r2
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	4413      	add	r3, r2
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	1aca      	subs	r2, r1, r3
 8000a10:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <display7SEGFinalvertical+0x110>)
 8000a12:	605a      	str	r2, [r3, #4]
		break;
 8000a14:	bf00      	nop
	}
	}

	if(EN_vertical > 1)
 8000a16:	4b0e      	ldr	r3, [pc, #56]	; (8000a50 <display7SEGFinalvertical+0x114>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	dd02      	ble.n	8000a24 <display7SEGFinalvertical+0xe8>
	{
		EN_vertical = 0;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <display7SEGFinalvertical+0x114>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
	}

	display7SEGBuffervertical(EN_vertical);
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <display7SEGFinalvertical+0x114>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ff17 	bl	800085c <display7SEGBuffervertical>

	EN_vertical++;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <display7SEGFinalvertical+0x114>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3301      	adds	r3, #1
 8000a34:	4a06      	ldr	r2, [pc, #24]	; (8000a50 <display7SEGFinalvertical+0x114>)
 8000a36:	6013      	str	r3, [r2, #0]

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000074 	.word	0x20000074
 8000a40:	20000050 	.word	0x20000050
 8000a44:	2000006c 	.word	0x2000006c
 8000a48:	66666667 	.word	0x66666667
 8000a4c:	200000a4 	.word	0x200000a4
 8000a50:	200000b8 	.word	0x200000b8

08000a54 <display7SEGFinalhorizontal>:

void display7SEGFinalhorizontal()
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 8000a58:	4b75      	ldr	r3, [pc, #468]	; (8000c30 <display7SEGFinalhorizontal+0x1dc>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	2b06      	cmp	r3, #6
 8000a60:	f200 80d2 	bhi.w	8000c08 <display7SEGFinalhorizontal+0x1b4>
 8000a64:	a201      	add	r2, pc, #4	; (adr r2, 8000a6c <display7SEGFinalhorizontal+0x18>)
 8000a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6a:	bf00      	nop
 8000a6c:	08000a89 	.word	0x08000a89
 8000a70:	08000ac9 	.word	0x08000ac9
 8000a74:	08000b09 	.word	0x08000b09
 8000a78:	08000c09 	.word	0x08000c09
 8000a7c:	08000b49 	.word	0x08000b49
 8000a80:	08000b89 	.word	0x08000b89
 8000a84:	08000bc9 	.word	0x08000bc9
	{
	case AUTO_RED:
	{
		buffer_7SEG_horizontal[0] = (red_yellow_green_auto_time_horizontal[0] - horizontal_counter) / 10;
 8000a88:	4b6a      	ldr	r3, [pc, #424]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b6a      	ldr	r3, [pc, #424]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	4a6a      	ldr	r2, [pc, #424]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000a94:	fb82 1203 	smull	r1, r2, r2, r3
 8000a98:	1092      	asrs	r2, r2, #2
 8000a9a:	17db      	asrs	r3, r3, #31
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	4a68      	ldr	r2, [pc, #416]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000aa0:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = (red_yellow_green_auto_time_horizontal[0] - horizontal_counter) % 10;
 8000aa2:	4b64      	ldr	r3, [pc, #400]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	4b64      	ldr	r3, [pc, #400]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	1ad1      	subs	r1, r2, r3
 8000aac:	4b63      	ldr	r3, [pc, #396]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000aae:	fb83 2301 	smull	r2, r3, r3, r1
 8000ab2:	109a      	asrs	r2, r3, #2
 8000ab4:	17cb      	asrs	r3, r1, #31
 8000ab6:	1ad2      	subs	r2, r2, r3
 8000ab8:	4613      	mov	r3, r2
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	4413      	add	r3, r2
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	1aca      	subs	r2, r1, r3
 8000ac2:	4b5f      	ldr	r3, [pc, #380]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000ac4:	605a      	str	r2, [r3, #4]
		break;
 8000ac6:	e09f      	b.n	8000c08 <display7SEGFinalhorizontal+0x1b4>
	}
	case AUTO_YELLOW:
	{
		buffer_7SEG_horizontal[0] = (red_yellow_green_auto_time_horizontal[1] - horizontal_counter) / 10;
 8000ac8:	4b5a      	ldr	r3, [pc, #360]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	4b5a      	ldr	r3, [pc, #360]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	4a5a      	ldr	r2, [pc, #360]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000ad4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad8:	1092      	asrs	r2, r2, #2
 8000ada:	17db      	asrs	r3, r3, #31
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	4a58      	ldr	r2, [pc, #352]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000ae0:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = (red_yellow_green_auto_time_horizontal[1] - horizontal_counter) % 10;
 8000ae2:	4b54      	ldr	r3, [pc, #336]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	4b54      	ldr	r3, [pc, #336]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	1ad1      	subs	r1, r2, r3
 8000aec:	4b53      	ldr	r3, [pc, #332]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000aee:	fb83 2301 	smull	r2, r3, r3, r1
 8000af2:	109a      	asrs	r2, r3, #2
 8000af4:	17cb      	asrs	r3, r1, #31
 8000af6:	1ad2      	subs	r2, r2, r3
 8000af8:	4613      	mov	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	4413      	add	r3, r2
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	1aca      	subs	r2, r1, r3
 8000b02:	4b4f      	ldr	r3, [pc, #316]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b04:	605a      	str	r2, [r3, #4]
		break;
 8000b06:	e07f      	b.n	8000c08 <display7SEGFinalhorizontal+0x1b4>
	}
	case AUTO_GREEN:
	{
		buffer_7SEG_horizontal[0] = (red_yellow_green_auto_time_horizontal[2] - horizontal_counter) / 10;
 8000b08:	4b4a      	ldr	r3, [pc, #296]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000b0a:	689a      	ldr	r2, [r3, #8]
 8000b0c:	4b4a      	ldr	r3, [pc, #296]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	4a4a      	ldr	r2, [pc, #296]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000b14:	fb82 1203 	smull	r1, r2, r2, r3
 8000b18:	1092      	asrs	r2, r2, #2
 8000b1a:	17db      	asrs	r3, r3, #31
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	4a48      	ldr	r2, [pc, #288]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b20:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = (red_yellow_green_auto_time_horizontal[2] - horizontal_counter) % 10;
 8000b22:	4b44      	ldr	r3, [pc, #272]	; (8000c34 <display7SEGFinalhorizontal+0x1e0>)
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	4b44      	ldr	r3, [pc, #272]	; (8000c38 <display7SEGFinalhorizontal+0x1e4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	1ad1      	subs	r1, r2, r3
 8000b2c:	4b43      	ldr	r3, [pc, #268]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000b2e:	fb83 2301 	smull	r2, r3, r3, r1
 8000b32:	109a      	asrs	r2, r3, #2
 8000b34:	17cb      	asrs	r3, r1, #31
 8000b36:	1ad2      	subs	r2, r2, r3
 8000b38:	4613      	mov	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	4413      	add	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	1aca      	subs	r2, r1, r3
 8000b42:	4b3f      	ldr	r3, [pc, #252]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b44:	605a      	str	r2, [r3, #4]
		break;
 8000b46:	e05f      	b.n	8000c08 <display7SEGFinalhorizontal+0x1b4>
	}
	case MANUAL_RED:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[0] / 10;
 8000b48:	4b3e      	ldr	r3, [pc, #248]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a3b      	ldr	r2, [pc, #236]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000b4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b52:	1092      	asrs	r2, r2, #2
 8000b54:	17db      	asrs	r3, r3, #31
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	4a39      	ldr	r2, [pc, #228]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b5a:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[0] % 10;
 8000b5c:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000b5e:	6819      	ldr	r1, [r3, #0]
 8000b60:	4b36      	ldr	r3, [pc, #216]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000b62:	fb83 2301 	smull	r2, r3, r3, r1
 8000b66:	109a      	asrs	r2, r3, #2
 8000b68:	17cb      	asrs	r3, r1, #31
 8000b6a:	1ad2      	subs	r2, r2, r3
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	1aca      	subs	r2, r1, r3
 8000b76:	4b32      	ldr	r3, [pc, #200]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b78:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000b7a:	4b33      	ldr	r3, [pc, #204]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 2;
 8000b80:	4b31      	ldr	r3, [pc, #196]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000b82:	2202      	movs	r2, #2
 8000b84:	605a      	str	r2, [r3, #4]
		break;
 8000b86:	e03f      	b.n	8000c08 <display7SEGFinalhorizontal+0x1b4>
	}
	case MANUAL_YELLOW:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[1] / 10;
 8000b88:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	4a2b      	ldr	r2, [pc, #172]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000b8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b92:	1092      	asrs	r2, r2, #2
 8000b94:	17db      	asrs	r3, r3, #31
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	4a29      	ldr	r2, [pc, #164]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000b9a:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[1] % 10;
 8000b9c:	4b29      	ldr	r3, [pc, #164]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000b9e:	6859      	ldr	r1, [r3, #4]
 8000ba0:	4b26      	ldr	r3, [pc, #152]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000ba2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ba6:	109a      	asrs	r2, r3, #2
 8000ba8:	17cb      	asrs	r3, r1, #31
 8000baa:	1ad2      	subs	r2, r2, r3
 8000bac:	4613      	mov	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	4413      	add	r3, r2
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	1aca      	subs	r2, r1, r3
 8000bb6:	4b22      	ldr	r3, [pc, #136]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000bb8:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000bba:	4b23      	ldr	r3, [pc, #140]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 3;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	605a      	str	r2, [r3, #4]
		break;
 8000bc6:	e01f      	b.n	8000c08 <display7SEGFinalhorizontal+0x1b4>
	}
	case MANUAL_GREEN:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[2] / 10;
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	4a1b      	ldr	r2, [pc, #108]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000bce:	fb82 1203 	smull	r1, r2, r2, r3
 8000bd2:	1092      	asrs	r2, r2, #2
 8000bd4:	17db      	asrs	r3, r3, #31
 8000bd6:	1ad3      	subs	r3, r2, r3
 8000bd8:	4a19      	ldr	r2, [pc, #100]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000bda:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[2] % 10;
 8000bdc:	4b19      	ldr	r3, [pc, #100]	; (8000c44 <display7SEGFinalhorizontal+0x1f0>)
 8000bde:	6899      	ldr	r1, [r3, #8]
 8000be0:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <display7SEGFinalhorizontal+0x1e8>)
 8000be2:	fb83 2301 	smull	r2, r3, r3, r1
 8000be6:	109a      	asrs	r2, r3, #2
 8000be8:	17cb      	asrs	r3, r1, #31
 8000bea:	1ad2      	subs	r2, r2, r3
 8000bec:	4613      	mov	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	1aca      	subs	r2, r1, r3
 8000bf6:	4b12      	ldr	r3, [pc, #72]	; (8000c40 <display7SEGFinalhorizontal+0x1ec>)
 8000bf8:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 4;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <display7SEGFinalhorizontal+0x1f4>)
 8000c02:	2204      	movs	r2, #4
 8000c04:	605a      	str	r2, [r3, #4]
		break;
 8000c06:	bf00      	nop
	}
	}

	if(EN_horizontal > 1)
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <display7SEGFinalhorizontal+0x1f8>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	dd02      	ble.n	8000c16 <display7SEGFinalhorizontal+0x1c2>
	{
		EN_horizontal = 0;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <display7SEGFinalhorizontal+0x1f8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
	}

	display7SEGBufferhorizontal(EN_horizontal);
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <display7SEGFinalhorizontal+0x1f8>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fe56 	bl	80008cc <display7SEGBufferhorizontal>

	EN_horizontal++;
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <display7SEGFinalhorizontal+0x1f8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	3301      	adds	r3, #1
 8000c26:	4a09      	ldr	r2, [pc, #36]	; (8000c4c <display7SEGFinalhorizontal+0x1f8>)
 8000c28:	6013      	str	r3, [r2, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000070 	.word	0x20000070
 8000c34:	2000005c 	.word	0x2000005c
 8000c38:	20000068 	.word	0x20000068
 8000c3c:	66666667 	.word	0x66666667
 8000c40:	200000ac 	.word	0x200000ac
 8000c44:	200000cc 	.word	0x200000cc
 8000c48:	200000a4 	.word	0x200000a4
 8000c4c:	200000b4 	.word	0x200000b4

08000c50 <isButton1Pressed>:
int button2_flag = 0;
int button3_flag = 0;
int button4_flag = 0;

int isButton1Pressed()
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	if(button1_flag == 1)
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <isButton1Pressed+0x20>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d104      	bne.n	8000c66 <isButton1Pressed+0x16>
	{
		button1_flag = 0;
 8000c5c:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <isButton1Pressed+0x20>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
		return 1;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e000      	b.n	8000c68 <isButton1Pressed+0x18>
	}

	return 0;
 8000c66:	2300      	movs	r3, #0
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	200000bc 	.word	0x200000bc

08000c74 <isButton2Pressed>:

int isButton2Pressed()
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
	if(button2_flag == 1)
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <isButton2Pressed+0x20>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d104      	bne.n	8000c8a <isButton2Pressed+0x16>
	{
		button2_flag = 0;
 8000c80:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <isButton2Pressed+0x20>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
		return 1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e000      	b.n	8000c8c <isButton2Pressed+0x18>
	}

	return 0;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	200000c0 	.word	0x200000c0

08000c98 <isButton3Pressed>:

int isButton3Pressed()
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
	if(button3_flag == 1)
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <isButton3Pressed+0x20>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d104      	bne.n	8000cae <isButton3Pressed+0x16>
	{
		button3_flag = 0;
 8000ca4:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <isButton3Pressed+0x20>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
		return 1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e000      	b.n	8000cb0 <isButton3Pressed+0x18>
	}

	return 0;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	200000c4 	.word	0x200000c4

08000cbc <isButton4Pressed>:

int isButton4Pressed()
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
	if(button4_flag == 1)
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <isButton4Pressed+0x20>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d104      	bne.n	8000cd2 <isButton4Pressed+0x16>
	{
		button4_flag = 0;
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <isButton4Pressed+0x20>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
		return 1;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e000      	b.n	8000cd4 <isButton4Pressed+0x18>
	}

	return 0;
 8000cd2:	2300      	movs	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr
 8000cdc:	200000c8 	.word	0x200000c8

08000ce0 <getButton1>:

void getButton1()
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
	int i = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000cea:	4a39      	ldr	r2, [pc, #228]	; (8000dd0 <getButton1+0xf0>)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cf2:	4938      	ldr	r1, [pc, #224]	; (8000dd4 <getButton1+0xf4>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000cfa:	4a37      	ldr	r2, [pc, #220]	; (8000dd8 <getButton1+0xf8>)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d02:	4933      	ldr	r1, [pc, #204]	; (8000dd0 <getButton1+0xf0>)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d0e:	4833      	ldr	r0, [pc, #204]	; (8000ddc <getButton1+0xfc>)
 8000d10:	f001 fe2e 	bl	8002970 <HAL_GPIO_ReadPin>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4619      	mov	r1, r3
 8000d18:	4a2f      	ldr	r2, [pc, #188]	; (8000dd8 <getButton1+0xf8>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000d20:	4a2c      	ldr	r2, [pc, #176]	; (8000dd4 <getButton1+0xf4>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d28:	4929      	ldr	r1, [pc, #164]	; (8000dd0 <getButton1+0xf0>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d149      	bne.n	8000dc8 <getButton1+0xe8>
 8000d34:	4a26      	ldr	r2, [pc, #152]	; (8000dd0 <getButton1+0xf0>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d3c:	4926      	ldr	r1, [pc, #152]	; (8000dd8 <getButton1+0xf8>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d13f      	bne.n	8000dc8 <getButton1+0xe8>
	{
		if(keyReg3[i] != keyReg2[i])
 8000d48:	4a25      	ldr	r2, [pc, #148]	; (8000de0 <getButton1+0x100>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d50:	4921      	ldr	r1, [pc, #132]	; (8000dd8 <getButton1+0xf8>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d017      	beq.n	8000d8c <getButton1+0xac>
		{
			keyReg3[i] = keyReg2[i];
 8000d5c:	4a1e      	ldr	r2, [pc, #120]	; (8000dd8 <getButton1+0xf8>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d64:	491e      	ldr	r1, [pc, #120]	; (8000de0 <getButton1+0x100>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000d6c:	4a1a      	ldr	r2, [pc, #104]	; (8000dd8 <getButton1+0xf8>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d127      	bne.n	8000dc8 <getButton1+0xe8>
			{
				button1_flag = 1;
 8000d78:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <getButton1+0x104>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 300;
 8000d7e:	4a1a      	ldr	r2, [pc, #104]	; (8000de8 <getButton1+0x108>)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 300;
				}
			}
		}
	}
}
 8000d8a:	e01d      	b.n	8000dc8 <getButton1+0xe8>
			if(keyReg2[i] == PRESSED_STATE)
 8000d8c:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <getButton1+0xf8>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d117      	bne.n	8000dc8 <getButton1+0xe8>
				TimerForKeyPress[i]--;
 8000d98:	4a13      	ldr	r2, [pc, #76]	; (8000de8 <getButton1+0x108>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da0:	1e5a      	subs	r2, r3, #1
 8000da2:	4911      	ldr	r1, [pc, #68]	; (8000de8 <getButton1+0x108>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000daa:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <getButton1+0x108>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d108      	bne.n	8000dc8 <getButton1+0xe8>
					button1_flag = 1;
 8000db6:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <getButton1+0x104>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 300;
 8000dbc:	4a0a      	ldr	r2, [pc, #40]	; (8000de8 <getButton1+0x108>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000dc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000010 	.word	0x20000010
 8000dd4:	20000000 	.word	0x20000000
 8000dd8:	20000020 	.word	0x20000020
 8000ddc:	40010800 	.word	0x40010800
 8000de0:	20000030 	.word	0x20000030
 8000de4:	200000bc 	.word	0x200000bc
 8000de8:	20000040 	.word	0x20000040

08000dec <getButton2>:

void getButton2()
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
	int i = 1;
 8000df2:	2301      	movs	r3, #1
 8000df4:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000df6:	4a38      	ldr	r2, [pc, #224]	; (8000ed8 <getButton2+0xec>)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dfe:	4937      	ldr	r1, [pc, #220]	; (8000edc <getButton2+0xf0>)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000e06:	4a36      	ldr	r2, [pc, #216]	; (8000ee0 <getButton2+0xf4>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e0e:	4932      	ldr	r1, [pc, #200]	; (8000ed8 <getButton2+0xec>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000e16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e1a:	4832      	ldr	r0, [pc, #200]	; (8000ee4 <getButton2+0xf8>)
 8000e1c:	f001 fda8 	bl	8002970 <HAL_GPIO_ReadPin>
 8000e20:	4603      	mov	r3, r0
 8000e22:	4619      	mov	r1, r3
 8000e24:	4a2e      	ldr	r2, [pc, #184]	; (8000ee0 <getButton2+0xf4>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000e2c:	4a2b      	ldr	r2, [pc, #172]	; (8000edc <getButton2+0xf0>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e34:	4928      	ldr	r1, [pc, #160]	; (8000ed8 <getButton2+0xec>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d147      	bne.n	8000ed0 <getButton2+0xe4>
 8000e40:	4a25      	ldr	r2, [pc, #148]	; (8000ed8 <getButton2+0xec>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e48:	4925      	ldr	r1, [pc, #148]	; (8000ee0 <getButton2+0xf4>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d13d      	bne.n	8000ed0 <getButton2+0xe4>
	{
		if(keyReg3[i] != keyReg2[i])
 8000e54:	4a24      	ldr	r2, [pc, #144]	; (8000ee8 <getButton2+0xfc>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e5c:	4920      	ldr	r1, [pc, #128]	; (8000ee0 <getButton2+0xf4>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d016      	beq.n	8000e96 <getButton2+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 8000e68:	4a1d      	ldr	r2, [pc, #116]	; (8000ee0 <getButton2+0xf4>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e70:	491d      	ldr	r1, [pc, #116]	; (8000ee8 <getButton2+0xfc>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000e78:	4a19      	ldr	r2, [pc, #100]	; (8000ee0 <getButton2+0xf4>)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d125      	bne.n	8000ed0 <getButton2+0xe4>
			{
				button2_flag = 1;
 8000e84:	4b19      	ldr	r3, [pc, #100]	; (8000eec <getButton2+0x100>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 50;
 8000e8a:	4a19      	ldr	r2, [pc, #100]	; (8000ef0 <getButton2+0x104>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2132      	movs	r1, #50	; 0x32
 8000e90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 50;
				}
			}
		}
	}
}
 8000e94:	e01c      	b.n	8000ed0 <getButton2+0xe4>
			if(keyReg2[i] == PRESSED_STATE)
 8000e96:	4a12      	ldr	r2, [pc, #72]	; (8000ee0 <getButton2+0xf4>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d116      	bne.n	8000ed0 <getButton2+0xe4>
				TimerForKeyPress[i]--;
 8000ea2:	4a13      	ldr	r2, [pc, #76]	; (8000ef0 <getButton2+0x104>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eaa:	1e5a      	subs	r2, r3, #1
 8000eac:	4910      	ldr	r1, [pc, #64]	; (8000ef0 <getButton2+0x104>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	; (8000ef0 <getButton2+0x104>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d107      	bne.n	8000ed0 <getButton2+0xe4>
					button2_flag = 1;
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <getButton2+0x100>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 50;
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <getButton2+0x104>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2132      	movs	r1, #50	; 0x32
 8000ecc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000010 	.word	0x20000010
 8000edc:	20000000 	.word	0x20000000
 8000ee0:	20000020 	.word	0x20000020
 8000ee4:	40010800 	.word	0x40010800
 8000ee8:	20000030 	.word	0x20000030
 8000eec:	200000c0 	.word	0x200000c0
 8000ef0:	20000040 	.word	0x20000040

08000ef4 <getButton3>:

void getButton3()
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
	int i = 2;
 8000efa:	2302      	movs	r3, #2
 8000efc:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000efe:	4a38      	ldr	r2, [pc, #224]	; (8000fe0 <getButton3+0xec>)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f06:	4937      	ldr	r1, [pc, #220]	; (8000fe4 <getButton3+0xf0>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000f0e:	4a36      	ldr	r2, [pc, #216]	; (8000fe8 <getButton3+0xf4>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f16:	4932      	ldr	r1, [pc, #200]	; (8000fe0 <getButton3+0xec>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000f1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f22:	4832      	ldr	r0, [pc, #200]	; (8000fec <getButton3+0xf8>)
 8000f24:	f001 fd24 	bl	8002970 <HAL_GPIO_ReadPin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4a2e      	ldr	r2, [pc, #184]	; (8000fe8 <getButton3+0xf4>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000f34:	4a2b      	ldr	r2, [pc, #172]	; (8000fe4 <getButton3+0xf0>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f3c:	4928      	ldr	r1, [pc, #160]	; (8000fe0 <getButton3+0xec>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d147      	bne.n	8000fd8 <getButton3+0xe4>
 8000f48:	4a25      	ldr	r2, [pc, #148]	; (8000fe0 <getButton3+0xec>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f50:	4925      	ldr	r1, [pc, #148]	; (8000fe8 <getButton3+0xf4>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d13d      	bne.n	8000fd8 <getButton3+0xe4>
	{
		if(keyReg3[i] != keyReg2[i])
 8000f5c:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <getButton3+0xfc>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f64:	4920      	ldr	r1, [pc, #128]	; (8000fe8 <getButton3+0xf4>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d016      	beq.n	8000f9e <getButton3+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 8000f70:	4a1d      	ldr	r2, [pc, #116]	; (8000fe8 <getButton3+0xf4>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f78:	491d      	ldr	r1, [pc, #116]	; (8000ff0 <getButton3+0xfc>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000f80:	4a19      	ldr	r2, [pc, #100]	; (8000fe8 <getButton3+0xf4>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d125      	bne.n	8000fd8 <getButton3+0xe4>
			{
				button3_flag = 1;
 8000f8c:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <getButton3+0x100>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 50;
 8000f92:	4a19      	ldr	r2, [pc, #100]	; (8000ff8 <getButton3+0x104>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2132      	movs	r1, #50	; 0x32
 8000f98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 50;
				}
			}
		}
	}
}
 8000f9c:	e01c      	b.n	8000fd8 <getButton3+0xe4>
			if(keyReg2[i] == PRESSED_STATE)
 8000f9e:	4a12      	ldr	r2, [pc, #72]	; (8000fe8 <getButton3+0xf4>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d116      	bne.n	8000fd8 <getButton3+0xe4>
				TimerForKeyPress[i]--;
 8000faa:	4a13      	ldr	r2, [pc, #76]	; (8000ff8 <getButton3+0x104>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb2:	1e5a      	subs	r2, r3, #1
 8000fb4:	4910      	ldr	r1, [pc, #64]	; (8000ff8 <getButton3+0x104>)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000fbc:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <getButton3+0x104>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d107      	bne.n	8000fd8 <getButton3+0xe4>
					button3_flag = 1;
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <getButton3+0x100>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 50;
 8000fce:	4a0a      	ldr	r2, [pc, #40]	; (8000ff8 <getButton3+0x104>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2132      	movs	r1, #50	; 0x32
 8000fd4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000010 	.word	0x20000010
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	20000020 	.word	0x20000020
 8000fec:	40010800 	.word	0x40010800
 8000ff0:	20000030 	.word	0x20000030
 8000ff4:	200000c4 	.word	0x200000c4
 8000ff8:	20000040 	.word	0x20000040

08000ffc <getButton4>:

void getButton4()
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
	int i = 3;
 8001002:	2303      	movs	r3, #3
 8001004:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8001006:	4a39      	ldr	r2, [pc, #228]	; (80010ec <getButton4+0xf0>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800100e:	4938      	ldr	r1, [pc, #224]	; (80010f0 <getButton4+0xf4>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8001016:	4a37      	ldr	r2, [pc, #220]	; (80010f4 <getButton4+0xf8>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800101e:	4933      	ldr	r1, [pc, #204]	; (80010ec <getButton4+0xf0>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button4_GPIO_Port, button4_Pin);
 8001026:	2101      	movs	r1, #1
 8001028:	4833      	ldr	r0, [pc, #204]	; (80010f8 <getButton4+0xfc>)
 800102a:	f001 fca1 	bl	8002970 <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	4619      	mov	r1, r3
 8001032:	4a30      	ldr	r2, [pc, #192]	; (80010f4 <getButton4+0xf8>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 800103a:	4a2d      	ldr	r2, [pc, #180]	; (80010f0 <getButton4+0xf4>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001042:	492a      	ldr	r1, [pc, #168]	; (80010ec <getButton4+0xf0>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800104a:	429a      	cmp	r2, r3
 800104c:	d149      	bne.n	80010e2 <getButton4+0xe6>
 800104e:	4a27      	ldr	r2, [pc, #156]	; (80010ec <getButton4+0xf0>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001056:	4927      	ldr	r1, [pc, #156]	; (80010f4 <getButton4+0xf8>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800105e:	429a      	cmp	r2, r3
 8001060:	d13f      	bne.n	80010e2 <getButton4+0xe6>
	{
		if(keyReg3[i] != keyReg2[i])
 8001062:	4a26      	ldr	r2, [pc, #152]	; (80010fc <getButton4+0x100>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800106a:	4922      	ldr	r1, [pc, #136]	; (80010f4 <getButton4+0xf8>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001072:	429a      	cmp	r2, r3
 8001074:	d017      	beq.n	80010a6 <getButton4+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 8001076:	4a1f      	ldr	r2, [pc, #124]	; (80010f4 <getButton4+0xf8>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800107e:	491f      	ldr	r1, [pc, #124]	; (80010fc <getButton4+0x100>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8001086:	4a1b      	ldr	r2, [pc, #108]	; (80010f4 <getButton4+0xf8>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d127      	bne.n	80010e2 <getButton4+0xe6>
			{
				button4_flag = 1;
 8001092:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <getButton4+0x104>)
 8001094:	2201      	movs	r2, #1
 8001096:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 300;
 8001098:	4a1a      	ldr	r2, [pc, #104]	; (8001104 <getButton4+0x108>)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80010a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 300;
				}
			}
		}
	}
}
 80010a4:	e01d      	b.n	80010e2 <getButton4+0xe6>
			if(keyReg2[i] == PRESSED_STATE)
 80010a6:	4a13      	ldr	r2, [pc, #76]	; (80010f4 <getButton4+0xf8>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d117      	bne.n	80010e2 <getButton4+0xe6>
				TimerForKeyPress[i]--;
 80010b2:	4a14      	ldr	r2, [pc, #80]	; (8001104 <getButton4+0x108>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ba:	1e5a      	subs	r2, r3, #1
 80010bc:	4911      	ldr	r1, [pc, #68]	; (8001104 <getButton4+0x108>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 80010c4:	4a0f      	ldr	r2, [pc, #60]	; (8001104 <getButton4+0x108>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d108      	bne.n	80010e2 <getButton4+0xe6>
					button4_flag = 1;
 80010d0:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <getButton4+0x104>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 300;
 80010d6:	4a0b      	ldr	r2, [pc, #44]	; (8001104 <getButton4+0x108>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80010de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000010 	.word	0x20000010
 80010f0:	20000000 	.word	0x20000000
 80010f4:	20000020 	.word	0x20000020
 80010f8:	40010c00 	.word	0x40010c00
 80010fc:	20000030 	.word	0x20000030
 8001100:	200000c8 	.word	0x200000c8
 8001104:	20000040 	.word	0x20000040

08001108 <fsm_automatic>:

int status_horizontal = AUTO_RED;
int status_vertical = AUTO_GREEN;

void fsm_automatic()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	fsm_auto_horizontal();
 800110c:	f000 f804 	bl	8001118 <fsm_auto_horizontal>

	fsm_auto_vertical();
 8001110:	f000 f884 	bl	800121c <fsm_auto_vertical>
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}

08001118 <fsm_auto_horizontal>:

void fsm_auto_horizontal()
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 800111c:	4b3b      	ldr	r3, [pc, #236]	; (800120c <fsm_auto_horizontal+0xf4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b03      	cmp	r3, #3
 8001122:	d048      	beq.n	80011b6 <fsm_auto_horizontal+0x9e>
 8001124:	2b03      	cmp	r3, #3
 8001126:	dc67      	bgt.n	80011f8 <fsm_auto_horizontal+0xe0>
 8001128:	2b01      	cmp	r3, #1
 800112a:	d002      	beq.n	8001132 <fsm_auto_horizontal+0x1a>
 800112c:	2b02      	cmp	r3, #2
 800112e:	d021      	beq.n	8001174 <fsm_auto_horizontal+0x5c>
		}

		break;
	}
	default:
		break;
 8001130:	e062      	b.n	80011f8 <fsm_auto_horizontal+0xe0>
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 8001132:	2201      	movs	r2, #1
 8001134:	2104      	movs	r1, #4
 8001136:	4836      	ldr	r0, [pc, #216]	; (8001210 <fsm_auto_horizontal+0xf8>)
 8001138:	f001 fc31 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2108      	movs	r1, #8
 8001140:	4833      	ldr	r0, [pc, #204]	; (8001210 <fsm_auto_horizontal+0xf8>)
 8001142:	f001 fc2c 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2110      	movs	r1, #16
 800114a:	4831      	ldr	r0, [pc, #196]	; (8001210 <fsm_auto_horizontal+0xf8>)
 800114c:	f001 fc27 	bl	800299e <HAL_GPIO_WritePin>
		horizontal_counter++;
 8001150:	4b30      	ldr	r3, [pc, #192]	; (8001214 <fsm_auto_horizontal+0xfc>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	4a2f      	ldr	r2, [pc, #188]	; (8001214 <fsm_auto_horizontal+0xfc>)
 8001158:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_horizontal[0] == horizontal_counter)
 800115a:	4b2f      	ldr	r3, [pc, #188]	; (8001218 <fsm_auto_horizontal+0x100>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4b2d      	ldr	r3, [pc, #180]	; (8001214 <fsm_auto_horizontal+0xfc>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d14a      	bne.n	80011fc <fsm_auto_horizontal+0xe4>
			horizontal_counter = 0;
 8001166:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <fsm_auto_horizontal+0xfc>)
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_GREEN;
 800116c:	4b27      	ldr	r3, [pc, #156]	; (800120c <fsm_auto_horizontal+0xf4>)
 800116e:	2203      	movs	r2, #3
 8001170:	601a      	str	r2, [r3, #0]
		break;
 8001172:	e043      	b.n	80011fc <fsm_auto_horizontal+0xe4>
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	2104      	movs	r1, #4
 8001178:	4825      	ldr	r0, [pc, #148]	; (8001210 <fsm_auto_horizontal+0xf8>)
 800117a:	f001 fc10 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET);
 800117e:	2201      	movs	r2, #1
 8001180:	2108      	movs	r1, #8
 8001182:	4823      	ldr	r0, [pc, #140]	; (8001210 <fsm_auto_horizontal+0xf8>)
 8001184:	f001 fc0b 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	2110      	movs	r1, #16
 800118c:	4820      	ldr	r0, [pc, #128]	; (8001210 <fsm_auto_horizontal+0xf8>)
 800118e:	f001 fc06 	bl	800299e <HAL_GPIO_WritePin>
		horizontal_counter++;
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <fsm_auto_horizontal+0xfc>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3301      	adds	r3, #1
 8001198:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <fsm_auto_horizontal+0xfc>)
 800119a:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_horizontal[1] == horizontal_counter)
 800119c:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <fsm_auto_horizontal+0x100>)
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d12b      	bne.n	8001200 <fsm_auto_horizontal+0xe8>
			horizontal_counter = 0;
 80011a8:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 80011ae:	4b17      	ldr	r3, [pc, #92]	; (800120c <fsm_auto_horizontal+0xf4>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	601a      	str	r2, [r3, #0]
		break;
 80011b4:	e024      	b.n	8001200 <fsm_auto_horizontal+0xe8>
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2104      	movs	r1, #4
 80011ba:	4815      	ldr	r0, [pc, #84]	; (8001210 <fsm_auto_horizontal+0xf8>)
 80011bc:	f001 fbef 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2108      	movs	r1, #8
 80011c4:	4812      	ldr	r0, [pc, #72]	; (8001210 <fsm_auto_horizontal+0xf8>)
 80011c6:	f001 fbea 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 80011ca:	2201      	movs	r2, #1
 80011cc:	2110      	movs	r1, #16
 80011ce:	4810      	ldr	r0, [pc, #64]	; (8001210 <fsm_auto_horizontal+0xf8>)
 80011d0:	f001 fbe5 	bl	800299e <HAL_GPIO_WritePin>
		horizontal_counter++;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3301      	adds	r3, #1
 80011da:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011dc:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_horizontal[2] == horizontal_counter)
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <fsm_auto_horizontal+0x100>)
 80011e0:	689a      	ldr	r2, [r3, #8]
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d10c      	bne.n	8001204 <fsm_auto_horizontal+0xec>
			horizontal_counter = 0;
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <fsm_auto_horizontal+0xfc>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_YELLOW;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <fsm_auto_horizontal+0xf4>)
 80011f2:	2202      	movs	r2, #2
 80011f4:	601a      	str	r2, [r3, #0]
		break;
 80011f6:	e005      	b.n	8001204 <fsm_auto_horizontal+0xec>
		break;
 80011f8:	bf00      	nop
 80011fa:	e004      	b.n	8001206 <fsm_auto_horizontal+0xee>
		break;
 80011fc:	bf00      	nop
 80011fe:	e002      	b.n	8001206 <fsm_auto_horizontal+0xee>
		break;
 8001200:	bf00      	nop
 8001202:	e000      	b.n	8001206 <fsm_auto_horizontal+0xee>
		break;
 8001204:	bf00      	nop
	}

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000070 	.word	0x20000070
 8001210:	40010800 	.word	0x40010800
 8001214:	20000068 	.word	0x20000068
 8001218:	2000005c 	.word	0x2000005c

0800121c <fsm_auto_vertical>:

void fsm_auto_vertical()
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

	switch(status_vertical)
 8001220:	4b3f      	ldr	r3, [pc, #252]	; (8001320 <fsm_auto_vertical+0x104>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b03      	cmp	r3, #3
 8001226:	d04e      	beq.n	80012c6 <fsm_auto_vertical+0xaa>
 8001228:	2b03      	cmp	r3, #3
 800122a:	dc70      	bgt.n	800130e <fsm_auto_vertical+0xf2>
 800122c:	2b01      	cmp	r3, #1
 800122e:	d002      	beq.n	8001236 <fsm_auto_vertical+0x1a>
 8001230:	2b02      	cmp	r3, #2
 8001232:	d024      	beq.n	800127e <fsm_auto_vertical+0x62>
		}

		break;
	}
	default:
		break;
 8001234:	e06b      	b.n	800130e <fsm_auto_vertical+0xf2>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 8001236:	2201      	movs	r2, #1
 8001238:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800123c:	4839      	ldr	r0, [pc, #228]	; (8001324 <fsm_auto_vertical+0x108>)
 800123e:	f001 fbae 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001248:	4836      	ldr	r0, [pc, #216]	; (8001324 <fsm_auto_vertical+0x108>)
 800124a:	f001 fba8 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001254:	4833      	ldr	r0, [pc, #204]	; (8001324 <fsm_auto_vertical+0x108>)
 8001256:	f001 fba2 	bl	800299e <HAL_GPIO_WritePin>
		vertical_counter++;
 800125a:	4b33      	ldr	r3, [pc, #204]	; (8001328 <fsm_auto_vertical+0x10c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	3301      	adds	r3, #1
 8001260:	4a31      	ldr	r2, [pc, #196]	; (8001328 <fsm_auto_vertical+0x10c>)
 8001262:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_vertical[0] == vertical_counter)
 8001264:	4b31      	ldr	r3, [pc, #196]	; (800132c <fsm_auto_vertical+0x110>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b2f      	ldr	r3, [pc, #188]	; (8001328 <fsm_auto_vertical+0x10c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d150      	bne.n	8001312 <fsm_auto_vertical+0xf6>
			vertical_counter = 0;
 8001270:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <fsm_auto_vertical+0x10c>)
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001276:	4b2a      	ldr	r3, [pc, #168]	; (8001320 <fsm_auto_vertical+0x104>)
 8001278:	2203      	movs	r2, #3
 800127a:	601a      	str	r2, [r3, #0]
		break;
 800127c:	e049      	b.n	8001312 <fsm_auto_vertical+0xf6>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001284:	4827      	ldr	r0, [pc, #156]	; (8001324 <fsm_auto_vertical+0x108>)
 8001286:	f001 fb8a 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001290:	4824      	ldr	r0, [pc, #144]	; (8001324 <fsm_auto_vertical+0x108>)
 8001292:	f001 fb84 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800129c:	4821      	ldr	r0, [pc, #132]	; (8001324 <fsm_auto_vertical+0x108>)
 800129e:	f001 fb7e 	bl	800299e <HAL_GPIO_WritePin>
		vertical_counter++;
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	4a1f      	ldr	r2, [pc, #124]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012aa:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_vertical[1] == vertical_counter)
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <fsm_auto_vertical+0x110>)
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d12e      	bne.n	8001316 <fsm_auto_vertical+0xfa>
			vertical_counter = 0;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_RED;
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <fsm_auto_vertical+0x104>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
		break;
 80012c4:	e027      	b.n	8001316 <fsm_auto_vertical+0xfa>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012cc:	4815      	ldr	r0, [pc, #84]	; (8001324 <fsm_auto_vertical+0x108>)
 80012ce:	f001 fb66 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d8:	4812      	ldr	r0, [pc, #72]	; (8001324 <fsm_auto_vertical+0x108>)
 80012da:	f001 fb60 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 80012de:	2201      	movs	r2, #1
 80012e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e4:	480f      	ldr	r0, [pc, #60]	; (8001324 <fsm_auto_vertical+0x108>)
 80012e6:	f001 fb5a 	bl	800299e <HAL_GPIO_WritePin>
		vertical_counter++;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	4a0d      	ldr	r2, [pc, #52]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012f2:	6013      	str	r3, [r2, #0]
		if(red_yellow_green_auto_time_vertical[2] == vertical_counter)
 80012f4:	4b0d      	ldr	r3, [pc, #52]	; (800132c <fsm_auto_vertical+0x110>)
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <fsm_auto_vertical+0x10c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d10c      	bne.n	800131a <fsm_auto_vertical+0xfe>
			vertical_counter = 0;
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <fsm_auto_vertical+0x10c>)
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_YELLOW;
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <fsm_auto_vertical+0x104>)
 8001308:	2202      	movs	r2, #2
 800130a:	601a      	str	r2, [r3, #0]
		break;
 800130c:	e005      	b.n	800131a <fsm_auto_vertical+0xfe>
		break;
 800130e:	bf00      	nop
 8001310:	e004      	b.n	800131c <fsm_auto_vertical+0x100>
		break;
 8001312:	bf00      	nop
 8001314:	e002      	b.n	800131c <fsm_auto_vertical+0x100>
		break;
 8001316:	bf00      	nop
 8001318:	e000      	b.n	800131c <fsm_auto_vertical+0x100>
		break;
 800131a:	bf00      	nop
	}

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000074 	.word	0x20000074
 8001324:	40010c00 	.word	0x40010c00
 8001328:	2000006c 	.word	0x2000006c
 800132c:	20000050 	.word	0x20000050

08001330 <fsm_manual>:
int check_button3_green = 0;

int auto_count = 20;

void fsm_manual()
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 8001336:	4b9a      	ldr	r3, [pc, #616]	; (80015a0 <fsm_manual+0x270>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	3b01      	subs	r3, #1
 800133c:	2b06      	cmp	r3, #6
 800133e:	f200 8482 	bhi.w	8001c46 <fsm_manual+0x916>
 8001342:	a201      	add	r2, pc, #4	; (adr r2, 8001348 <fsm_manual+0x18>)
 8001344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001348:	08001365 	.word	0x08001365
 800134c:	080013d9 	.word	0x080013d9
 8001350:	0800144b 	.word	0x0800144b
 8001354:	08001c47 	.word	0x08001c47
 8001358:	080014bd 	.word	0x080014bd
 800135c:	0800165d 	.word	0x0800165d
 8001360:	08001875 	.word	0x08001875
	{
	case AUTO_RED:
	{
		if(isButton1Pressed() == 1)
 8001364:	f7ff fc74 	bl	8000c50 <isButton1Pressed>
 8001368:	4603      	mov	r3, r0
 800136a:	2b01      	cmp	r3, #1
 800136c:	f040 8466 	bne.w	8001c3c <fsm_manual+0x90c>
		{
			for(int i = 0; i < 3; i++)
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	e00a      	b.n	800138c <fsm_manual+0x5c>
			{
				red_yellow_green_manual_time[i] = red_yellow_green_auto_time_horizontal[i];
 8001376:	4a8b      	ldr	r2, [pc, #556]	; (80015a4 <fsm_manual+0x274>)
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800137e:	498a      	ldr	r1, [pc, #552]	; (80015a8 <fsm_manual+0x278>)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int i = 0; i < 3; i++)
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3301      	adds	r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2b02      	cmp	r3, #2
 8001390:	ddf1      	ble.n	8001376 <fsm_manual+0x46>
			}

			check_sync_red = 0;
 8001392:	4b86      	ldr	r3, [pc, #536]	; (80015ac <fsm_manual+0x27c>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
			check_sync_yellow = 0;
 8001398:	4b85      	ldr	r3, [pc, #532]	; (80015b0 <fsm_manual+0x280>)
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
			check_sync_green = 0;
 800139e:	4b85      	ldr	r3, [pc, #532]	; (80015b4 <fsm_manual+0x284>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]

			check_button2_red = 0;
 80013a4:	4b84      	ldr	r3, [pc, #528]	; (80015b8 <fsm_manual+0x288>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
			check_button2_yellow = 0;
 80013aa:	4b84      	ldr	r3, [pc, #528]	; (80015bc <fsm_manual+0x28c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
			check_button2_green = 0;
 80013b0:	4b83      	ldr	r3, [pc, #524]	; (80015c0 <fsm_manual+0x290>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]

			check_button3_red = 0;
 80013b6:	4b83      	ldr	r3, [pc, #524]	; (80015c4 <fsm_manual+0x294>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
			check_button3_yellow = 0;
 80013bc:	4b82      	ldr	r3, [pc, #520]	; (80015c8 <fsm_manual+0x298>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
			check_button3_green = 0;
 80013c2:	4b82      	ldr	r3, [pc, #520]	; (80015cc <fsm_manual+0x29c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

			status_horizontal = MANUAL_RED;
 80013c8:	4b75      	ldr	r3, [pc, #468]	; (80015a0 <fsm_manual+0x270>)
 80013ca:	2205      	movs	r2, #5
 80013cc:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_RED;
 80013ce:	4b80      	ldr	r3, [pc, #512]	; (80015d0 <fsm_manual+0x2a0>)
 80013d0:	2205      	movs	r2, #5
 80013d2:	601a      	str	r2, [r3, #0]
		}
		break;
 80013d4:	f000 bc32 	b.w	8001c3c <fsm_manual+0x90c>
	}
	case AUTO_YELLOW:
	{
		if(isButton1Pressed() == 1)
 80013d8:	f7ff fc3a 	bl	8000c50 <isButton1Pressed>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b01      	cmp	r3, #1
 80013e0:	f040 842e 	bne.w	8001c40 <fsm_manual+0x910>
		{
			for(int i = 0; i < 3; i++)
 80013e4:	2300      	movs	r3, #0
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	e00a      	b.n	8001400 <fsm_manual+0xd0>
			{
				red_yellow_green_manual_time[i] = red_yellow_green_auto_time_horizontal[i];
 80013ea:	4a6e      	ldr	r2, [pc, #440]	; (80015a4 <fsm_manual+0x274>)
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013f2:	496d      	ldr	r1, [pc, #436]	; (80015a8 <fsm_manual+0x278>)
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int i = 0; i < 3; i++)
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3301      	adds	r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2b02      	cmp	r3, #2
 8001404:	ddf1      	ble.n	80013ea <fsm_manual+0xba>
			}

			check_sync_red = 0;
 8001406:	4b69      	ldr	r3, [pc, #420]	; (80015ac <fsm_manual+0x27c>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
			check_sync_yellow = 0;
 800140c:	4b68      	ldr	r3, [pc, #416]	; (80015b0 <fsm_manual+0x280>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
			check_sync_green = 0;
 8001412:	4b68      	ldr	r3, [pc, #416]	; (80015b4 <fsm_manual+0x284>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]

			check_button2_red = 0;
 8001418:	4b67      	ldr	r3, [pc, #412]	; (80015b8 <fsm_manual+0x288>)
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
			check_button2_yellow = 0;
 800141e:	4b67      	ldr	r3, [pc, #412]	; (80015bc <fsm_manual+0x28c>)
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
			check_button2_green = 0;
 8001424:	4b66      	ldr	r3, [pc, #408]	; (80015c0 <fsm_manual+0x290>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]

			check_button3_red = 0;
 800142a:	4b66      	ldr	r3, [pc, #408]	; (80015c4 <fsm_manual+0x294>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
			check_button3_yellow = 0;
 8001430:	4b65      	ldr	r3, [pc, #404]	; (80015c8 <fsm_manual+0x298>)
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
			check_button3_green = 0;
 8001436:	4b65      	ldr	r3, [pc, #404]	; (80015cc <fsm_manual+0x29c>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

			status_horizontal = MANUAL_RED;
 800143c:	4b58      	ldr	r3, [pc, #352]	; (80015a0 <fsm_manual+0x270>)
 800143e:	2205      	movs	r2, #5
 8001440:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_RED;
 8001442:	4b63      	ldr	r3, [pc, #396]	; (80015d0 <fsm_manual+0x2a0>)
 8001444:	2205      	movs	r2, #5
 8001446:	601a      	str	r2, [r3, #0]
		}
		break;
 8001448:	e3fa      	b.n	8001c40 <fsm_manual+0x910>
	}
	case AUTO_GREEN:
	{
		if(isButton1Pressed() == 1)
 800144a:	f7ff fc01 	bl	8000c50 <isButton1Pressed>
 800144e:	4603      	mov	r3, r0
 8001450:	2b01      	cmp	r3, #1
 8001452:	f040 83f7 	bne.w	8001c44 <fsm_manual+0x914>
		{
			for(int i = 0; i < 3; i++)
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	e00a      	b.n	8001472 <fsm_manual+0x142>
			{
				red_yellow_green_manual_time[i] = red_yellow_green_auto_time_horizontal[i];
 800145c:	4a51      	ldr	r2, [pc, #324]	; (80015a4 <fsm_manual+0x274>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001464:	4950      	ldr	r1, [pc, #320]	; (80015a8 <fsm_manual+0x278>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int i = 0; i < 3; i++)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3301      	adds	r3, #1
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b02      	cmp	r3, #2
 8001476:	ddf1      	ble.n	800145c <fsm_manual+0x12c>
			}

			check_sync_red = 0;
 8001478:	4b4c      	ldr	r3, [pc, #304]	; (80015ac <fsm_manual+0x27c>)
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
			check_sync_yellow = 0;
 800147e:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <fsm_manual+0x280>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
			check_sync_green = 0;
 8001484:	4b4b      	ldr	r3, [pc, #300]	; (80015b4 <fsm_manual+0x284>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]

			check_button2_red = 0;
 800148a:	4b4b      	ldr	r3, [pc, #300]	; (80015b8 <fsm_manual+0x288>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
			check_button2_yellow = 0;
 8001490:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <fsm_manual+0x28c>)
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
			check_button2_green = 0;
 8001496:	4b4a      	ldr	r3, [pc, #296]	; (80015c0 <fsm_manual+0x290>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]

			check_button3_red = 0;
 800149c:	4b49      	ldr	r3, [pc, #292]	; (80015c4 <fsm_manual+0x294>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
			check_button3_yellow = 0;
 80014a2:	4b49      	ldr	r3, [pc, #292]	; (80015c8 <fsm_manual+0x298>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
			check_button3_green = 0;
 80014a8:	4b48      	ldr	r3, [pc, #288]	; (80015cc <fsm_manual+0x29c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]

			status_horizontal = MANUAL_RED;
 80014ae:	4b3c      	ldr	r3, [pc, #240]	; (80015a0 <fsm_manual+0x270>)
 80014b0:	2205      	movs	r2, #5
 80014b2:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_RED;
 80014b4:	4b46      	ldr	r3, [pc, #280]	; (80015d0 <fsm_manual+0x2a0>)
 80014b6:	2205      	movs	r2, #5
 80014b8:	601a      	str	r2, [r3, #0]
		}
		break;
 80014ba:	e3c3      	b.n	8001c44 <fsm_manual+0x914>
	}
	case MANUAL_RED:
	{

		if(check_sync_red == 0)
 80014bc:	4b3b      	ldr	r3, [pc, #236]	; (80015ac <fsm_manual+0x27c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d10d      	bne.n	80014e0 <fsm_manual+0x1b0>
		{
			check_sync_red = 1;
 80014c4:	4b39      	ldr	r3, [pc, #228]	; (80015ac <fsm_manual+0x27c>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(yellow1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 80014ca:	2201      	movs	r2, #1
 80014cc:	2104      	movs	r1, #4
 80014ce:	4841      	ldr	r0, [pc, #260]	; (80015d4 <fsm_manual+0x2a4>)
 80014d0:	f001 fa65 	bl	800299e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 80014d4:	2201      	movs	r2, #1
 80014d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014da:	483f      	ldr	r0, [pc, #252]	; (80015d8 <fsm_manual+0x2a8>)
 80014dc:	f001 fa5f 	bl	800299e <HAL_GPIO_WritePin>
		}

		HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 80014e0:	2104      	movs	r1, #4
 80014e2:	483c      	ldr	r0, [pc, #240]	; (80015d4 <fsm_manual+0x2a4>)
 80014e4:	f001 fa73 	bl	80029ce <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 80014e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ec:	483a      	ldr	r0, [pc, #232]	; (80015d8 <fsm_manual+0x2a8>)
 80014ee:	f001 fa6e 	bl	80029ce <HAL_GPIO_TogglePin>

		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2108      	movs	r1, #8
 80014f6:	4837      	ldr	r0, [pc, #220]	; (80015d4 <fsm_manual+0x2a4>)
 80014f8:	f001 fa51 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001502:	4835      	ldr	r0, [pc, #212]	; (80015d8 <fsm_manual+0x2a8>)
 8001504:	f001 fa4b 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	2110      	movs	r1, #16
 800150c:	4831      	ldr	r0, [pc, #196]	; (80015d4 <fsm_manual+0x2a4>)
 800150e:	f001 fa46 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001518:	482f      	ldr	r0, [pc, #188]	; (80015d8 <fsm_manual+0x2a8>)
 800151a:	f001 fa40 	bl	800299e <HAL_GPIO_WritePin>

		if(isButton1Pressed() == 1)
 800151e:	f7ff fb97 	bl	8000c50 <isButton1Pressed>
 8001522:	4603      	mov	r3, r0
 8001524:	2b01      	cmp	r3, #1
 8001526:	d108      	bne.n	800153a <fsm_manual+0x20a>
		{
			status_horizontal = MANUAL_YELLOW;
 8001528:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <fsm_manual+0x270>)
 800152a:	2206      	movs	r2, #6
 800152c:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_YELLOW;
 800152e:	4b28      	ldr	r3, [pc, #160]	; (80015d0 <fsm_manual+0x2a0>)
 8001530:	2206      	movs	r2, #6
 8001532:	601a      	str	r2, [r3, #0]

			auto_count = 20;
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <fsm_manual+0x2ac>)
 8001536:	2214      	movs	r2, #20
 8001538:	601a      	str	r2, [r3, #0]
		}

		if(isButton2Pressed() == 1)
 800153a:	f7ff fb9b 	bl	8000c74 <isButton2Pressed>
 800153e:	4603      	mov	r3, r0
 8001540:	2b01      	cmp	r3, #1
 8001542:	d116      	bne.n	8001572 <fsm_manual+0x242>
		{
			check_button2_red = 1;
 8001544:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <fsm_manual+0x288>)
 8001546:	2201      	movs	r2, #1
 8001548:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[0] <= 99 && red_yellow_green_manual_time[0] >= 1)
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <fsm_manual+0x278>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b63      	cmp	r3, #99	; 0x63
 8001550:	dc09      	bgt.n	8001566 <fsm_manual+0x236>
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <fsm_manual+0x278>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	dd05      	ble.n	8001566 <fsm_manual+0x236>
			{
				red_yellow_green_manual_time[0]++;
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <fsm_manual+0x278>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	4a11      	ldr	r2, [pc, #68]	; (80015a8 <fsm_manual+0x278>)
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e002      	b.n	800156c <fsm_manual+0x23c>
			}
			else
			{
				red_yellow_green_manual_time[0] = 1;
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <fsm_manual+0x278>)
 8001568:	2201      	movs	r2, #1
 800156a:	601a      	str	r2, [r3, #0]
			}

			auto_count = 20;
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <fsm_manual+0x2ac>)
 800156e:	2214      	movs	r2, #20
 8001570:	601a      	str	r2, [r3, #0]
		}

		if(isButton3Pressed() == 1)
 8001572:	f7ff fb91 	bl	8000c98 <isButton3Pressed>
 8001576:	4603      	mov	r3, r0
 8001578:	2b01      	cmp	r3, #1
 800157a:	d137      	bne.n	80015ec <fsm_manual+0x2bc>
		{
			check_button3_red = 1;
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <fsm_manual+0x294>)
 800157e:	2201      	movs	r2, #1
 8001580:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[0] <= 99 && red_yellow_green_manual_time[0] >= 1)
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <fsm_manual+0x278>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2b63      	cmp	r3, #99	; 0x63
 8001588:	dc2a      	bgt.n	80015e0 <fsm_manual+0x2b0>
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <fsm_manual+0x278>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	dd26      	ble.n	80015e0 <fsm_manual+0x2b0>
			{
				red_yellow_green_manual_time[0]--;
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <fsm_manual+0x278>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	3b01      	subs	r3, #1
 8001598:	4a03      	ldr	r2, [pc, #12]	; (80015a8 <fsm_manual+0x278>)
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	e023      	b.n	80015e6 <fsm_manual+0x2b6>
 800159e:	bf00      	nop
 80015a0:	20000070 	.word	0x20000070
 80015a4:	2000005c 	.word	0x2000005c
 80015a8:	200000cc 	.word	0x200000cc
 80015ac:	200000d8 	.word	0x200000d8
 80015b0:	200000dc 	.word	0x200000dc
 80015b4:	200000e0 	.word	0x200000e0
 80015b8:	200000e4 	.word	0x200000e4
 80015bc:	200000e8 	.word	0x200000e8
 80015c0:	200000ec 	.word	0x200000ec
 80015c4:	200000f0 	.word	0x200000f0
 80015c8:	200000f4 	.word	0x200000f4
 80015cc:	200000f8 	.word	0x200000f8
 80015d0:	20000074 	.word	0x20000074
 80015d4:	40010800 	.word	0x40010800
 80015d8:	40010c00 	.word	0x40010c00
 80015dc:	20000078 	.word	0x20000078
			}
			else
			{
				red_yellow_green_manual_time[0] = 1;
 80015e0:	4b93      	ldr	r3, [pc, #588]	; (8001830 <fsm_manual+0x500>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	601a      	str	r2, [r3, #0]
			}

			auto_count = 20;
 80015e6:	4b93      	ldr	r3, [pc, #588]	; (8001834 <fsm_manual+0x504>)
 80015e8:	2214      	movs	r2, #20
 80015ea:	601a      	str	r2, [r3, #0]
		}

		if(isButton4Pressed() == 1)
 80015ec:	f7ff fb66 	bl	8000cbc <isButton4Pressed>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d113      	bne.n	800161e <fsm_manual+0x2ee>
		{
			EN_horizontal = 0;
 80015f6:	4b90      	ldr	r3, [pc, #576]	; (8001838 <fsm_manual+0x508>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 80015fc:	4b8f      	ldr	r3, [pc, #572]	; (800183c <fsm_manual+0x50c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 8001602:	4b8f      	ldr	r3, [pc, #572]	; (8001840 <fsm_manual+0x510>)
 8001604:	f04f 32ff 	mov.w	r2, #4294967295
 8001608:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 800160a:	4b8e      	ldr	r3, [pc, #568]	; (8001844 <fsm_manual+0x514>)
 800160c:	f04f 32ff 	mov.w	r2, #4294967295
 8001610:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 8001612:	4b8d      	ldr	r3, [pc, #564]	; (8001848 <fsm_manual+0x518>)
 8001614:	2201      	movs	r2, #1
 8001616:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001618:	4b8c      	ldr	r3, [pc, #560]	; (800184c <fsm_manual+0x51c>)
 800161a:	2203      	movs	r2, #3
 800161c:	601a      	str	r2, [r3, #0]
		}

		if(auto_count > 0)
 800161e:	4b85      	ldr	r3, [pc, #532]	; (8001834 <fsm_manual+0x504>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	dd05      	ble.n	8001632 <fsm_manual+0x302>
		{
			auto_count--;
 8001626:	4b83      	ldr	r3, [pc, #524]	; (8001834 <fsm_manual+0x504>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	3b01      	subs	r3, #1
 800162c:	4a81      	ldr	r2, [pc, #516]	; (8001834 <fsm_manual+0x504>)
 800162e:	6013      	str	r3, [r2, #0]
			vertical_counter = -1;
			status_horizontal = AUTO_RED;
			status_vertical = AUTO_GREEN;
		}

		break;
 8001630:	e309      	b.n	8001c46 <fsm_manual+0x916>
			EN_horizontal = 0;
 8001632:	4b81      	ldr	r3, [pc, #516]	; (8001838 <fsm_manual+0x508>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 8001638:	4b80      	ldr	r3, [pc, #512]	; (800183c <fsm_manual+0x50c>)
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 800163e:	4b80      	ldr	r3, [pc, #512]	; (8001840 <fsm_manual+0x510>)
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 8001646:	4b7f      	ldr	r3, [pc, #508]	; (8001844 <fsm_manual+0x514>)
 8001648:	f04f 32ff 	mov.w	r2, #4294967295
 800164c:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 800164e:	4b7e      	ldr	r3, [pc, #504]	; (8001848 <fsm_manual+0x518>)
 8001650:	2201      	movs	r2, #1
 8001652:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001654:	4b7d      	ldr	r3, [pc, #500]	; (800184c <fsm_manual+0x51c>)
 8001656:	2203      	movs	r2, #3
 8001658:	601a      	str	r2, [r3, #0]
		break;
 800165a:	e2f4      	b.n	8001c46 <fsm_manual+0x916>
	}
	case MANUAL_YELLOW:
	{

		if(check_sync_yellow == 0)
 800165c:	4b7c      	ldr	r3, [pc, #496]	; (8001850 <fsm_manual+0x520>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d10d      	bne.n	8001680 <fsm_manual+0x350>
		{
			check_sync_yellow = 1;
 8001664:	4b7a      	ldr	r3, [pc, #488]	; (8001850 <fsm_manual+0x520>)
 8001666:	2201      	movs	r2, #1
 8001668:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET);
 800166a:	2201      	movs	r2, #1
 800166c:	2108      	movs	r1, #8
 800166e:	4879      	ldr	r0, [pc, #484]	; (8001854 <fsm_manual+0x524>)
 8001670:	f001 f995 	bl	800299e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET);
 8001674:	2201      	movs	r2, #1
 8001676:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800167a:	4877      	ldr	r0, [pc, #476]	; (8001858 <fsm_manual+0x528>)
 800167c:	f001 f98f 	bl	800299e <HAL_GPIO_WritePin>
		}

		HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 8001680:	2108      	movs	r1, #8
 8001682:	4874      	ldr	r0, [pc, #464]	; (8001854 <fsm_manual+0x524>)
 8001684:	f001 f9a3 	bl	80029ce <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 8001688:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800168c:	4872      	ldr	r0, [pc, #456]	; (8001858 <fsm_manual+0x528>)
 800168e:	f001 f99e 	bl	80029ce <HAL_GPIO_TogglePin>


		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	2104      	movs	r1, #4
 8001696:	486f      	ldr	r0, [pc, #444]	; (8001854 <fsm_manual+0x524>)
 8001698:	f001 f981 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 800169c:	2200      	movs	r2, #0
 800169e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a2:	486d      	ldr	r0, [pc, #436]	; (8001858 <fsm_manual+0x528>)
 80016a4:	f001 f97b 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 80016a8:	2200      	movs	r2, #0
 80016aa:	2110      	movs	r1, #16
 80016ac:	4869      	ldr	r0, [pc, #420]	; (8001854 <fsm_manual+0x524>)
 80016ae:	f001 f976 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b8:	4867      	ldr	r0, [pc, #412]	; (8001858 <fsm_manual+0x528>)
 80016ba:	f001 f970 	bl	800299e <HAL_GPIO_WritePin>

		if(isButton1Pressed() == 1)
 80016be:	f7ff fac7 	bl	8000c50 <isButton1Pressed>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d108      	bne.n	80016da <fsm_manual+0x3aa>
		{
			status_horizontal = MANUAL_GREEN;
 80016c8:	4b5f      	ldr	r3, [pc, #380]	; (8001848 <fsm_manual+0x518>)
 80016ca:	2207      	movs	r2, #7
 80016cc:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_GREEN;
 80016ce:	4b5f      	ldr	r3, [pc, #380]	; (800184c <fsm_manual+0x51c>)
 80016d0:	2207      	movs	r2, #7
 80016d2:	601a      	str	r2, [r3, #0]

			auto_count = 20;
 80016d4:	4b57      	ldr	r3, [pc, #348]	; (8001834 <fsm_manual+0x504>)
 80016d6:	2214      	movs	r2, #20
 80016d8:	601a      	str	r2, [r3, #0]
		}

		if(isButton2Pressed() == 1)
 80016da:	f7ff facb 	bl	8000c74 <isButton2Pressed>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d116      	bne.n	8001712 <fsm_manual+0x3e2>
		{
			check_button2_yellow = 1;
 80016e4:	4b5d      	ldr	r3, [pc, #372]	; (800185c <fsm_manual+0x52c>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[1] <= 99 && red_yellow_green_manual_time[1] >= 1)
 80016ea:	4b51      	ldr	r3, [pc, #324]	; (8001830 <fsm_manual+0x500>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b63      	cmp	r3, #99	; 0x63
 80016f0:	dc09      	bgt.n	8001706 <fsm_manual+0x3d6>
 80016f2:	4b4f      	ldr	r3, [pc, #316]	; (8001830 <fsm_manual+0x500>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	dd05      	ble.n	8001706 <fsm_manual+0x3d6>
			{
				red_yellow_green_manual_time[1]++;
 80016fa:	4b4d      	ldr	r3, [pc, #308]	; (8001830 <fsm_manual+0x500>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	3301      	adds	r3, #1
 8001700:	4a4b      	ldr	r2, [pc, #300]	; (8001830 <fsm_manual+0x500>)
 8001702:	6053      	str	r3, [r2, #4]
 8001704:	e002      	b.n	800170c <fsm_manual+0x3dc>
			}
			else
			{
				red_yellow_green_manual_time[1] = 1;
 8001706:	4b4a      	ldr	r3, [pc, #296]	; (8001830 <fsm_manual+0x500>)
 8001708:	2201      	movs	r2, #1
 800170a:	605a      	str	r2, [r3, #4]
			}

			auto_count = 20;
 800170c:	4b49      	ldr	r3, [pc, #292]	; (8001834 <fsm_manual+0x504>)
 800170e:	2214      	movs	r2, #20
 8001710:	601a      	str	r2, [r3, #0]
		}

		if(isButton3Pressed() == 1)
 8001712:	f7ff fac1 	bl	8000c98 <isButton3Pressed>
 8001716:	4603      	mov	r3, r0
 8001718:	2b01      	cmp	r3, #1
 800171a:	d116      	bne.n	800174a <fsm_manual+0x41a>
		{
			check_button3_yellow = 1;
 800171c:	4b50      	ldr	r3, [pc, #320]	; (8001860 <fsm_manual+0x530>)
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[1] <= 99 && red_yellow_green_manual_time[1] >= 1)
 8001722:	4b43      	ldr	r3, [pc, #268]	; (8001830 <fsm_manual+0x500>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b63      	cmp	r3, #99	; 0x63
 8001728:	dc09      	bgt.n	800173e <fsm_manual+0x40e>
 800172a:	4b41      	ldr	r3, [pc, #260]	; (8001830 <fsm_manual+0x500>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	dd05      	ble.n	800173e <fsm_manual+0x40e>
			{
				red_yellow_green_manual_time[1]--;
 8001732:	4b3f      	ldr	r3, [pc, #252]	; (8001830 <fsm_manual+0x500>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	4a3d      	ldr	r2, [pc, #244]	; (8001830 <fsm_manual+0x500>)
 800173a:	6053      	str	r3, [r2, #4]
 800173c:	e002      	b.n	8001744 <fsm_manual+0x414>
			}
			else
			{
				red_yellow_green_manual_time[1] = 1;
 800173e:	4b3c      	ldr	r3, [pc, #240]	; (8001830 <fsm_manual+0x500>)
 8001740:	2201      	movs	r2, #1
 8001742:	605a      	str	r2, [r3, #4]
			}

			auto_count = 20;
 8001744:	4b3b      	ldr	r3, [pc, #236]	; (8001834 <fsm_manual+0x504>)
 8001746:	2214      	movs	r2, #20
 8001748:	601a      	str	r2, [r3, #0]
		}

		if(isButton4Pressed() == 1)
 800174a:	f7ff fab7 	bl	8000cbc <isButton4Pressed>
 800174e:	4603      	mov	r3, r0
 8001750:	2b01      	cmp	r3, #1
 8001752:	d14e      	bne.n	80017f2 <fsm_manual+0x4c2>
		{
			if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1))
 8001754:	4b43      	ldr	r3, [pc, #268]	; (8001864 <fsm_manual+0x534>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d003      	beq.n	8001764 <fsm_manual+0x434>
 800175c:	4b42      	ldr	r3, [pc, #264]	; (8001868 <fsm_manual+0x538>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d132      	bne.n	80017ca <fsm_manual+0x49a>
 8001764:	4b3d      	ldr	r3, [pc, #244]	; (800185c <fsm_manual+0x52c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d003      	beq.n	8001774 <fsm_manual+0x444>
 800176c:	4b3c      	ldr	r3, [pc, #240]	; (8001860 <fsm_manual+0x530>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d12a      	bne.n	80017ca <fsm_manual+0x49a>
			{
				red_yellow_green_manual_time[2] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[1];
 8001774:	4b2e      	ldr	r3, [pc, #184]	; (8001830 <fsm_manual+0x500>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <fsm_manual+0x500>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	4a2c      	ldr	r2, [pc, #176]	; (8001830 <fsm_manual+0x500>)
 8001780:	6093      	str	r3, [r2, #8]

				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001782:	4b2b      	ldr	r3, [pc, #172]	; (8001830 <fsm_manual+0x500>)
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <fsm_manual+0x500>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	429a      	cmp	r2, r3
 800178c:	dc1d      	bgt.n	80017ca <fsm_manual+0x49a>
				&& red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[0])
 800178e:	4b28      	ldr	r3, [pc, #160]	; (8001830 <fsm_manual+0x500>)
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	4b27      	ldr	r3, [pc, #156]	; (8001830 <fsm_manual+0x500>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	dc17      	bgt.n	80017ca <fsm_manual+0x49a>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 800179a:	4b25      	ldr	r3, [pc, #148]	; (8001830 <fsm_manual+0x500>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a33      	ldr	r2, [pc, #204]	; (800186c <fsm_manual+0x53c>)
 80017a0:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 80017a2:	4b23      	ldr	r3, [pc, #140]	; (8001830 <fsm_manual+0x500>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a32      	ldr	r2, [pc, #200]	; (8001870 <fsm_manual+0x540>)
 80017a8:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <fsm_manual+0x500>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4a2f      	ldr	r2, [pc, #188]	; (800186c <fsm_manual+0x53c>)
 80017b0:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 80017b2:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <fsm_manual+0x500>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	4a2e      	ldr	r2, [pc, #184]	; (8001870 <fsm_manual+0x540>)
 80017b8:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <fsm_manual+0x500>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	4a2b      	ldr	r2, [pc, #172]	; (800186c <fsm_manual+0x53c>)
 80017c0:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 80017c2:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <fsm_manual+0x500>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	4a2a      	ldr	r2, [pc, #168]	; (8001870 <fsm_manual+0x540>)
 80017c8:	6093      	str	r3, [r2, #8]
				}

			}

			EN_horizontal = 0;
 80017ca:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <fsm_manual+0x508>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <fsm_manual+0x50c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 80017d6:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <fsm_manual+0x510>)
 80017d8:	f04f 32ff 	mov.w	r2, #4294967295
 80017dc:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 80017de:	4b19      	ldr	r3, [pc, #100]	; (8001844 <fsm_manual+0x514>)
 80017e0:	f04f 32ff 	mov.w	r2, #4294967295
 80017e4:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 80017e6:	4b18      	ldr	r3, [pc, #96]	; (8001848 <fsm_manual+0x518>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 80017ec:	4b17      	ldr	r3, [pc, #92]	; (800184c <fsm_manual+0x51c>)
 80017ee:	2203      	movs	r2, #3
 80017f0:	601a      	str	r2, [r3, #0]
		}

		if(auto_count > 0)
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <fsm_manual+0x504>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	dd05      	ble.n	8001806 <fsm_manual+0x4d6>
		{
			auto_count--;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <fsm_manual+0x504>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	3b01      	subs	r3, #1
 8001800:	4a0c      	ldr	r2, [pc, #48]	; (8001834 <fsm_manual+0x504>)
 8001802:	6013      	str	r3, [r2, #0]
			vertical_counter = -1;
			status_horizontal = AUTO_RED;
			status_vertical = AUTO_GREEN;
		}

		break;
 8001804:	e21f      	b.n	8001c46 <fsm_manual+0x916>
			EN_horizontal = 0;
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <fsm_manual+0x508>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 800180c:	4b0b      	ldr	r3, [pc, #44]	; (800183c <fsm_manual+0x50c>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 8001812:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <fsm_manual+0x510>)
 8001814:	f04f 32ff 	mov.w	r2, #4294967295
 8001818:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 800181a:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <fsm_manual+0x514>)
 800181c:	f04f 32ff 	mov.w	r2, #4294967295
 8001820:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 8001822:	4b09      	ldr	r3, [pc, #36]	; (8001848 <fsm_manual+0x518>)
 8001824:	2201      	movs	r2, #1
 8001826:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <fsm_manual+0x51c>)
 800182a:	2203      	movs	r2, #3
 800182c:	601a      	str	r2, [r3, #0]
		break;
 800182e:	e20a      	b.n	8001c46 <fsm_manual+0x916>
 8001830:	200000cc 	.word	0x200000cc
 8001834:	20000078 	.word	0x20000078
 8001838:	200000b4 	.word	0x200000b4
 800183c:	200000b8 	.word	0x200000b8
 8001840:	20000068 	.word	0x20000068
 8001844:	2000006c 	.word	0x2000006c
 8001848:	20000070 	.word	0x20000070
 800184c:	20000074 	.word	0x20000074
 8001850:	200000dc 	.word	0x200000dc
 8001854:	40010800 	.word	0x40010800
 8001858:	40010c00 	.word	0x40010c00
 800185c:	200000e8 	.word	0x200000e8
 8001860:	200000f4 	.word	0x200000f4
 8001864:	200000e4 	.word	0x200000e4
 8001868:	200000f0 	.word	0x200000f0
 800186c:	2000005c 	.word	0x2000005c
 8001870:	20000050 	.word	0x20000050
	}
	case MANUAL_GREEN:
	{

		if(check_sync_green == 0)
 8001874:	4b81      	ldr	r3, [pc, #516]	; (8001a7c <fsm_manual+0x74c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d10d      	bne.n	8001898 <fsm_manual+0x568>
		{
			check_sync_green = 1;
 800187c:	4b7f      	ldr	r3, [pc, #508]	; (8001a7c <fsm_manual+0x74c>)
 800187e:	2201      	movs	r2, #1
 8001880:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 8001882:	2201      	movs	r2, #1
 8001884:	2110      	movs	r1, #16
 8001886:	487e      	ldr	r0, [pc, #504]	; (8001a80 <fsm_manual+0x750>)
 8001888:	f001 f889 	bl	800299e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001892:	487c      	ldr	r0, [pc, #496]	; (8001a84 <fsm_manual+0x754>)
 8001894:	f001 f883 	bl	800299e <HAL_GPIO_WritePin>
		}

		HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8001898:	2110      	movs	r1, #16
 800189a:	4879      	ldr	r0, [pc, #484]	; (8001a80 <fsm_manual+0x750>)
 800189c:	f001 f897 	bl	80029ce <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 80018a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018a4:	4877      	ldr	r0, [pc, #476]	; (8001a84 <fsm_manual+0x754>)
 80018a6:	f001 f892 	bl	80029ce <HAL_GPIO_TogglePin>


		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2104      	movs	r1, #4
 80018ae:	4874      	ldr	r0, [pc, #464]	; (8001a80 <fsm_manual+0x750>)
 80018b0:	f001 f875 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ba:	4872      	ldr	r0, [pc, #456]	; (8001a84 <fsm_manual+0x754>)
 80018bc:	f001 f86f 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2108      	movs	r1, #8
 80018c4:	486e      	ldr	r0, [pc, #440]	; (8001a80 <fsm_manual+0x750>)
 80018c6:	f001 f86a 	bl	800299e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018d0:	486c      	ldr	r0, [pc, #432]	; (8001a84 <fsm_manual+0x754>)
 80018d2:	f001 f864 	bl	800299e <HAL_GPIO_WritePin>

		if(isButton1Pressed() == 1)
 80018d6:	f7ff f9bb 	bl	8000c50 <isButton1Pressed>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d113      	bne.n	8001908 <fsm_manual+0x5d8>
		{
			EN_horizontal = 0;
 80018e0:	4b69      	ldr	r3, [pc, #420]	; (8001a88 <fsm_manual+0x758>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 80018e6:	4b69      	ldr	r3, [pc, #420]	; (8001a8c <fsm_manual+0x75c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 80018ec:	4b68      	ldr	r3, [pc, #416]	; (8001a90 <fsm_manual+0x760>)
 80018ee:	f04f 32ff 	mov.w	r2, #4294967295
 80018f2:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 80018f4:	4b67      	ldr	r3, [pc, #412]	; (8001a94 <fsm_manual+0x764>)
 80018f6:	f04f 32ff 	mov.w	r2, #4294967295
 80018fa:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 80018fc:	4b66      	ldr	r3, [pc, #408]	; (8001a98 <fsm_manual+0x768>)
 80018fe:	2201      	movs	r2, #1
 8001900:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001902:	4b66      	ldr	r3, [pc, #408]	; (8001a9c <fsm_manual+0x76c>)
 8001904:	2203      	movs	r2, #3
 8001906:	601a      	str	r2, [r3, #0]
		}

		if(isButton2Pressed() == 1)
 8001908:	f7ff f9b4 	bl	8000c74 <isButton2Pressed>
 800190c:	4603      	mov	r3, r0
 800190e:	2b01      	cmp	r3, #1
 8001910:	d116      	bne.n	8001940 <fsm_manual+0x610>
		{
			check_button2_green = 1;
 8001912:	4b63      	ldr	r3, [pc, #396]	; (8001aa0 <fsm_manual+0x770>)
 8001914:	2201      	movs	r2, #1
 8001916:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[2] <= 99 && red_yellow_green_manual_time[2] >= 1)
 8001918:	4b62      	ldr	r3, [pc, #392]	; (8001aa4 <fsm_manual+0x774>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	2b63      	cmp	r3, #99	; 0x63
 800191e:	dc09      	bgt.n	8001934 <fsm_manual+0x604>
 8001920:	4b60      	ldr	r3, [pc, #384]	; (8001aa4 <fsm_manual+0x774>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	2b00      	cmp	r3, #0
 8001926:	dd05      	ble.n	8001934 <fsm_manual+0x604>
			{
				red_yellow_green_manual_time[2]++;
 8001928:	4b5e      	ldr	r3, [pc, #376]	; (8001aa4 <fsm_manual+0x774>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	3301      	adds	r3, #1
 800192e:	4a5d      	ldr	r2, [pc, #372]	; (8001aa4 <fsm_manual+0x774>)
 8001930:	6093      	str	r3, [r2, #8]
 8001932:	e002      	b.n	800193a <fsm_manual+0x60a>
			}
			else
			{
				red_yellow_green_manual_time[2] = 1;
 8001934:	4b5b      	ldr	r3, [pc, #364]	; (8001aa4 <fsm_manual+0x774>)
 8001936:	2201      	movs	r2, #1
 8001938:	609a      	str	r2, [r3, #8]
			}

			auto_count = 20;
 800193a:	4b5b      	ldr	r3, [pc, #364]	; (8001aa8 <fsm_manual+0x778>)
 800193c:	2214      	movs	r2, #20
 800193e:	601a      	str	r2, [r3, #0]
		}

		if(isButton3Pressed() == 1)
 8001940:	f7ff f9aa 	bl	8000c98 <isButton3Pressed>
 8001944:	4603      	mov	r3, r0
 8001946:	2b01      	cmp	r3, #1
 8001948:	d116      	bne.n	8001978 <fsm_manual+0x648>
		{
			check_button3_green = 1;
 800194a:	4b58      	ldr	r3, [pc, #352]	; (8001aac <fsm_manual+0x77c>)
 800194c:	2201      	movs	r2, #1
 800194e:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[2] <= 99 && red_yellow_green_manual_time[2] >= 1)
 8001950:	4b54      	ldr	r3, [pc, #336]	; (8001aa4 <fsm_manual+0x774>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	2b63      	cmp	r3, #99	; 0x63
 8001956:	dc09      	bgt.n	800196c <fsm_manual+0x63c>
 8001958:	4b52      	ldr	r3, [pc, #328]	; (8001aa4 <fsm_manual+0x774>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	2b00      	cmp	r3, #0
 800195e:	dd05      	ble.n	800196c <fsm_manual+0x63c>
			{
				red_yellow_green_manual_time[2]--;
 8001960:	4b50      	ldr	r3, [pc, #320]	; (8001aa4 <fsm_manual+0x774>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	3b01      	subs	r3, #1
 8001966:	4a4f      	ldr	r2, [pc, #316]	; (8001aa4 <fsm_manual+0x774>)
 8001968:	6093      	str	r3, [r2, #8]
 800196a:	e002      	b.n	8001972 <fsm_manual+0x642>
			}
			else
			{
				red_yellow_green_manual_time[2] = 1;
 800196c:	4b4d      	ldr	r3, [pc, #308]	; (8001aa4 <fsm_manual+0x774>)
 800196e:	2201      	movs	r2, #1
 8001970:	609a      	str	r2, [r3, #8]
			}

			auto_count = 20;
 8001972:	4b4d      	ldr	r3, [pc, #308]	; (8001aa8 <fsm_manual+0x778>)
 8001974:	2214      	movs	r2, #20
 8001976:	601a      	str	r2, [r3, #0]
		}

		if(isButton4Pressed() == 1)
 8001978:	f7ff f9a0 	bl	8000cbc <isButton4Pressed>
 800197c:	4603      	mov	r3, r0
 800197e:	2b01      	cmp	r3, #1
 8001980:	f040 813d 	bne.w	8001bfe <fsm_manual+0x8ce>
		{
			if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1))
 8001984:	4b4a      	ldr	r3, [pc, #296]	; (8001ab0 <fsm_manual+0x780>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d003      	beq.n	8001994 <fsm_manual+0x664>
 800198c:	4b49      	ldr	r3, [pc, #292]	; (8001ab4 <fsm_manual+0x784>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d135      	bne.n	8001a00 <fsm_manual+0x6d0>
 8001994:	4b48      	ldr	r3, [pc, #288]	; (8001ab8 <fsm_manual+0x788>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d003      	beq.n	80019a4 <fsm_manual+0x674>
 800199c:	4b47      	ldr	r3, [pc, #284]	; (8001abc <fsm_manual+0x78c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d12d      	bne.n	8001a00 <fsm_manual+0x6d0>
			{
				red_yellow_green_manual_time[2] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[1];
 80019a4:	4b3f      	ldr	r3, [pc, #252]	; (8001aa4 <fsm_manual+0x774>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b3e      	ldr	r3, [pc, #248]	; (8001aa4 <fsm_manual+0x774>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	4a3d      	ldr	r2, [pc, #244]	; (8001aa4 <fsm_manual+0x774>)
 80019b0:	6093      	str	r3, [r2, #8]

				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 80019b2:	4b3c      	ldr	r3, [pc, #240]	; (8001aa4 <fsm_manual+0x774>)
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	4b3b      	ldr	r3, [pc, #236]	; (8001aa4 <fsm_manual+0x774>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	f300 8106 	bgt.w	8001bcc <fsm_manual+0x89c>
				&& red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[0])
 80019c0:	4b38      	ldr	r3, [pc, #224]	; (8001aa4 <fsm_manual+0x774>)
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	4b37      	ldr	r3, [pc, #220]	; (8001aa4 <fsm_manual+0x774>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	f300 80ff 	bgt.w	8001bcc <fsm_manual+0x89c>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 80019ce:	4b35      	ldr	r3, [pc, #212]	; (8001aa4 <fsm_manual+0x774>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a3b      	ldr	r2, [pc, #236]	; (8001ac0 <fsm_manual+0x790>)
 80019d4:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 80019d6:	4b33      	ldr	r3, [pc, #204]	; (8001aa4 <fsm_manual+0x774>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a3a      	ldr	r2, [pc, #232]	; (8001ac4 <fsm_manual+0x794>)
 80019dc:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 80019de:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <fsm_manual+0x774>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4a37      	ldr	r2, [pc, #220]	; (8001ac0 <fsm_manual+0x790>)
 80019e4:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 80019e6:	4b2f      	ldr	r3, [pc, #188]	; (8001aa4 <fsm_manual+0x774>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4a36      	ldr	r2, [pc, #216]	; (8001ac4 <fsm_manual+0x794>)
 80019ec:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 80019ee:	4b2d      	ldr	r3, [pc, #180]	; (8001aa4 <fsm_manual+0x774>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	4a33      	ldr	r2, [pc, #204]	; (8001ac0 <fsm_manual+0x790>)
 80019f4:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 80019f6:	4b2b      	ldr	r3, [pc, #172]	; (8001aa4 <fsm_manual+0x774>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	4a32      	ldr	r2, [pc, #200]	; (8001ac4 <fsm_manual+0x794>)
 80019fc:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 80019fe:	e0e5      	b.n	8001bcc <fsm_manual+0x89c>
				}

			}
			else if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_green == 1 || check_button3_green == 1))
 8001a00:	4b2b      	ldr	r3, [pc, #172]	; (8001ab0 <fsm_manual+0x780>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d003      	beq.n	8001a10 <fsm_manual+0x6e0>
 8001a08:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <fsm_manual+0x784>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d15b      	bne.n	8001ac8 <fsm_manual+0x798>
 8001a10:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <fsm_manual+0x770>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d003      	beq.n	8001a20 <fsm_manual+0x6f0>
 8001a18:	4b24      	ldr	r3, [pc, #144]	; (8001aac <fsm_manual+0x77c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d153      	bne.n	8001ac8 <fsm_manual+0x798>
			{
				red_yellow_green_manual_time[1] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[2];
 8001a20:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <fsm_manual+0x774>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b1f      	ldr	r3, [pc, #124]	; (8001aa4 <fsm_manual+0x774>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	4a1e      	ldr	r2, [pc, #120]	; (8001aa4 <fsm_manual+0x774>)
 8001a2c:	6053      	str	r3, [r2, #4]

				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <fsm_manual+0x774>)
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <fsm_manual+0x774>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	f300 80ca 	bgt.w	8001bd0 <fsm_manual+0x8a0>
				&& red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[0])
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <fsm_manual+0x774>)
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <fsm_manual+0x774>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	f300 80c3 	bgt.w	8001bd0 <fsm_manual+0x8a0>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <fsm_manual+0x774>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a1c      	ldr	r2, [pc, #112]	; (8001ac0 <fsm_manual+0x790>)
 8001a50:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001a52:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <fsm_manual+0x774>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1b      	ldr	r2, [pc, #108]	; (8001ac4 <fsm_manual+0x794>)
 8001a58:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <fsm_manual+0x774>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	4a18      	ldr	r2, [pc, #96]	; (8001ac0 <fsm_manual+0x790>)
 8001a60:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <fsm_manual+0x774>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4a17      	ldr	r2, [pc, #92]	; (8001ac4 <fsm_manual+0x794>)
 8001a68:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <fsm_manual+0x774>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <fsm_manual+0x790>)
 8001a70:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 8001a72:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <fsm_manual+0x774>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	4a13      	ldr	r2, [pc, #76]	; (8001ac4 <fsm_manual+0x794>)
 8001a78:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001a7a:	e0a9      	b.n	8001bd0 <fsm_manual+0x8a0>
 8001a7c:	200000e0 	.word	0x200000e0
 8001a80:	40010800 	.word	0x40010800
 8001a84:	40010c00 	.word	0x40010c00
 8001a88:	200000b4 	.word	0x200000b4
 8001a8c:	200000b8 	.word	0x200000b8
 8001a90:	20000068 	.word	0x20000068
 8001a94:	2000006c 	.word	0x2000006c
 8001a98:	20000070 	.word	0x20000070
 8001a9c:	20000074 	.word	0x20000074
 8001aa0:	200000ec 	.word	0x200000ec
 8001aa4:	200000cc 	.word	0x200000cc
 8001aa8:	20000078 	.word	0x20000078
 8001aac:	200000f8 	.word	0x200000f8
 8001ab0:	200000e4 	.word	0x200000e4
 8001ab4:	200000f0 	.word	0x200000f0
 8001ab8:	200000e8 	.word	0x200000e8
 8001abc:	200000f4 	.word	0x200000f4
 8001ac0:	2000005c 	.word	0x2000005c
 8001ac4:	20000050 	.word	0x20000050
				}

			}
			else if((check_button2_yellow == 1 || check_button3_yellow == 1) && (check_button2_green == 1 || check_button3_green == 1))
 8001ac8:	4b61      	ldr	r3, [pc, #388]	; (8001c50 <fsm_manual+0x920>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d003      	beq.n	8001ad8 <fsm_manual+0x7a8>
 8001ad0:	4b60      	ldr	r3, [pc, #384]	; (8001c54 <fsm_manual+0x924>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d133      	bne.n	8001b40 <fsm_manual+0x810>
 8001ad8:	4b5f      	ldr	r3, [pc, #380]	; (8001c58 <fsm_manual+0x928>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d003      	beq.n	8001ae8 <fsm_manual+0x7b8>
 8001ae0:	4b5e      	ldr	r3, [pc, #376]	; (8001c5c <fsm_manual+0x92c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d12b      	bne.n	8001b40 <fsm_manual+0x810>
			{
				red_yellow_green_manual_time[0] = red_yellow_green_manual_time[1] + red_yellow_green_manual_time[2];
 8001ae8:	4b5d      	ldr	r3, [pc, #372]	; (8001c60 <fsm_manual+0x930>)
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	4b5c      	ldr	r3, [pc, #368]	; (8001c60 <fsm_manual+0x930>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	4413      	add	r3, r2
 8001af2:	4a5b      	ldr	r2, [pc, #364]	; (8001c60 <fsm_manual+0x930>)
 8001af4:	6013      	str	r3, [r2, #0]

				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001af6:	4b5a      	ldr	r3, [pc, #360]	; (8001c60 <fsm_manual+0x930>)
 8001af8:	685a      	ldr	r2, [r3, #4]
 8001afa:	4b59      	ldr	r3, [pc, #356]	; (8001c60 <fsm_manual+0x930>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	dc68      	bgt.n	8001bd4 <fsm_manual+0x8a4>
				&& red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[0])
 8001b02:	4b57      	ldr	r3, [pc, #348]	; (8001c60 <fsm_manual+0x930>)
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	4b56      	ldr	r3, [pc, #344]	; (8001c60 <fsm_manual+0x930>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dc62      	bgt.n	8001bd4 <fsm_manual+0x8a4>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001b0e:	4b54      	ldr	r3, [pc, #336]	; (8001c60 <fsm_manual+0x930>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a54      	ldr	r2, [pc, #336]	; (8001c64 <fsm_manual+0x934>)
 8001b14:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001b16:	4b52      	ldr	r3, [pc, #328]	; (8001c60 <fsm_manual+0x930>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a53      	ldr	r2, [pc, #332]	; (8001c68 <fsm_manual+0x938>)
 8001b1c:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001b1e:	4b50      	ldr	r3, [pc, #320]	; (8001c60 <fsm_manual+0x930>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	4a50      	ldr	r2, [pc, #320]	; (8001c64 <fsm_manual+0x934>)
 8001b24:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 8001b26:	4b4e      	ldr	r3, [pc, #312]	; (8001c60 <fsm_manual+0x930>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	4a4f      	ldr	r2, [pc, #316]	; (8001c68 <fsm_manual+0x938>)
 8001b2c:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 8001b2e:	4b4c      	ldr	r3, [pc, #304]	; (8001c60 <fsm_manual+0x930>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	4a4c      	ldr	r2, [pc, #304]	; (8001c64 <fsm_manual+0x934>)
 8001b34:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 8001b36:	4b4a      	ldr	r3, [pc, #296]	; (8001c60 <fsm_manual+0x930>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	4a4b      	ldr	r2, [pc, #300]	; (8001c68 <fsm_manual+0x938>)
 8001b3c:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001b3e:	e049      	b.n	8001bd4 <fsm_manual+0x8a4>
				}

			}
			else if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1) && (check_button2_green == 1 || check_button3_green == 1))
 8001b40:	4b4a      	ldr	r3, [pc, #296]	; (8001c6c <fsm_manual+0x93c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d003      	beq.n	8001b50 <fsm_manual+0x820>
 8001b48:	4b49      	ldr	r3, [pc, #292]	; (8001c70 <fsm_manual+0x940>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d142      	bne.n	8001bd6 <fsm_manual+0x8a6>
 8001b50:	4b3f      	ldr	r3, [pc, #252]	; (8001c50 <fsm_manual+0x920>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d003      	beq.n	8001b60 <fsm_manual+0x830>
 8001b58:	4b3e      	ldr	r3, [pc, #248]	; (8001c54 <fsm_manual+0x924>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d13a      	bne.n	8001bd6 <fsm_manual+0x8a6>
 8001b60:	4b3d      	ldr	r3, [pc, #244]	; (8001c58 <fsm_manual+0x928>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d003      	beq.n	8001b70 <fsm_manual+0x840>
 8001b68:	4b3c      	ldr	r3, [pc, #240]	; (8001c5c <fsm_manual+0x92c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d132      	bne.n	8001bd6 <fsm_manual+0x8a6>
			{

				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001b70:	4b3b      	ldr	r3, [pc, #236]	; (8001c60 <fsm_manual+0x930>)
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	4b3a      	ldr	r3, [pc, #232]	; (8001c60 <fsm_manual+0x930>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	dc2c      	bgt.n	8001bd6 <fsm_manual+0x8a6>
				&& red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[0]
 8001b7c:	4b38      	ldr	r3, [pc, #224]	; (8001c60 <fsm_manual+0x930>)
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4b37      	ldr	r3, [pc, #220]	; (8001c60 <fsm_manual+0x930>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	dc26      	bgt.n	8001bd6 <fsm_manual+0x8a6>
				&& red_yellow_green_manual_time[0] == red_yellow_green_manual_time[1] + red_yellow_green_manual_time[2])
 8001b88:	4b35      	ldr	r3, [pc, #212]	; (8001c60 <fsm_manual+0x930>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4b34      	ldr	r3, [pc, #208]	; (8001c60 <fsm_manual+0x930>)
 8001b8e:	6859      	ldr	r1, [r3, #4]
 8001b90:	4b33      	ldr	r3, [pc, #204]	; (8001c60 <fsm_manual+0x930>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	440b      	add	r3, r1
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d11d      	bne.n	8001bd6 <fsm_manual+0x8a6>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001b9a:	4b31      	ldr	r3, [pc, #196]	; (8001c60 <fsm_manual+0x930>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a31      	ldr	r2, [pc, #196]	; (8001c64 <fsm_manual+0x934>)
 8001ba0:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <fsm_manual+0x930>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a30      	ldr	r2, [pc, #192]	; (8001c68 <fsm_manual+0x938>)
 8001ba8:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001baa:	4b2d      	ldr	r3, [pc, #180]	; (8001c60 <fsm_manual+0x930>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4a2d      	ldr	r2, [pc, #180]	; (8001c64 <fsm_manual+0x934>)
 8001bb0:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 8001bb2:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <fsm_manual+0x930>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4a2c      	ldr	r2, [pc, #176]	; (8001c68 <fsm_manual+0x938>)
 8001bb8:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 8001bba:	4b29      	ldr	r3, [pc, #164]	; (8001c60 <fsm_manual+0x930>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	4a29      	ldr	r2, [pc, #164]	; (8001c64 <fsm_manual+0x934>)
 8001bc0:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 8001bc2:	4b27      	ldr	r3, [pc, #156]	; (8001c60 <fsm_manual+0x930>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	4a28      	ldr	r2, [pc, #160]	; (8001c68 <fsm_manual+0x938>)
 8001bc8:	6093      	str	r3, [r2, #8]
 8001bca:	e004      	b.n	8001bd6 <fsm_manual+0x8a6>
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001bcc:	bf00      	nop
 8001bce:	e002      	b.n	8001bd6 <fsm_manual+0x8a6>
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001bd0:	bf00      	nop
 8001bd2:	e000      	b.n	8001bd6 <fsm_manual+0x8a6>
				if(red_yellow_green_manual_time[1] <= red_yellow_green_manual_time[2]
 8001bd4:	bf00      	nop
				}

			}

			EN_horizontal = 0;
 8001bd6:	4b27      	ldr	r3, [pc, #156]	; (8001c74 <fsm_manual+0x944>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 8001bdc:	4b26      	ldr	r3, [pc, #152]	; (8001c78 <fsm_manual+0x948>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 8001be2:	4b26      	ldr	r3, [pc, #152]	; (8001c7c <fsm_manual+0x94c>)
 8001be4:	f04f 32ff 	mov.w	r2, #4294967295
 8001be8:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 8001bea:	4b25      	ldr	r3, [pc, #148]	; (8001c80 <fsm_manual+0x950>)
 8001bec:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf0:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 8001bf2:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <fsm_manual+0x954>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001bf8:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <fsm_manual+0x958>)
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	601a      	str	r2, [r3, #0]
		}

		if(auto_count > 0)
 8001bfe:	4b23      	ldr	r3, [pc, #140]	; (8001c8c <fsm_manual+0x95c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	dd05      	ble.n	8001c12 <fsm_manual+0x8e2>
		{
			auto_count--;
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <fsm_manual+0x95c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	4a1f      	ldr	r2, [pc, #124]	; (8001c8c <fsm_manual+0x95c>)
 8001c0e:	6013      	str	r3, [r2, #0]
			vertical_counter = -1;
			status_horizontal = AUTO_RED;
			status_vertical = AUTO_GREEN;
		}

		break;
 8001c10:	e019      	b.n	8001c46 <fsm_manual+0x916>
			EN_horizontal = 0;
 8001c12:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <fsm_manual+0x944>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
			EN_vertical = 0;
 8001c18:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <fsm_manual+0x948>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
			horizontal_counter = -1;
 8001c1e:	4b17      	ldr	r3, [pc, #92]	; (8001c7c <fsm_manual+0x94c>)
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	601a      	str	r2, [r3, #0]
			vertical_counter = -1;
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <fsm_manual+0x950>)
 8001c28:	f04f 32ff 	mov.w	r2, #4294967295
 8001c2c:	601a      	str	r2, [r3, #0]
			status_horizontal = AUTO_RED;
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <fsm_manual+0x954>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	601a      	str	r2, [r3, #0]
			status_vertical = AUTO_GREEN;
 8001c34:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <fsm_manual+0x958>)
 8001c36:	2203      	movs	r2, #3
 8001c38:	601a      	str	r2, [r3, #0]
		break;
 8001c3a:	e004      	b.n	8001c46 <fsm_manual+0x916>
		break;
 8001c3c:	bf00      	nop
 8001c3e:	e002      	b.n	8001c46 <fsm_manual+0x916>
		break;
 8001c40:	bf00      	nop
 8001c42:	e000      	b.n	8001c46 <fsm_manual+0x916>
		break;
 8001c44:	bf00      	nop
	}

	}

}
 8001c46:	bf00      	nop
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200000e8 	.word	0x200000e8
 8001c54:	200000f4 	.word	0x200000f4
 8001c58:	200000ec 	.word	0x200000ec
 8001c5c:	200000f8 	.word	0x200000f8
 8001c60:	200000cc 	.word	0x200000cc
 8001c64:	2000005c 	.word	0x2000005c
 8001c68:	20000050 	.word	0x20000050
 8001c6c:	200000e4 	.word	0x200000e4
 8001c70:	200000f0 	.word	0x200000f0
 8001c74:	200000b4 	.word	0x200000b4
 8001c78:	200000b8 	.word	0x200000b8
 8001c7c:	20000068 	.word	0x20000068
 8001c80:	2000006c 	.word	0x2000006c
 8001c84:	20000070 	.word	0x20000070
 8001c88:	20000074 	.word	0x20000074
 8001c8c:	20000078 	.word	0x20000078

08001c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c94:	f000 fb82 	bl	800239c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c98:	f000 f84a 	bl	8001d30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c9c:	f000 f8d0 	bl	8001e40 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001ca0:	f000 f882 	bl	8001da8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_Init();
 8001ca4:	f000 f956 	bl	8001f54 <SCH_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001ca8:	4818      	ldr	r0, [pc, #96]	; (8001d0c <main+0x7c>)
 8001caa:	f001 fad5 	bl	8003258 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(getButton1, 0, 10);
 8001cae:	220a      	movs	r2, #10
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	4817      	ldr	r0, [pc, #92]	; (8001d10 <main+0x80>)
 8001cb4:	f000 fa24 	bl	8002100 <SCH_Add_Task>
  SCH_Add_Task(getButton2, 0, 10);
 8001cb8:	220a      	movs	r2, #10
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4815      	ldr	r0, [pc, #84]	; (8001d14 <main+0x84>)
 8001cbe:	f000 fa1f 	bl	8002100 <SCH_Add_Task>
  SCH_Add_Task(getButton3, 0, 10);
 8001cc2:	220a      	movs	r2, #10
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	4814      	ldr	r0, [pc, #80]	; (8001d18 <main+0x88>)
 8001cc8:	f000 fa1a 	bl	8002100 <SCH_Add_Task>
  SCH_Add_Task(getButton4, 0, 10);
 8001ccc:	220a      	movs	r2, #10
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4812      	ldr	r0, [pc, #72]	; (8001d1c <main+0x8c>)
 8001cd2:	f000 fa15 	bl	8002100 <SCH_Add_Task>

  SCH_Add_Task(testLED, 0, 1000);
 8001cd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4810      	ldr	r0, [pc, #64]	; (8001d20 <main+0x90>)
 8001cde:	f000 fa0f 	bl	8002100 <SCH_Add_Task>

  SCH_Add_Task(fsm_manual, 0, 500);
 8001ce2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	480e      	ldr	r0, [pc, #56]	; (8001d24 <main+0x94>)
 8001cea:	f000 fa09 	bl	8002100 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic, 0, 1000);
 8001cee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	480c      	ldr	r0, [pc, #48]	; (8001d28 <main+0x98>)
 8001cf6:	f000 fa03 	bl	8002100 <SCH_Add_Task>
  SCH_Add_Task(display7SEGFinal, 0, 500);
 8001cfa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001cfe:	2100      	movs	r1, #0
 8001d00:	480a      	ldr	r0, [pc, #40]	; (8001d2c <main+0x9c>)
 8001d02:	f000 f9fd 	bl	8002100 <SCH_Add_Task>


  while (1)
  {
	  SCH_Dispatch_Tasks();
 8001d06:	f000 f9af 	bl	8002068 <SCH_Dispatch_Tasks>
 8001d0a:	e7fc      	b.n	8001d06 <main+0x76>
 8001d0c:	20000100 	.word	0x20000100
 8001d10:	08000ce1 	.word	0x08000ce1
 8001d14:	08000ded 	.word	0x08000ded
 8001d18:	08000ef5 	.word	0x08000ef5
 8001d1c:	08000ffd 	.word	0x08000ffd
 8001d20:	08001f35 	.word	0x08001f35
 8001d24:	08001331 	.word	0x08001331
 8001d28:	08001109 	.word	0x08001109
 8001d2c:	0800014d 	.word	0x0800014d

08001d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b090      	sub	sp, #64	; 0x40
 8001d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d36:	f107 0318 	add.w	r3, r7, #24
 8001d3a:	2228      	movs	r2, #40	; 0x28
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fe3a 	bl	80039b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
 8001d50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d52:	2302      	movs	r3, #2
 8001d54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d56:	2301      	movs	r3, #1
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d5a:	2310      	movs	r3, #16
 8001d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d62:	f107 0318 	add.w	r3, r7, #24
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fe4a 	bl	8002a00 <HAL_RCC_OscConfig>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d72:	f000 f8e9 	bl	8001f48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d76:	230f      	movs	r3, #15
 8001d78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f001 f8b6 	bl	8002f00 <HAL_RCC_ClockConfig>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001d9a:	f000 f8d5 	bl	8001f48 <Error_Handler>
  }
}
 8001d9e:	bf00      	nop
 8001da0:	3740      	adds	r7, #64	; 0x40
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dae:	f107 0308 	add.w	r3, r7, #8
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbc:	463b      	mov	r3, r7
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001dc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001dcc:	4b1b      	ldr	r3, [pc, #108]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001dce:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001dd2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd4:	4b19      	ldr	r3, [pc, #100]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001dda:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001ddc:	2209      	movs	r2, #9
 8001dde:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de0:	4b16      	ldr	r3, [pc, #88]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de6:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dec:	4813      	ldr	r0, [pc, #76]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001dee:	f001 f9e3 	bl	80031b8 <HAL_TIM_Base_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001df8:	f000 f8a6 	bl	8001f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e02:	f107 0308 	add.w	r3, r7, #8
 8001e06:	4619      	mov	r1, r3
 8001e08:	480c      	ldr	r0, [pc, #48]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001e0a:	f001 fb61 	bl	80034d0 <HAL_TIM_ConfigClockSource>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e14:	f000 f898 	bl	8001f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	; (8001e3c <MX_TIM2_Init+0x94>)
 8001e26:	f001 fd39 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e30:	f000 f88a 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e34:	bf00      	nop
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000100 	.word	0x20000100

08001e40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e54:	4b2f      	ldr	r3, [pc, #188]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a2e      	ldr	r2, [pc, #184]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b2c      	ldr	r3, [pc, #176]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6c:	4b29      	ldr	r3, [pc, #164]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a28      	ldr	r2, [pc, #160]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b26      	ldr	r3, [pc, #152]	; (8001f14 <MX_GPIO_Init+0xd4>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	603b      	str	r3, [r7, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|yellow1_Pin|green1_Pin|test_Pin
 8001e84:	2200      	movs	r2, #0
 8001e86:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 8001e8a:	4823      	ldr	r0, [pc, #140]	; (8001f18 <MX_GPIO_Init+0xd8>)
 8001e8c:	f000 fd87 	bl	800299e <HAL_GPIO_WritePin>
                          |a1_Pin|b1_Pin|c1_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|e2_Pin|f2_Pin
 8001e90:	2200      	movs	r2, #0
 8001e92:	f64f 71f6 	movw	r1, #65526	; 0xfff6
 8001e96:	4821      	ldr	r0, [pc, #132]	; (8001f1c <MX_GPIO_Init+0xdc>)
 8001e98:	f000 fd81 	bl	800299e <HAL_GPIO_WritePin>
                          |c2_Pin|d2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin test_Pin
                           a1_Pin b1_Pin c1_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|test_Pin
 8001e9c:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 8001ea0:	60bb      	str	r3, [r7, #8]
                          |a1_Pin|b1_Pin|c1_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4818      	ldr	r0, [pc, #96]	; (8001f18 <MX_GPIO_Init+0xd8>)
 8001eb6:	f000 fbe1 	bl	800267c <HAL_GPIO_Init>

  /*Configure GPIO pin : button4_Pin */
  GPIO_InitStruct.Pin = button4_Pin;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button4_GPIO_Port, &GPIO_InitStruct);
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4813      	ldr	r0, [pc, #76]	; (8001f1c <MX_GPIO_Init+0xdc>)
 8001ece:	f000 fbd5 	bl	800267c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin e2_Pin f2_Pin
                           g2_Pin red2_Pin yellow2_Pin green2_Pin
                           EN2_Pin EN3_Pin a2_Pin b2_Pin
                           c2_Pin d2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|e2_Pin|f2_Pin
 8001ed2:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8001ed6:	60bb      	str	r3, [r7, #8]
                          |g2_Pin|red2_Pin|yellow2_Pin|green2_Pin
                          |EN2_Pin|EN3_Pin|a2_Pin|b2_Pin
                          |c2_Pin|d2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 0308 	add.w	r3, r7, #8
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480c      	ldr	r0, [pc, #48]	; (8001f1c <MX_GPIO_Init+0xdc>)
 8001eec:	f000 fbc6 	bl	800267c <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 8001ef0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ef4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001efa:	2301      	movs	r3, #1
 8001efc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	4619      	mov	r1, r3
 8001f04:	4804      	ldr	r0, [pc, #16]	; (8001f18 <MX_GPIO_Init+0xd8>)
 8001f06:	f000 fbb9 	bl	800267c <HAL_GPIO_Init>

}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40010800 	.word	0x40010800
 8001f1c:	40010c00 	.word	0x40010c00

08001f20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001f28:	f000 f82e 	bl	8001f88 <SCH_Update>
}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <testLED>:

void testLED(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(test_GPIO_Port, test_Pin);
 8001f38:	2120      	movs	r1, #32
 8001f3a:	4802      	ldr	r0, [pc, #8]	; (8001f44 <testLED+0x10>)
 8001f3c:	f000 fd47 	bl	80029ce <HAL_GPIO_TogglePin>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40010800 	.word	0x40010800

08001f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f4c:	b672      	cpsid	i
}
 8001f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f50:	e7fe      	b.n	8001f50 <Error_Handler+0x8>
	...

08001f54 <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
unsigned char Error_code_G = 0;

//SCH_Init function
void SCH_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
	unsigned char i;

	for (i = 0; i < SCH_MAX_TASKS; i++)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	71fb      	strb	r3, [r7, #7]
 8001f5e:	e006      	b.n	8001f6e <SCH_Init+0x1a>
	{
		SCH_Delete_Task(i);
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 f91e 	bl	80021a4 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	71fb      	strb	r3, [r7, #7]
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b27      	cmp	r3, #39	; 0x27
 8001f72:	d9f5      	bls.n	8001f60 <SCH_Init+0xc>
	}

	Error_code_G = 0;
 8001f74:	4b03      	ldr	r3, [pc, #12]	; (8001f84 <SCH_Init+0x30>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	200000fc 	.word	0x200000fc

08001f88 <SCH_Update>:


//SCH_Update function
void SCH_Update(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
    unsigned char Index;

    for (Index = 0; Index < SCH_MAX_TASKS; Index++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	71fb      	strb	r3, [r7, #7]
 8001f92:	e05e      	b.n	8002052 <SCH_Update+0xca>
    {
        if (SCH_tasks_G[Index].pTask)
 8001f94:	79fa      	ldrb	r2, [r7, #7]
 8001f96:	4933      	ldr	r1, [pc, #204]	; (8002064 <SCH_Update+0xdc>)
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d051      	beq.n	800204c <SCH_Update+0xc4>
        {
            if (SCH_tasks_G[Index].Delay == 0)
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	492e      	ldr	r1, [pc, #184]	; (8002064 <SCH_Update+0xdc>)
 8001fac:	4613      	mov	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d132      	bne.n	8002024 <SCH_Update+0x9c>
            {
                SCH_tasks_G[Index].RunMe += 1;
 8001fbe:	79fa      	ldrb	r2, [r7, #7]
 8001fc0:	4928      	ldr	r1, [pc, #160]	; (8002064 <SCH_Update+0xdc>)
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	330c      	adds	r3, #12
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	79fa      	ldrb	r2, [r7, #7]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	b2d8      	uxtb	r0, r3
 8001fd6:	4923      	ldr	r1, [pc, #140]	; (8002064 <SCH_Update+0xdc>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	330c      	adds	r3, #12
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	701a      	strb	r2, [r3, #0]

                if (SCH_tasks_G[Index].Period)
 8001fe8:	79fa      	ldrb	r2, [r7, #7]
 8001fea:	491e      	ldr	r1, [pc, #120]	; (8002064 <SCH_Update+0xdc>)
 8001fec:	4613      	mov	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d026      	beq.n	800204c <SCH_Update+0xc4>
                {
                    SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 8001ffe:	79f9      	ldrb	r1, [r7, #7]
 8002000:	79fa      	ldrb	r2, [r7, #7]
 8002002:	4818      	ldr	r0, [pc, #96]	; (8002064 <SCH_Update+0xdc>)
 8002004:	460b      	mov	r3, r1
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	4403      	add	r3, r0
 800200e:	3308      	adds	r3, #8
 8002010:	6819      	ldr	r1, [r3, #0]
 8002012:	4814      	ldr	r0, [pc, #80]	; (8002064 <SCH_Update+0xdc>)
 8002014:	4613      	mov	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4403      	add	r3, r0
 800201e:	3304      	adds	r3, #4
 8002020:	6019      	str	r1, [r3, #0]
 8002022:	e013      	b.n	800204c <SCH_Update+0xc4>
                }
            }
            else
            {
                SCH_tasks_G[Index].Delay -= 10;
 8002024:	79fa      	ldrb	r2, [r7, #7]
 8002026:	490f      	ldr	r1, [pc, #60]	; (8002064 <SCH_Update+0xdc>)
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	3304      	adds	r3, #4
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	79fa      	ldrb	r2, [r7, #7]
 8002038:	f1a3 010a 	sub.w	r1, r3, #10
 800203c:	4809      	ldr	r0, [pc, #36]	; (8002064 <SCH_Update+0xdc>)
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4403      	add	r3, r0
 8002048:	3304      	adds	r3, #4
 800204a:	6019      	str	r1, [r3, #0]
    for (Index = 0; Index < SCH_MAX_TASKS; Index++)
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	3301      	adds	r3, #1
 8002050:	71fb      	strb	r3, [r7, #7]
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	2b27      	cmp	r3, #39	; 0x27
 8002056:	d99d      	bls.n	8001f94 <SCH_Update+0xc>
            }
        }
    }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	20000148 	.word	0x20000148

08002068 <SCH_Dispatch_Tasks>:

//SCH_Dispatch_Tasks function
void SCH_Dispatch_Tasks(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
    unsigned char Index;

    for (Index = 0; Index < SCH_MAX_TASKS; Index++)
 800206e:	2300      	movs	r3, #0
 8002070:	71fb      	strb	r3, [r7, #7]
 8002072:	e03a      	b.n	80020ea <SCH_Dispatch_Tasks+0x82>
    {
        if (SCH_tasks_G[Index].RunMe > 0)
 8002074:	79fa      	ldrb	r2, [r7, #7]
 8002076:	4921      	ldr	r1, [pc, #132]	; (80020fc <SCH_Dispatch_Tasks+0x94>)
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	330c      	adds	r3, #12
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d02c      	beq.n	80020e4 <SCH_Dispatch_Tasks+0x7c>
        {
            (*SCH_tasks_G[Index].pTask)();
 800208a:	79fa      	ldrb	r2, [r7, #7]
 800208c:	491b      	ldr	r1, [pc, #108]	; (80020fc <SCH_Dispatch_Tasks+0x94>)
 800208e:	4613      	mov	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4798      	blx	r3
            SCH_tasks_G[Index].RunMe -= 1;
 800209c:	79fa      	ldrb	r2, [r7, #7]
 800209e:	4917      	ldr	r1, [pc, #92]	; (80020fc <SCH_Dispatch_Tasks+0x94>)
 80020a0:	4613      	mov	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	440b      	add	r3, r1
 80020aa:	330c      	adds	r3, #12
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	79fa      	ldrb	r2, [r7, #7]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b2d8      	uxtb	r0, r3
 80020b4:	4911      	ldr	r1, [pc, #68]	; (80020fc <SCH_Dispatch_Tasks+0x94>)
 80020b6:	4613      	mov	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	4413      	add	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	440b      	add	r3, r1
 80020c0:	330c      	adds	r3, #12
 80020c2:	4602      	mov	r2, r0
 80020c4:	701a      	strb	r2, [r3, #0]

            if (SCH_tasks_G[Index].Period == 0)
 80020c6:	79fa      	ldrb	r2, [r7, #7]
 80020c8:	490c      	ldr	r1, [pc, #48]	; (80020fc <SCH_Dispatch_Tasks+0x94>)
 80020ca:	4613      	mov	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	440b      	add	r3, r1
 80020d4:	3308      	adds	r3, #8
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d103      	bne.n	80020e4 <SCH_Dispatch_Tasks+0x7c>
            {
                SCH_Delete_Task(Index);
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f860 	bl	80021a4 <SCH_Delete_Task>
    for (Index = 0; Index < SCH_MAX_TASKS; Index++)
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	3301      	adds	r3, #1
 80020e8:	71fb      	strb	r3, [r7, #7]
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2b27      	cmp	r3, #39	; 0x27
 80020ee:	d9c1      	bls.n	8002074 <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000148 	.word	0x20000148

08002100 <SCH_Add_Task>:

//SCH_Add_Task function
unsigned char SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8002100:	b480      	push	{r7}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
    unsigned char Index = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	75fb      	strb	r3, [r7, #23]

    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS))
 8002110:	e002      	b.n	8002118 <SCH_Add_Task+0x18>
    {
        Index++;
 8002112:	7dfb      	ldrb	r3, [r7, #23]
 8002114:	3301      	adds	r3, #1
 8002116:	75fb      	strb	r3, [r7, #23]
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS))
 8002118:	7dfa      	ldrb	r2, [r7, #23]
 800211a:	4920      	ldr	r1, [pc, #128]	; (800219c <SCH_Add_Task+0x9c>)
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d002      	beq.n	8002132 <SCH_Add_Task+0x32>
 800212c:	7dfb      	ldrb	r3, [r7, #23]
 800212e:	2b27      	cmp	r3, #39	; 0x27
 8002130:	d9ef      	bls.n	8002112 <SCH_Add_Task+0x12>
    }

    if (Index == SCH_MAX_TASKS)
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b28      	cmp	r3, #40	; 0x28
 8002136:	d104      	bne.n	8002142 <SCH_Add_Task+0x42>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8002138:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <SCH_Add_Task+0xa0>)
 800213a:	2201      	movs	r2, #1
 800213c:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 800213e:	2328      	movs	r3, #40	; 0x28
 8002140:	e027      	b.n	8002192 <SCH_Add_Task+0x92>
    }

    SCH_tasks_G[Index].pTask = pFunction;
 8002142:	7dfa      	ldrb	r2, [r7, #23]
 8002144:	4915      	ldr	r1, [pc, #84]	; (800219c <SCH_Add_Task+0x9c>)
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Delay = DELAY;
 8002154:	7dfa      	ldrb	r2, [r7, #23]
 8002156:	4911      	ldr	r1, [pc, #68]	; (800219c <SCH_Add_Task+0x9c>)
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	3304      	adds	r3, #4
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Period = PERIOD;
 8002168:	7dfa      	ldrb	r2, [r7, #23]
 800216a:	490c      	ldr	r1, [pc, #48]	; (800219c <SCH_Add_Task+0x9c>)
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	3308      	adds	r3, #8
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].RunMe = 0;
 800217c:	7dfa      	ldrb	r2, [r7, #23]
 800217e:	4907      	ldr	r1, [pc, #28]	; (800219c <SCH_Add_Task+0x9c>)
 8002180:	4613      	mov	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	4413      	add	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	440b      	add	r3, r1
 800218a:	330c      	adds	r3, #12
 800218c:	2200      	movs	r2, #0
 800218e:	701a      	strb	r2, [r3, #0]

    return Index;
 8002190:	7dfb      	ldrb	r3, [r7, #23]
}
 8002192:	4618      	mov	r0, r3
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr
 800219c:	20000148 	.word	0x20000148
 80021a0:	200000fc 	.word	0x200000fc

080021a4 <SCH_Delete_Task>:


//SCH_Delete_Task function
uint8_t SCH_Delete_Task(uint32_t taskID)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
    uint8_t Return_code;

    if (SCH_tasks_G[taskID].pTask == 0)
 80021ac:	491f      	ldr	r1, [pc, #124]	; (800222c <SCH_Delete_Task+0x88>)
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	440b      	add	r3, r1
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d105      	bne.n	80021cc <SCH_Delete_Task+0x28>
    {
        Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 80021c0:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <SCH_Delete_Task+0x8c>)
 80021c2:	2202      	movs	r2, #2
 80021c4:	701a      	strb	r2, [r3, #0]
        Return_code = RETURN_ERROR;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
 80021ca:	e001      	b.n	80021d0 <SCH_Delete_Task+0x2c>
    }
    else
    {
        Return_code = RETURN_NORMAL;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
    }

    SCH_tasks_G[taskID].pTask = 0x0000;
 80021d0:	4916      	ldr	r1, [pc, #88]	; (800222c <SCH_Delete_Task+0x88>)
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].Delay = 0;
 80021e2:	4912      	ldr	r1, [pc, #72]	; (800222c <SCH_Delete_Task+0x88>)
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	3304      	adds	r3, #4
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].Period = 0;
 80021f6:	490d      	ldr	r1, [pc, #52]	; (800222c <SCH_Delete_Task+0x88>)
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	3308      	adds	r3, #8
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].RunMe = 0;
 800220a:	4908      	ldr	r1, [pc, #32]	; (800222c <SCH_Delete_Task+0x88>)
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	330c      	adds	r3, #12
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]

    return Return_code;
 800221e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000148 	.word	0x20000148
 8002230:	200000fc 	.word	0x200000fc

08002234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800223a:	4b15      	ldr	r3, [pc, #84]	; (8002290 <HAL_MspInit+0x5c>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	4a14      	ldr	r2, [pc, #80]	; (8002290 <HAL_MspInit+0x5c>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6193      	str	r3, [r2, #24]
 8002246:	4b12      	ldr	r3, [pc, #72]	; (8002290 <HAL_MspInit+0x5c>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <HAL_MspInit+0x5c>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	4a0e      	ldr	r2, [pc, #56]	; (8002290 <HAL_MspInit+0x5c>)
 8002258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225c:	61d3      	str	r3, [r2, #28]
 800225e:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <HAL_MspInit+0x5c>)
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800226a:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <HAL_MspInit+0x60>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	4a04      	ldr	r2, [pc, #16]	; (8002294 <HAL_MspInit+0x60>)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002286:	bf00      	nop
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	40010000 	.word	0x40010000

08002298 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a8:	d113      	bne.n	80022d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022aa:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <HAL_TIM_Base_MspInit+0x44>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <HAL_TIM_Base_MspInit+0x44>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	61d3      	str	r3, [r2, #28]
 80022b6:	4b09      	ldr	r3, [pc, #36]	; (80022dc <HAL_TIM_Base_MspInit+0x44>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	2100      	movs	r1, #0
 80022c6:	201c      	movs	r0, #28
 80022c8:	f000 f9a1 	bl	800260e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022cc:	201c      	movs	r0, #28
 80022ce:	f000 f9ba 	bl	8002646 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000

080022e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <NMI_Handler+0x4>

080022e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <HardFault_Handler+0x4>

080022ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <MemManage_Handler+0x4>

080022f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f6:	e7fe      	b.n	80022f6 <BusFault_Handler+0x4>

080022f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022fc:	e7fe      	b.n	80022fc <UsageFault_Handler+0x4>

080022fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr

0800230a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002326:	f000 f87f 	bl	8002428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
	...

08002330 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002334:	4802      	ldr	r0, [pc, #8]	; (8002340 <TIM2_IRQHandler+0x10>)
 8002336:	f000 ffdb 	bl	80032f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000100 	.word	0x20000100

08002344 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002350:	f7ff fff8 	bl	8002344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002354:	480b      	ldr	r0, [pc, #44]	; (8002384 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002356:	490c      	ldr	r1, [pc, #48]	; (8002388 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002358:	4a0c      	ldr	r2, [pc, #48]	; (800238c <LoopFillZerobss+0x16>)
  movs r3, #0
 800235a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800235c:	e002      	b.n	8002364 <LoopCopyDataInit>

0800235e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800235e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002362:	3304      	adds	r3, #4

08002364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002368:	d3f9      	bcc.n	800235e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236a:	4a09      	ldr	r2, [pc, #36]	; (8002390 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800236c:	4c09      	ldr	r4, [pc, #36]	; (8002394 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002370:	e001      	b.n	8002376 <LoopFillZerobss>

08002372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002374:	3204      	adds	r2, #4

08002376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002378:	d3fb      	bcc.n	8002372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800237a:	f001 faf9 	bl	8003970 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800237e:	f7ff fc87 	bl	8001c90 <main>
  bx lr
 8002382:	4770      	bx	lr
  ldr r0, =_sdata
 8002384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002388:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800238c:	08003a0c 	.word	0x08003a0c
  ldr r2, =_sbss
 8002390:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002394:	2000046c 	.word	0x2000046c

08002398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002398:	e7fe      	b.n	8002398 <ADC1_2_IRQHandler>
	...

0800239c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <HAL_Init+0x28>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a07      	ldr	r2, [pc, #28]	; (80023c4 <HAL_Init+0x28>)
 80023a6:	f043 0310 	orr.w	r3, r3, #16
 80023aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f000 f923 	bl	80025f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b2:	200f      	movs	r0, #15
 80023b4:	f000 f808 	bl	80023c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b8:	f7ff ff3c 	bl	8002234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40022000 	.word	0x40022000

080023c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_InitTick+0x54>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_InitTick+0x58>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023de:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 f93b 	bl	8002662 <HAL_SYSTICK_Config>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e00e      	b.n	8002414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b0f      	cmp	r3, #15
 80023fa:	d80a      	bhi.n	8002412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fc:	2200      	movs	r2, #0
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	f000 f903 	bl	800260e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002408:	4a06      	ldr	r2, [pc, #24]	; (8002424 <HAL_InitTick+0x5c>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	e000      	b.n	8002414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	2000007c 	.word	0x2000007c
 8002420:	20000084 	.word	0x20000084
 8002424:	20000080 	.word	0x20000080

08002428 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_IncTick+0x1c>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	461a      	mov	r2, r3
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_IncTick+0x20>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4413      	add	r3, r2
 8002438:	4a03      	ldr	r2, [pc, #12]	; (8002448 <HAL_IncTick+0x20>)
 800243a:	6013      	str	r3, [r2, #0]
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr
 8002444:	20000084 	.word	0x20000084
 8002448:	20000468 	.word	0x20000468

0800244c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return uwTick;
 8002450:	4b02      	ldr	r3, [pc, #8]	; (800245c <HAL_GetTick+0x10>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	20000468 	.word	0x20000468

08002460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800247c:	4013      	ands	r3, r2
 800247e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800248c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002492:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	60d3      	str	r3, [r2, #12]
}
 8002498:	bf00      	nop
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ac:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <__NVIC_GetPriorityGrouping+0x18>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	0a1b      	lsrs	r3, r3, #8
 80024b2:	f003 0307 	and.w	r3, r3, #7
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	db0b      	blt.n	80024ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	f003 021f 	and.w	r2, r3, #31
 80024dc:	4906      	ldr	r1, [pc, #24]	; (80024f8 <__NVIC_EnableIRQ+0x34>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	2001      	movs	r0, #1
 80024e6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr
 80024f8:	e000e100 	.word	0xe000e100

080024fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	6039      	str	r1, [r7, #0]
 8002506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250c:	2b00      	cmp	r3, #0
 800250e:	db0a      	blt.n	8002526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	b2da      	uxtb	r2, r3
 8002514:	490c      	ldr	r1, [pc, #48]	; (8002548 <__NVIC_SetPriority+0x4c>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	0112      	lsls	r2, r2, #4
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	440b      	add	r3, r1
 8002520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002524:	e00a      	b.n	800253c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4908      	ldr	r1, [pc, #32]	; (800254c <__NVIC_SetPriority+0x50>)
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	3b04      	subs	r3, #4
 8002534:	0112      	lsls	r2, r2, #4
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	440b      	add	r3, r1
 800253a:	761a      	strb	r2, [r3, #24]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	e000e100 	.word	0xe000e100
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002550:	b480      	push	{r7}
 8002552:	b089      	sub	sp, #36	; 0x24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f1c3 0307 	rsb	r3, r3, #7
 800256a:	2b04      	cmp	r3, #4
 800256c:	bf28      	it	cs
 800256e:	2304      	movcs	r3, #4
 8002570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3304      	adds	r3, #4
 8002576:	2b06      	cmp	r3, #6
 8002578:	d902      	bls.n	8002580 <NVIC_EncodePriority+0x30>
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3b03      	subs	r3, #3
 800257e:	e000      	b.n	8002582 <NVIC_EncodePriority+0x32>
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	f04f 32ff 	mov.w	r2, #4294967295
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43da      	mvns	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	401a      	ands	r2, r3
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002598:	f04f 31ff 	mov.w	r1, #4294967295
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	43d9      	mvns	r1, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a8:	4313      	orrs	r3, r2
         );
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3724      	adds	r7, #36	; 0x24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3b01      	subs	r3, #1
 80025c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c4:	d301      	bcc.n	80025ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c6:	2301      	movs	r3, #1
 80025c8:	e00f      	b.n	80025ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ca:	4a0a      	ldr	r2, [pc, #40]	; (80025f4 <SysTick_Config+0x40>)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025d2:	210f      	movs	r1, #15
 80025d4:	f04f 30ff 	mov.w	r0, #4294967295
 80025d8:	f7ff ff90 	bl	80024fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <SysTick_Config+0x40>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e2:	4b04      	ldr	r3, [pc, #16]	; (80025f4 <SysTick_Config+0x40>)
 80025e4:	2207      	movs	r2, #7
 80025e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	e000e010 	.word	0xe000e010

080025f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff ff2d 	bl	8002460 <__NVIC_SetPriorityGrouping>
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260e:	b580      	push	{r7, lr}
 8002610:	b086      	sub	sp, #24
 8002612:	af00      	add	r7, sp, #0
 8002614:	4603      	mov	r3, r0
 8002616:	60b9      	str	r1, [r7, #8]
 8002618:	607a      	str	r2, [r7, #4]
 800261a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002620:	f7ff ff42 	bl	80024a8 <__NVIC_GetPriorityGrouping>
 8002624:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	68b9      	ldr	r1, [r7, #8]
 800262a:	6978      	ldr	r0, [r7, #20]
 800262c:	f7ff ff90 	bl	8002550 <NVIC_EncodePriority>
 8002630:	4602      	mov	r2, r0
 8002632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff5f 	bl	80024fc <__NVIC_SetPriority>
}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	4603      	mov	r3, r0
 800264e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff ff35 	bl	80024c4 <__NVIC_EnableIRQ>
}
 800265a:	bf00      	nop
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff ffa2 	bl	80025b4 <SysTick_Config>
 8002670:	4603      	mov	r3, r0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800267c:	b480      	push	{r7}
 800267e:	b08b      	sub	sp, #44	; 0x2c
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002686:	2300      	movs	r3, #0
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800268a:	2300      	movs	r3, #0
 800268c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800268e:	e148      	b.n	8002922 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002690:	2201      	movs	r2, #1
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	69fa      	ldr	r2, [r7, #28]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	f040 8137 	bne.w	800291c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	4aa3      	ldr	r2, [pc, #652]	; (8002940 <HAL_GPIO_Init+0x2c4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d05e      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
 80026b8:	4aa1      	ldr	r2, [pc, #644]	; (8002940 <HAL_GPIO_Init+0x2c4>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d875      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026be:	4aa1      	ldr	r2, [pc, #644]	; (8002944 <HAL_GPIO_Init+0x2c8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d058      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
 80026c4:	4a9f      	ldr	r2, [pc, #636]	; (8002944 <HAL_GPIO_Init+0x2c8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d86f      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026ca:	4a9f      	ldr	r2, [pc, #636]	; (8002948 <HAL_GPIO_Init+0x2cc>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d052      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
 80026d0:	4a9d      	ldr	r2, [pc, #628]	; (8002948 <HAL_GPIO_Init+0x2cc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d869      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026d6:	4a9d      	ldr	r2, [pc, #628]	; (800294c <HAL_GPIO_Init+0x2d0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d04c      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
 80026dc:	4a9b      	ldr	r2, [pc, #620]	; (800294c <HAL_GPIO_Init+0x2d0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d863      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026e2:	4a9b      	ldr	r2, [pc, #620]	; (8002950 <HAL_GPIO_Init+0x2d4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d046      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
 80026e8:	4a99      	ldr	r2, [pc, #612]	; (8002950 <HAL_GPIO_Init+0x2d4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d85d      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026ee:	2b12      	cmp	r3, #18
 80026f0:	d82a      	bhi.n	8002748 <HAL_GPIO_Init+0xcc>
 80026f2:	2b12      	cmp	r3, #18
 80026f4:	d859      	bhi.n	80027aa <HAL_GPIO_Init+0x12e>
 80026f6:	a201      	add	r2, pc, #4	; (adr r2, 80026fc <HAL_GPIO_Init+0x80>)
 80026f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026fc:	08002777 	.word	0x08002777
 8002700:	08002751 	.word	0x08002751
 8002704:	08002763 	.word	0x08002763
 8002708:	080027a5 	.word	0x080027a5
 800270c:	080027ab 	.word	0x080027ab
 8002710:	080027ab 	.word	0x080027ab
 8002714:	080027ab 	.word	0x080027ab
 8002718:	080027ab 	.word	0x080027ab
 800271c:	080027ab 	.word	0x080027ab
 8002720:	080027ab 	.word	0x080027ab
 8002724:	080027ab 	.word	0x080027ab
 8002728:	080027ab 	.word	0x080027ab
 800272c:	080027ab 	.word	0x080027ab
 8002730:	080027ab 	.word	0x080027ab
 8002734:	080027ab 	.word	0x080027ab
 8002738:	080027ab 	.word	0x080027ab
 800273c:	080027ab 	.word	0x080027ab
 8002740:	08002759 	.word	0x08002759
 8002744:	0800276d 	.word	0x0800276d
 8002748:	4a82      	ldr	r2, [pc, #520]	; (8002954 <HAL_GPIO_Init+0x2d8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d013      	beq.n	8002776 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800274e:	e02c      	b.n	80027aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	623b      	str	r3, [r7, #32]
          break;
 8002756:	e029      	b.n	80027ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	3304      	adds	r3, #4
 800275e:	623b      	str	r3, [r7, #32]
          break;
 8002760:	e024      	b.n	80027ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	3308      	adds	r3, #8
 8002768:	623b      	str	r3, [r7, #32]
          break;
 800276a:	e01f      	b.n	80027ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	330c      	adds	r3, #12
 8002772:	623b      	str	r3, [r7, #32]
          break;
 8002774:	e01a      	b.n	80027ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d102      	bne.n	8002784 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800277e:	2304      	movs	r3, #4
 8002780:	623b      	str	r3, [r7, #32]
          break;
 8002782:	e013      	b.n	80027ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d105      	bne.n	8002798 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800278c:	2308      	movs	r3, #8
 800278e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69fa      	ldr	r2, [r7, #28]
 8002794:	611a      	str	r2, [r3, #16]
          break;
 8002796:	e009      	b.n	80027ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002798:	2308      	movs	r3, #8
 800279a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69fa      	ldr	r2, [r7, #28]
 80027a0:	615a      	str	r2, [r3, #20]
          break;
 80027a2:	e003      	b.n	80027ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027a4:	2300      	movs	r3, #0
 80027a6:	623b      	str	r3, [r7, #32]
          break;
 80027a8:	e000      	b.n	80027ac <HAL_GPIO_Init+0x130>
          break;
 80027aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2bff      	cmp	r3, #255	; 0xff
 80027b0:	d801      	bhi.n	80027b6 <HAL_GPIO_Init+0x13a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	e001      	b.n	80027ba <HAL_GPIO_Init+0x13e>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	3304      	adds	r3, #4
 80027ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2bff      	cmp	r3, #255	; 0xff
 80027c0:	d802      	bhi.n	80027c8 <HAL_GPIO_Init+0x14c>
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	e002      	b.n	80027ce <HAL_GPIO_Init+0x152>
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	3b08      	subs	r3, #8
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	210f      	movs	r1, #15
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	fa01 f303 	lsl.w	r3, r1, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	401a      	ands	r2, r3
 80027e0:	6a39      	ldr	r1, [r7, #32]
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	431a      	orrs	r2, r3
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8090 	beq.w	800291c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027fc:	4b56      	ldr	r3, [pc, #344]	; (8002958 <HAL_GPIO_Init+0x2dc>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a55      	ldr	r2, [pc, #340]	; (8002958 <HAL_GPIO_Init+0x2dc>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b53      	ldr	r3, [pc, #332]	; (8002958 <HAL_GPIO_Init+0x2dc>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002814:	4a51      	ldr	r2, [pc, #324]	; (800295c <HAL_GPIO_Init+0x2e0>)
 8002816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002818:	089b      	lsrs	r3, r3, #2
 800281a:	3302      	adds	r3, #2
 800281c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002820:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	220f      	movs	r2, #15
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	4013      	ands	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a49      	ldr	r2, [pc, #292]	; (8002960 <HAL_GPIO_Init+0x2e4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d00d      	beq.n	800285c <HAL_GPIO_Init+0x1e0>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a48      	ldr	r2, [pc, #288]	; (8002964 <HAL_GPIO_Init+0x2e8>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d007      	beq.n	8002858 <HAL_GPIO_Init+0x1dc>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a47      	ldr	r2, [pc, #284]	; (8002968 <HAL_GPIO_Init+0x2ec>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d101      	bne.n	8002854 <HAL_GPIO_Init+0x1d8>
 8002850:	2302      	movs	r3, #2
 8002852:	e004      	b.n	800285e <HAL_GPIO_Init+0x1e2>
 8002854:	2303      	movs	r3, #3
 8002856:	e002      	b.n	800285e <HAL_GPIO_Init+0x1e2>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_GPIO_Init+0x1e2>
 800285c:	2300      	movs	r3, #0
 800285e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002860:	f002 0203 	and.w	r2, r2, #3
 8002864:	0092      	lsls	r2, r2, #2
 8002866:	4093      	lsls	r3, r2
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800286e:	493b      	ldr	r1, [pc, #236]	; (800295c <HAL_GPIO_Init+0x2e0>)
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	089b      	lsrs	r3, r3, #2
 8002874:	3302      	adds	r3, #2
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002888:	4b38      	ldr	r3, [pc, #224]	; (800296c <HAL_GPIO_Init+0x2f0>)
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	4937      	ldr	r1, [pc, #220]	; (800296c <HAL_GPIO_Init+0x2f0>)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	608b      	str	r3, [r1, #8]
 8002894:	e006      	b.n	80028a4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002896:	4b35      	ldr	r3, [pc, #212]	; (800296c <HAL_GPIO_Init+0x2f0>)
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	43db      	mvns	r3, r3
 800289e:	4933      	ldr	r1, [pc, #204]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d006      	beq.n	80028be <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028b0:	4b2e      	ldr	r3, [pc, #184]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	492d      	ldr	r1, [pc, #180]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60cb      	str	r3, [r1, #12]
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028be:	4b2b      	ldr	r3, [pc, #172]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	4929      	ldr	r1, [pc, #164]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028d8:	4b24      	ldr	r3, [pc, #144]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4923      	ldr	r1, [pc, #140]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028e6:	4b21      	ldr	r3, [pc, #132]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	491f      	ldr	r1, [pc, #124]	; (800296c <HAL_GPIO_Init+0x2f0>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d006      	beq.n	800290e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002900:	4b1a      	ldr	r3, [pc, #104]	; (800296c <HAL_GPIO_Init+0x2f0>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4919      	ldr	r1, [pc, #100]	; (800296c <HAL_GPIO_Init+0x2f0>)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
 800290c:	e006      	b.n	800291c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800290e:	4b17      	ldr	r3, [pc, #92]	; (800296c <HAL_GPIO_Init+0x2f0>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	43db      	mvns	r3, r3
 8002916:	4915      	ldr	r1, [pc, #84]	; (800296c <HAL_GPIO_Init+0x2f0>)
 8002918:	4013      	ands	r3, r2
 800291a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	3301      	adds	r3, #1
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f aeaf 	bne.w	8002690 <HAL_GPIO_Init+0x14>
  }
}
 8002932:	bf00      	nop
 8002934:	bf00      	nop
 8002936:	372c      	adds	r7, #44	; 0x2c
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	10320000 	.word	0x10320000
 8002944:	10310000 	.word	0x10310000
 8002948:	10220000 	.word	0x10220000
 800294c:	10210000 	.word	0x10210000
 8002950:	10120000 	.word	0x10120000
 8002954:	10110000 	.word	0x10110000
 8002958:	40021000 	.word	0x40021000
 800295c:	40010000 	.word	0x40010000
 8002960:	40010800 	.word	0x40010800
 8002964:	40010c00 	.word	0x40010c00
 8002968:	40011000 	.word	0x40011000
 800296c:	40010400 	.word	0x40010400

08002970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	887b      	ldrh	r3, [r7, #2]
 8002982:	4013      	ands	r3, r2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
 800298c:	e001      	b.n	8002992 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
 80029a6:	460b      	mov	r3, r1
 80029a8:	807b      	strh	r3, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029ae:	787b      	ldrb	r3, [r7, #1]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029b4:	887a      	ldrh	r2, [r7, #2]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029ba:	e003      	b.n	80029c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029bc:	887b      	ldrh	r3, [r7, #2]
 80029be:	041a      	lsls	r2, r3, #16
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	611a      	str	r2, [r3, #16]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr

080029ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b085      	sub	sp, #20
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029e0:	887a      	ldrh	r2, [r7, #2]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	4013      	ands	r3, r2
 80029e6:	041a      	lsls	r2, r3, #16
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	43d9      	mvns	r1, r3
 80029ec:	887b      	ldrh	r3, [r7, #2]
 80029ee:	400b      	ands	r3, r1
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	611a      	str	r2, [r3, #16]
}
 80029f6:	bf00      	nop
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e26c      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8087 	beq.w	8002b2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a20:	4b92      	ldr	r3, [pc, #584]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d00c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a2c:	4b8f      	ldr	r3, [pc, #572]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d112      	bne.n	8002a5e <HAL_RCC_OscConfig+0x5e>
 8002a38:	4b8c      	ldr	r3, [pc, #560]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a44:	d10b      	bne.n	8002a5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a46:	4b89      	ldr	r3, [pc, #548]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d06c      	beq.n	8002b2c <HAL_RCC_OscConfig+0x12c>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d168      	bne.n	8002b2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e246      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x76>
 8002a68:	4b80      	ldr	r3, [pc, #512]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a7f      	ldr	r2, [pc, #508]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	e02e      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd4>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x98>
 8002a7e:	4b7b      	ldr	r3, [pc, #492]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a7a      	ldr	r2, [pc, #488]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b78      	ldr	r3, [pc, #480]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a77      	ldr	r2, [pc, #476]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002a90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e01d      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd4>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0xbc>
 8002aa2:	4b72      	ldr	r3, [pc, #456]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a71      	ldr	r2, [pc, #452]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	4b6f      	ldr	r3, [pc, #444]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a6e      	ldr	r2, [pc, #440]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e00b      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd4>
 8002abc:	4b6b      	ldr	r3, [pc, #428]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a6a      	ldr	r2, [pc, #424]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac6:	6013      	str	r3, [r2, #0]
 8002ac8:	4b68      	ldr	r3, [pc, #416]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a67      	ldr	r2, [pc, #412]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d013      	beq.n	8002b04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002adc:	f7ff fcb6 	bl	800244c <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae4:	f7ff fcb2 	bl	800244c <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b64      	cmp	r3, #100	; 0x64
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1fa      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af6:	4b5d      	ldr	r3, [pc, #372]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0xe4>
 8002b02:	e014      	b.n	8002b2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7ff fca2 	bl	800244c <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b0c:	f7ff fc9e 	bl	800244c <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	; 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e1e6      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1e:	4b53      	ldr	r3, [pc, #332]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x10c>
 8002b2a:	e000      	b.n	8002b2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d063      	beq.n	8002c02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b3a:	4b4c      	ldr	r3, [pc, #304]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b46:	4b49      	ldr	r3, [pc, #292]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	2b08      	cmp	r3, #8
 8002b50:	d11c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x18c>
 8002b52:	4b46      	ldr	r3, [pc, #280]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d116      	bne.n	8002b8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b5e:	4b43      	ldr	r3, [pc, #268]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d005      	beq.n	8002b76 <HAL_RCC_OscConfig+0x176>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d001      	beq.n	8002b76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e1ba      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b76:	4b3d      	ldr	r3, [pc, #244]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	4939      	ldr	r1, [pc, #228]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8a:	e03a      	b.n	8002c02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d020      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b94:	4b36      	ldr	r3, [pc, #216]	; (8002c70 <HAL_RCC_OscConfig+0x270>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9a:	f7ff fc57 	bl	800244c <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba2:	f7ff fc53 	bl	800244c <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e19b      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb4:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc0:	4b2a      	ldr	r3, [pc, #168]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4927      	ldr	r1, [pc, #156]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]
 8002bd4:	e015      	b.n	8002c02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bd6:	4b26      	ldr	r3, [pc, #152]	; (8002c70 <HAL_RCC_OscConfig+0x270>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bdc:	f7ff fc36 	bl	800244c <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be4:	f7ff fc32 	bl	800244c <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e17a      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bf6:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1f0      	bne.n	8002be4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d03a      	beq.n	8002c84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d019      	beq.n	8002c4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c16:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c1c:	f7ff fc16 	bl	800244c <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c24:	f7ff fc12 	bl	800244c <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e15a      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c36:	4b0d      	ldr	r3, [pc, #52]	; (8002c6c <HAL_RCC_OscConfig+0x26c>)
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c42:	2001      	movs	r0, #1
 8002c44:	f000 fa9a 	bl	800317c <RCC_Delay>
 8002c48:	e01c      	b.n	8002c84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c4a:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c50:	f7ff fbfc 	bl	800244c <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c56:	e00f      	b.n	8002c78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c58:	f7ff fbf8 	bl	800244c <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d908      	bls.n	8002c78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e140      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
 8002c6a:	bf00      	nop
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	42420000 	.word	0x42420000
 8002c74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c78:	4b9e      	ldr	r3, [pc, #632]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1e9      	bne.n	8002c58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80a6 	beq.w	8002dde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c92:	2300      	movs	r3, #0
 8002c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c96:	4b97      	ldr	r3, [pc, #604]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10d      	bne.n	8002cbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca2:	4b94      	ldr	r3, [pc, #592]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	4a93      	ldr	r2, [pc, #588]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cac:	61d3      	str	r3, [r2, #28]
 8002cae:	4b91      	ldr	r3, [pc, #580]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb6:	60bb      	str	r3, [r7, #8]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cbe:	4b8e      	ldr	r3, [pc, #568]	; (8002ef8 <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d118      	bne.n	8002cfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cca:	4b8b      	ldr	r3, [pc, #556]	; (8002ef8 <HAL_RCC_OscConfig+0x4f8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a8a      	ldr	r2, [pc, #552]	; (8002ef8 <HAL_RCC_OscConfig+0x4f8>)
 8002cd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cd6:	f7ff fbb9 	bl	800244c <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cdc:	e008      	b.n	8002cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cde:	f7ff fbb5 	bl	800244c <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b64      	cmp	r3, #100	; 0x64
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e0fd      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	4b81      	ldr	r3, [pc, #516]	; (8002ef8 <HAL_RCC_OscConfig+0x4f8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0f0      	beq.n	8002cde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d106      	bne.n	8002d12 <HAL_RCC_OscConfig+0x312>
 8002d04:	4b7b      	ldr	r3, [pc, #492]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4a7a      	ldr	r2, [pc, #488]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d0a:	f043 0301 	orr.w	r3, r3, #1
 8002d0e:	6213      	str	r3, [r2, #32]
 8002d10:	e02d      	b.n	8002d6e <HAL_RCC_OscConfig+0x36e>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10c      	bne.n	8002d34 <HAL_RCC_OscConfig+0x334>
 8002d1a:	4b76      	ldr	r3, [pc, #472]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	4a75      	ldr	r2, [pc, #468]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d20:	f023 0301 	bic.w	r3, r3, #1
 8002d24:	6213      	str	r3, [r2, #32]
 8002d26:	4b73      	ldr	r3, [pc, #460]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	4a72      	ldr	r2, [pc, #456]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d2c:	f023 0304 	bic.w	r3, r3, #4
 8002d30:	6213      	str	r3, [r2, #32]
 8002d32:	e01c      	b.n	8002d6e <HAL_RCC_OscConfig+0x36e>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	2b05      	cmp	r3, #5
 8002d3a:	d10c      	bne.n	8002d56 <HAL_RCC_OscConfig+0x356>
 8002d3c:	4b6d      	ldr	r3, [pc, #436]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	4a6c      	ldr	r2, [pc, #432]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d42:	f043 0304 	orr.w	r3, r3, #4
 8002d46:	6213      	str	r3, [r2, #32]
 8002d48:	4b6a      	ldr	r3, [pc, #424]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	4a69      	ldr	r2, [pc, #420]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	6213      	str	r3, [r2, #32]
 8002d54:	e00b      	b.n	8002d6e <HAL_RCC_OscConfig+0x36e>
 8002d56:	4b67      	ldr	r3, [pc, #412]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4a66      	ldr	r2, [pc, #408]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d5c:	f023 0301 	bic.w	r3, r3, #1
 8002d60:	6213      	str	r3, [r2, #32]
 8002d62:	4b64      	ldr	r3, [pc, #400]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	4a63      	ldr	r2, [pc, #396]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d68:	f023 0304 	bic.w	r3, r3, #4
 8002d6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d015      	beq.n	8002da2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d76:	f7ff fb69 	bl	800244c <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7c:	e00a      	b.n	8002d94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d7e:	f7ff fb65 	bl	800244c <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d901      	bls.n	8002d94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e0ab      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d94:	4b57      	ldr	r3, [pc, #348]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0ee      	beq.n	8002d7e <HAL_RCC_OscConfig+0x37e>
 8002da0:	e014      	b.n	8002dcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da2:	f7ff fb53 	bl	800244c <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da8:	e00a      	b.n	8002dc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002daa:	f7ff fb4f 	bl	800244c <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e095      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc0:	4b4c      	ldr	r3, [pc, #304]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1ee      	bne.n	8002daa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dcc:	7dfb      	ldrb	r3, [r7, #23]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d105      	bne.n	8002dde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd2:	4b48      	ldr	r3, [pc, #288]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	4a47      	ldr	r2, [pc, #284]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ddc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f000 8081 	beq.w	8002eea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002de8:	4b42      	ldr	r3, [pc, #264]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d061      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d146      	bne.n	8002e8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dfc:	4b3f      	ldr	r3, [pc, #252]	; (8002efc <HAL_RCC_OscConfig+0x4fc>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e02:	f7ff fb23 	bl	800244c <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0a:	f7ff fb1f 	bl	800244c <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e067      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e1c:	4b35      	ldr	r3, [pc, #212]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f0      	bne.n	8002e0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e30:	d108      	bne.n	8002e44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e32:	4b30      	ldr	r3, [pc, #192]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	492d      	ldr	r1, [pc, #180]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e44:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a19      	ldr	r1, [r3, #32]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	430b      	orrs	r3, r1
 8002e56:	4927      	ldr	r1, [pc, #156]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e5c:	4b27      	ldr	r3, [pc, #156]	; (8002efc <HAL_RCC_OscConfig+0x4fc>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e62:	f7ff faf3 	bl	800244c <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e6a:	f7ff faef 	bl	800244c <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e037      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f0      	beq.n	8002e6a <HAL_RCC_OscConfig+0x46a>
 8002e88:	e02f      	b.n	8002eea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <HAL_RCC_OscConfig+0x4fc>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7ff fadc 	bl	800244c <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e98:	f7ff fad8 	bl	800244c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e020      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x498>
 8002eb6:	e018      	b.n	8002eea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e013      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_OscConfig+0x4f4>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d106      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d001      	beq.n	8002eea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	42420060 	.word	0x42420060

08002f00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e0d0      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f14:	4b6a      	ldr	r3, [pc, #424]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d910      	bls.n	8002f44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f22:	4b67      	ldr	r3, [pc, #412]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f023 0207 	bic.w	r2, r3, #7
 8002f2a:	4965      	ldr	r1, [pc, #404]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f32:	4b63      	ldr	r3, [pc, #396]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0307 	and.w	r3, r3, #7
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0b8      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d020      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f5c:	4b59      	ldr	r3, [pc, #356]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a58      	ldr	r2, [pc, #352]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f74:	4b53      	ldr	r3, [pc, #332]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a52      	ldr	r2, [pc, #328]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f80:	4b50      	ldr	r3, [pc, #320]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	494d      	ldr	r1, [pc, #308]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d040      	beq.n	8003020 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d107      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	4b47      	ldr	r3, [pc, #284]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d115      	bne.n	8002fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e07f      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d107      	bne.n	8002fce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fbe:	4b41      	ldr	r3, [pc, #260]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d109      	bne.n	8002fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e073      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fce:	4b3d      	ldr	r3, [pc, #244]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e06b      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fde:	4b39      	ldr	r3, [pc, #228]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f023 0203 	bic.w	r2, r3, #3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	4936      	ldr	r1, [pc, #216]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ff0:	f7ff fa2c 	bl	800244c <HAL_GetTick>
 8002ff4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff6:	e00a      	b.n	800300e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ff8:	f7ff fa28 	bl	800244c <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	f241 3288 	movw	r2, #5000	; 0x1388
 8003006:	4293      	cmp	r3, r2
 8003008:	d901      	bls.n	800300e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e053      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300e:	4b2d      	ldr	r3, [pc, #180]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f003 020c 	and.w	r2, r3, #12
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	429a      	cmp	r2, r3
 800301e:	d1eb      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003020:	4b27      	ldr	r3, [pc, #156]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	429a      	cmp	r2, r3
 800302c:	d210      	bcs.n	8003050 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302e:	4b24      	ldr	r3, [pc, #144]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f023 0207 	bic.w	r2, r3, #7
 8003036:	4922      	ldr	r1, [pc, #136]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	4313      	orrs	r3, r2
 800303c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303e:	4b20      	ldr	r3, [pc, #128]	; (80030c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e032      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	d008      	beq.n	800306e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800305c:	4b19      	ldr	r3, [pc, #100]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	4916      	ldr	r1, [pc, #88]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	4313      	orrs	r3, r2
 800306c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	2b00      	cmp	r3, #0
 8003078:	d009      	beq.n	800308e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800307a:	4b12      	ldr	r3, [pc, #72]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	490e      	ldr	r1, [pc, #56]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	4313      	orrs	r3, r2
 800308c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800308e:	f000 f821 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 8003092:	4602      	mov	r2, r0
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	091b      	lsrs	r3, r3, #4
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	490a      	ldr	r1, [pc, #40]	; (80030c8 <HAL_RCC_ClockConfig+0x1c8>)
 80030a0:	5ccb      	ldrb	r3, [r1, r3]
 80030a2:	fa22 f303 	lsr.w	r3, r2, r3
 80030a6:	4a09      	ldr	r2, [pc, #36]	; (80030cc <HAL_RCC_ClockConfig+0x1cc>)
 80030a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030aa:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <HAL_RCC_ClockConfig+0x1d0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f98a 	bl	80023c8 <HAL_InitTick>

  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40022000 	.word	0x40022000
 80030c4:	40021000 	.word	0x40021000
 80030c8:	080039e0 	.word	0x080039e0
 80030cc:	2000007c 	.word	0x2000007c
 80030d0:	20000080 	.word	0x20000080

080030d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030da:	2300      	movs	r3, #0
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	2300      	movs	r3, #0
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	2300      	movs	r3, #0
 80030e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030ee:	4b1e      	ldr	r3, [pc, #120]	; (8003168 <HAL_RCC_GetSysClockFreq+0x94>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d002      	beq.n	8003104 <HAL_RCC_GetSysClockFreq+0x30>
 80030fe:	2b08      	cmp	r3, #8
 8003100:	d003      	beq.n	800310a <HAL_RCC_GetSysClockFreq+0x36>
 8003102:	e027      	b.n	8003154 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003104:	4b19      	ldr	r3, [pc, #100]	; (800316c <HAL_RCC_GetSysClockFreq+0x98>)
 8003106:	613b      	str	r3, [r7, #16]
      break;
 8003108:	e027      	b.n	800315a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	0c9b      	lsrs	r3, r3, #18
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	4a17      	ldr	r2, [pc, #92]	; (8003170 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003114:	5cd3      	ldrb	r3, [r2, r3]
 8003116:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d010      	beq.n	8003144 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003122:	4b11      	ldr	r3, [pc, #68]	; (8003168 <HAL_RCC_GetSysClockFreq+0x94>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	0c5b      	lsrs	r3, r3, #17
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	4a11      	ldr	r2, [pc, #68]	; (8003174 <HAL_RCC_GetSysClockFreq+0xa0>)
 800312e:	5cd3      	ldrb	r3, [r2, r3]
 8003130:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a0d      	ldr	r2, [pc, #52]	; (800316c <HAL_RCC_GetSysClockFreq+0x98>)
 8003136:	fb02 f203 	mul.w	r2, r2, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003140:	617b      	str	r3, [r7, #20]
 8003142:	e004      	b.n	800314e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a0c      	ldr	r2, [pc, #48]	; (8003178 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003148:	fb02 f303 	mul.w	r3, r2, r3
 800314c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	613b      	str	r3, [r7, #16]
      break;
 8003152:	e002      	b.n	800315a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003154:	4b05      	ldr	r3, [pc, #20]	; (800316c <HAL_RCC_GetSysClockFreq+0x98>)
 8003156:	613b      	str	r3, [r7, #16]
      break;
 8003158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800315a:	693b      	ldr	r3, [r7, #16]
}
 800315c:	4618      	mov	r0, r3
 800315e:	371c      	adds	r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40021000 	.word	0x40021000
 800316c:	007a1200 	.word	0x007a1200
 8003170:	080039f0 	.word	0x080039f0
 8003174:	08003a00 	.word	0x08003a00
 8003178:	003d0900 	.word	0x003d0900

0800317c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <RCC_Delay+0x34>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a0a      	ldr	r2, [pc, #40]	; (80031b4 <RCC_Delay+0x38>)
 800318a:	fba2 2303 	umull	r2, r3, r2, r3
 800318e:	0a5b      	lsrs	r3, r3, #9
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	fb02 f303 	mul.w	r3, r2, r3
 8003196:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003198:	bf00      	nop
  }
  while (Delay --);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	1e5a      	subs	r2, r3, #1
 800319e:	60fa      	str	r2, [r7, #12]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1f9      	bne.n	8003198 <RCC_Delay+0x1c>
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr
 80031b0:	2000007c 	.word	0x2000007c
 80031b4:	10624dd3 	.word	0x10624dd3

080031b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e041      	b.n	800324e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff f85a 	bl	8002298 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3304      	adds	r3, #4
 80031f4:	4619      	mov	r1, r3
 80031f6:	4610      	mov	r0, r2
 80031f8:	f000 fa56 	bl	80036a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b01      	cmp	r3, #1
 800326a:	d001      	beq.n	8003270 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e035      	b.n	80032dc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0201 	orr.w	r2, r2, #1
 8003286:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a16      	ldr	r2, [pc, #88]	; (80032e8 <HAL_TIM_Base_Start_IT+0x90>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d009      	beq.n	80032a6 <HAL_TIM_Base_Start_IT+0x4e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800329a:	d004      	beq.n	80032a6 <HAL_TIM_Base_Start_IT+0x4e>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a12      	ldr	r2, [pc, #72]	; (80032ec <HAL_TIM_Base_Start_IT+0x94>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d111      	bne.n	80032ca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b06      	cmp	r3, #6
 80032b6:	d010      	beq.n	80032da <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c8:	e007      	b.n	80032da <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 0201 	orr.w	r2, r2, #1
 80032d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40012c00 	.word	0x40012c00
 80032ec:	40000400 	.word	0x40000400

080032f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d020      	beq.n	8003354 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d01b      	beq.n	8003354 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f06f 0202 	mvn.w	r2, #2
 8003324:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f998 	bl	8003670 <HAL_TIM_IC_CaptureCallback>
 8003340:	e005      	b.n	800334e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f98b 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 f99a 	bl	8003682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f003 0304 	and.w	r3, r3, #4
 800335a:	2b00      	cmp	r3, #0
 800335c:	d020      	beq.n	80033a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	d01b      	beq.n	80033a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0204 	mvn.w	r2, #4
 8003370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2202      	movs	r2, #2
 8003376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f972 	bl	8003670 <HAL_TIM_IC_CaptureCallback>
 800338c:	e005      	b.n	800339a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f965 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f974 	bl	8003682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d020      	beq.n	80033ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f003 0308 	and.w	r3, r3, #8
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d01b      	beq.n	80033ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0208 	mvn.w	r2, #8
 80033bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2204      	movs	r2, #4
 80033c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f94c 	bl	8003670 <HAL_TIM_IC_CaptureCallback>
 80033d8:	e005      	b.n	80033e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f93f 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f94e 	bl	8003682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d020      	beq.n	8003438 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01b      	beq.n	8003438 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0210 	mvn.w	r2, #16
 8003408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2208      	movs	r2, #8
 800340e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f926 	bl	8003670 <HAL_TIM_IC_CaptureCallback>
 8003424:	e005      	b.n	8003432 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f919 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f928 	bl	8003682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00c      	beq.n	800345c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0201 	mvn.w	r2, #1
 8003454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7fe fd62 	bl	8001f20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00c      	beq.n	8003480 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800346c:	2b00      	cmp	r3, #0
 800346e:	d007      	beq.n	8003480 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 fa6f 	bl	800395e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800349c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f8f8 	bl	8003694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 0320 	and.w	r3, r3, #32
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00c      	beq.n	80034c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f06f 0220 	mvn.w	r2, #32
 80034c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 fa42 	bl	800394c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034c8:	bf00      	nop
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034da:	2300      	movs	r3, #0
 80034dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d101      	bne.n	80034ec <HAL_TIM_ConfigClockSource+0x1c>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e0b4      	b.n	8003656 <HAL_TIM_ConfigClockSource+0x186>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2202      	movs	r2, #2
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800350a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003512:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003524:	d03e      	beq.n	80035a4 <HAL_TIM_ConfigClockSource+0xd4>
 8003526:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800352a:	f200 8087 	bhi.w	800363c <HAL_TIM_ConfigClockSource+0x16c>
 800352e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003532:	f000 8086 	beq.w	8003642 <HAL_TIM_ConfigClockSource+0x172>
 8003536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800353a:	d87f      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 800353c:	2b70      	cmp	r3, #112	; 0x70
 800353e:	d01a      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0xa6>
 8003540:	2b70      	cmp	r3, #112	; 0x70
 8003542:	d87b      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 8003544:	2b60      	cmp	r3, #96	; 0x60
 8003546:	d050      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0x11a>
 8003548:	2b60      	cmp	r3, #96	; 0x60
 800354a:	d877      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 800354c:	2b50      	cmp	r3, #80	; 0x50
 800354e:	d03c      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0xfa>
 8003550:	2b50      	cmp	r3, #80	; 0x50
 8003552:	d873      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 8003554:	2b40      	cmp	r3, #64	; 0x40
 8003556:	d058      	beq.n	800360a <HAL_TIM_ConfigClockSource+0x13a>
 8003558:	2b40      	cmp	r3, #64	; 0x40
 800355a:	d86f      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 800355c:	2b30      	cmp	r3, #48	; 0x30
 800355e:	d064      	beq.n	800362a <HAL_TIM_ConfigClockSource+0x15a>
 8003560:	2b30      	cmp	r3, #48	; 0x30
 8003562:	d86b      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 8003564:	2b20      	cmp	r3, #32
 8003566:	d060      	beq.n	800362a <HAL_TIM_ConfigClockSource+0x15a>
 8003568:	2b20      	cmp	r3, #32
 800356a:	d867      	bhi.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
 800356c:	2b00      	cmp	r3, #0
 800356e:	d05c      	beq.n	800362a <HAL_TIM_ConfigClockSource+0x15a>
 8003570:	2b10      	cmp	r3, #16
 8003572:	d05a      	beq.n	800362a <HAL_TIM_ConfigClockSource+0x15a>
 8003574:	e062      	b.n	800363c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6818      	ldr	r0, [r3, #0]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6899      	ldr	r1, [r3, #8]
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f000 f96a 	bl	800385e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003598:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	609a      	str	r2, [r3, #8]
      break;
 80035a2:	e04f      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6818      	ldr	r0, [r3, #0]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	6899      	ldr	r1, [r3, #8]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f000 f953 	bl	800385e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035c6:	609a      	str	r2, [r3, #8]
      break;
 80035c8:	e03c      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6818      	ldr	r0, [r3, #0]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	6859      	ldr	r1, [r3, #4]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	461a      	mov	r2, r3
 80035d8:	f000 f8ca 	bl	8003770 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2150      	movs	r1, #80	; 0x50
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 f921 	bl	800382a <TIM_ITRx_SetConfig>
      break;
 80035e8:	e02c      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6818      	ldr	r0, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	6859      	ldr	r1, [r3, #4]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	461a      	mov	r2, r3
 80035f8:	f000 f8e8 	bl	80037cc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2160      	movs	r1, #96	; 0x60
 8003602:	4618      	mov	r0, r3
 8003604:	f000 f911 	bl	800382a <TIM_ITRx_SetConfig>
      break;
 8003608:	e01c      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	6859      	ldr	r1, [r3, #4]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	461a      	mov	r2, r3
 8003618:	f000 f8aa 	bl	8003770 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2140      	movs	r1, #64	; 0x40
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f901 	bl	800382a <TIM_ITRx_SetConfig>
      break;
 8003628:	e00c      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4619      	mov	r1, r3
 8003634:	4610      	mov	r0, r2
 8003636:	f000 f8f8 	bl	800382a <TIM_ITRx_SetConfig>
      break;
 800363a:	e003      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
      break;
 8003640:	e000      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003642:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003654:	7bfb      	ldrb	r3, [r7, #15]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	bc80      	pop	{r7}
 8003692:	4770      	bx	lr

08003694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr
	...

080036a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a2b      	ldr	r2, [pc, #172]	; (8003768 <TIM_Base_SetConfig+0xc0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d007      	beq.n	80036d0 <TIM_Base_SetConfig+0x28>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c6:	d003      	beq.n	80036d0 <TIM_Base_SetConfig+0x28>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a28      	ldr	r2, [pc, #160]	; (800376c <TIM_Base_SetConfig+0xc4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d108      	bne.n	80036e2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a20      	ldr	r2, [pc, #128]	; (8003768 <TIM_Base_SetConfig+0xc0>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d007      	beq.n	80036fa <TIM_Base_SetConfig+0x52>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f0:	d003      	beq.n	80036fa <TIM_Base_SetConfig+0x52>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a1d      	ldr	r2, [pc, #116]	; (800376c <TIM_Base_SetConfig+0xc4>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d108      	bne.n	800370c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	4313      	orrs	r3, r2
 800370a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a0d      	ldr	r2, [pc, #52]	; (8003768 <TIM_Base_SetConfig+0xc0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d103      	bne.n	8003740 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d005      	beq.n	800375e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	f023 0201 	bic.w	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	611a      	str	r2, [r3, #16]
  }
}
 800375e:	bf00      	nop
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr
 8003768:	40012c00 	.word	0x40012c00
 800376c:	40000400 	.word	0x40000400

08003770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	f023 0201 	bic.w	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800379a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f023 030a 	bic.w	r3, r3, #10
 80037ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	621a      	str	r2, [r3, #32]
}
 80037c2:	bf00      	nop
 80037c4:	371c      	adds	r7, #28
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr

080037cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	f023 0210 	bic.w	r2, r3, #16
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	031b      	lsls	r3, r3, #12
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003808:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	621a      	str	r2, [r3, #32]
}
 8003820:	bf00      	nop
 8003822:	371c      	adds	r7, #28
 8003824:	46bd      	mov	sp, r7
 8003826:	bc80      	pop	{r7}
 8003828:	4770      	bx	lr

0800382a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800382a:	b480      	push	{r7}
 800382c:	b085      	sub	sp, #20
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
 8003832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003840:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4313      	orrs	r3, r2
 8003848:	f043 0307 	orr.w	r3, r3, #7
 800384c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	609a      	str	r2, [r3, #8]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr

0800385e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800385e:	b480      	push	{r7}
 8003860:	b087      	sub	sp, #28
 8003862:	af00      	add	r7, sp, #0
 8003864:	60f8      	str	r0, [r7, #12]
 8003866:	60b9      	str	r1, [r7, #8]
 8003868:	607a      	str	r2, [r7, #4]
 800386a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003878:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	021a      	lsls	r2, r3, #8
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	431a      	orrs	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	4313      	orrs	r3, r2
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	609a      	str	r2, [r3, #8]
}
 8003892:	bf00      	nop
 8003894:	371c      	adds	r7, #28
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e041      	b.n	8003938 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a14      	ldr	r2, [pc, #80]	; (8003944 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d009      	beq.n	800390c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003900:	d004      	beq.n	800390c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a10      	ldr	r2, [pc, #64]	; (8003948 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d10c      	bne.n	8003926 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003912:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	4313      	orrs	r3, r2
 800391c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40000400 	.word	0x40000400

0800394c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr

0800395e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <__libc_init_array>:
 8003970:	b570      	push	{r4, r5, r6, lr}
 8003972:	2600      	movs	r6, #0
 8003974:	4d0c      	ldr	r5, [pc, #48]	; (80039a8 <__libc_init_array+0x38>)
 8003976:	4c0d      	ldr	r4, [pc, #52]	; (80039ac <__libc_init_array+0x3c>)
 8003978:	1b64      	subs	r4, r4, r5
 800397a:	10a4      	asrs	r4, r4, #2
 800397c:	42a6      	cmp	r6, r4
 800397e:	d109      	bne.n	8003994 <__libc_init_array+0x24>
 8003980:	f000 f822 	bl	80039c8 <_init>
 8003984:	2600      	movs	r6, #0
 8003986:	4d0a      	ldr	r5, [pc, #40]	; (80039b0 <__libc_init_array+0x40>)
 8003988:	4c0a      	ldr	r4, [pc, #40]	; (80039b4 <__libc_init_array+0x44>)
 800398a:	1b64      	subs	r4, r4, r5
 800398c:	10a4      	asrs	r4, r4, #2
 800398e:	42a6      	cmp	r6, r4
 8003990:	d105      	bne.n	800399e <__libc_init_array+0x2e>
 8003992:	bd70      	pop	{r4, r5, r6, pc}
 8003994:	f855 3b04 	ldr.w	r3, [r5], #4
 8003998:	4798      	blx	r3
 800399a:	3601      	adds	r6, #1
 800399c:	e7ee      	b.n	800397c <__libc_init_array+0xc>
 800399e:	f855 3b04 	ldr.w	r3, [r5], #4
 80039a2:	4798      	blx	r3
 80039a4:	3601      	adds	r6, #1
 80039a6:	e7f2      	b.n	800398e <__libc_init_array+0x1e>
 80039a8:	08003a04 	.word	0x08003a04
 80039ac:	08003a04 	.word	0x08003a04
 80039b0:	08003a04 	.word	0x08003a04
 80039b4:	08003a08 	.word	0x08003a08

080039b8 <memset>:
 80039b8:	4603      	mov	r3, r0
 80039ba:	4402      	add	r2, r0
 80039bc:	4293      	cmp	r3, r2
 80039be:	d100      	bne.n	80039c2 <memset+0xa>
 80039c0:	4770      	bx	lr
 80039c2:	f803 1b01 	strb.w	r1, [r3], #1
 80039c6:	e7f9      	b.n	80039bc <memset+0x4>

080039c8 <_init>:
 80039c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ca:	bf00      	nop
 80039cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ce:	bc08      	pop	{r3}
 80039d0:	469e      	mov	lr, r3
 80039d2:	4770      	bx	lr

080039d4 <_fini>:
 80039d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d6:	bf00      	nop
 80039d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039da:	bc08      	pop	{r3}
 80039dc:	469e      	mov	lr, r3
 80039de:	4770      	bx	lr
