Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 228d108ede264a4f947f16b6ec205fbf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SOPC_tb_behav xil_defaultlib.SOPC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 1024 for port dbg_poc [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ddr2_ram_mig_sim.v:1081]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port fine_adjust_lane_cnt [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1963]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port rdqs_n [D:/WeCloudSync/6.MI_PROJECTS/IncredibleVivado/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.srcs/sim_1/new/SOPC_tb.v:104]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
