// Seed: 1747179779
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = 1;
  assign module_1.type_3 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output wor id_8,
    input tri id_9,
    output tri1 id_10,
    output uwire id_11,
    input wor id_12,
    output supply1 id_13
);
  wire id_15;
  wire id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15
  );
endmodule
