{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 15:53:43 2012 " "Info: Processing started: Thu Oct 18 15:53:43 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC0804 -c ADC0804 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC0804 -c ADC0804" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc0804.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc0804.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC0804-a " "Info: Found design unit 1: ADC0804-a" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC0804 " "Info: Found entity 1: ADC0804" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC0804 " "Info: Elaborating entity \"ADC0804\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw ADC0804.vhd(27) " "Warning (10492): VHDL Process Statement warning at ADC0804.vhd(27): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTR ADC0804.vhd(36) " "Warning (10492): VHDL Process Statement warning at ADC0804.vhd(36): signal \"INTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in ADC0804.vhd(46) " "Warning (10492): VHDL Process Statement warning at ADC0804.vhd(46): signal \"Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS ADC0804.vhd(20) " "Warning (10631): VHDL Process Statement warning at ADC0804.vhd(20): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR ADC0804.vhd(20) " "Warning (10631): VHDL Process Statement warning at ADC0804.vhd(20): inferring latch(es) for signal or variable \"WR\", which holds its previous value in one or more paths through the process" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD ADC0804.vhd(20) " "Warning (10631): VHDL Process Statement warning at ADC0804.vhd(20): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sta ADC0804.vhd(20) " "Warning (10631): VHDL Process Statement warning at ADC0804.vhd(20): inferring latch(es) for signal or variable \"sta\", which holds its previous value in one or more paths through the process" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_out ADC0804.vhd(20) " "Warning (10631): VHDL Process Statement warning at ADC0804.vhd(20): inferring latch(es) for signal or variable \"Data_out\", which holds its previous value in one or more paths through the process" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[0\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[1\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[2\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[3\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[4\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[5\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[6\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"Data_out\[7\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sta\[0\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"sta\[0\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sta\[1\] ADC0804.vhd(20) " "Info (10041): Inferred latch for \"sta\[1\]\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD ADC0804.vhd(20) " "Info (10041): Inferred latch for \"RD\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR ADC0804.vhd(20) " "Info (10041): Inferred latch for \"WR\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS ADC0804.vhd(20) " "Info (10041): Inferred latch for \"CS\" at ADC0804.vhd(20)" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CS\$latch " "Warning: Latch CS\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sta\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sta\[1\]" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WR\$latch " "Warning: Latch WR\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sta\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sta\[1\]" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RD\$latch " "Warning: Latch RD\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sta\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sta\[1\]" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sta\[1\] " "Warning: Latch sta\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sta\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sta\[1\]" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "Warning (15610): No output dependent on input pin \"clk_in\"" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 15:53:44 2012 " "Info: Processing ended: Thu Oct 18 15:53:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 15:53:45 2012 " "Info: Processing started: Thu Oct 18 15:53:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC0804 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"ADC0804\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS " "Info: Pin CS not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { CS } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { WR } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { RD } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 10 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[0\] " "Info: Pin Data_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[0] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[1\] " "Info: Pin Data_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[1] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[2\] " "Info: Pin Data_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[2] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[3\] " "Info: Pin Data_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[3] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[4\] " "Info: Pin Data_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[4] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[5\] " "Info: Pin Data_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[5] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[6\] " "Info: Pin Data_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[6] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[7\] " "Info: Pin Data_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_out[7] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INTR " "Info: Pin INTR not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { INTR } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[0] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[1] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[2] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[3] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Info: Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[4] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Info: Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[5] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Info: Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[6] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Info: Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data_in[7] } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw " "Info: Pin sw not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { sw } } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/EPM1270T144C/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Mux11~1 Global clock " "Info: Automatically promoted some destinations of signal \"Mux11~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RD\$latch " "Info: Destination \"RD\$latch\" may be non-global or may not use global clock" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux15~0 Global clock " "Info: Automatically promoted signal \"Mux15~0\" to use Global clock" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 11 11 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 11 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 26 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.826 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CS\$latch 1 REG LAB_X10_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y4; Fanout = 1; REG Node = 'CS\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.504 ns) + CELL(2.322 ns) 5.826 ns CS 2 PIN PIN_18 0 " "Info: 2: + IC(3.504 ns) + CELL(2.322 ns) = 5.826 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'CS'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { CS$latch CS } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 39.86 % ) " "Info: Total cell delay = 2.322 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.504 ns ( 60.14 % ) " "Info: Total interconnect delay = 3.504 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { CS$latch CS } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 15:53:45 2012 " "Info: Processing ended: Thu Oct 18 15:53:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 15:53:46 2012 " "Info: Processing started: Thu Oct 18 15:53:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 15:53:46 2012 " "Info: Processing ended: Thu Oct 18 15:53:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 15:53:47 2012 " "Info: Processing started: Thu Oct 18 15:53:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ADC0804 -c ADC0804" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sta\[1\] " "Warning: Node \"sta\[1\]\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CS\$latch " "Warning: Node \"CS\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WR\$latch " "Warning: Node \"WR\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RD\$latch " "Warning: Node \"RD\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]\$latch " "Warning: Node \"Data_out\[0\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]\$latch " "Warning: Node \"Data_out\[1\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[2\]\$latch " "Warning: Node \"Data_out\[2\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[3\]\$latch " "Warning: Node \"Data_out\[3\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[4\]\$latch " "Warning: Node \"Data_out\[4\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[5\]\$latch " "Warning: Node \"Data_out\[5\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[6\]\$latch " "Warning: Node \"Data_out\[6\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[7\]\$latch " "Warning: Node \"Data_out\[7\]\$latch\" is a latch" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "sta\[0\]~0 " "Warning: Node \"sta\[0\]~0\"" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw " "Info: Assuming node \"sw\" is a latch enable. Will not compute fmax for this pin." {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INTR " "Info: Assuming node \"INTR\" is a latch enable. Will not compute fmax for this pin." {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sta\[1\] " "Info: Detected ripple clock \"sta\[1\]\" as buffer" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sta\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux11~1 " "Info: Detected gated clock \"Mux11~1\" as buffer" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux10~0 " "Info: Detected gated clock \"Mux10~0\" as buffer" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sta\[0\]~0 " "Info: Detected gated clock \"sta\[0\]~0\" as buffer" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sta\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw register sta\[1\] register sta\[1\] 186.57 MHz 5.36 ns Internal " "Info: Clock \"sw\" has Internal fmax of 186.57 MHz between source register \"sta\[1\]\" and destination register \"sta\[1\]\" (period= 5.36 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.171 ns + Longest register register " "Info: + Longest register to register delay is 2.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sta\[1\] 1 REG LC_X10_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.914 ns) 1.666 ns Mux11~2 2 COMB LC_X10_Y4_N7 1 " "Info: 2: + IC(0.752 ns) + CELL(0.914 ns) = 1.666 ns; Loc. = LC_X10_Y4_N7; Fanout = 1; COMB Node = 'Mux11~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { sta[1] Mux11~2 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.171 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.171 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux11~2 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 51.31 % ) " "Info: Total cell delay = 1.114 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 48.69 % ) " "Info: Total interconnect delay = 1.057 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { sta[1] Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { sta[1] {} Mux11~2 {} sta[1] {} } { 0.000ns 0.752ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.012 ns - Smallest " "Info: - Smallest clock skew is -1.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw destination 6.185 ns + Shortest register " "Info: + Shortest clock path from clock \"sw\" to destination register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw 1 CLK PIN_31 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 3; CLK Node = 'sw'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(0.740 ns) 4.907 ns Mux10~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(3.035 ns) + CELL(0.740 ns) = 4.907 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { sw Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.185 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 6.185 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 38.53 % ) " "Info: Total cell delay = 2.383 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.802 ns ( 61.47 % ) " "Info: Total interconnect delay = 3.802 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw source 7.197 ns - Longest register " "Info: - Longest clock path from clock \"sw\" to source register is 7.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw 1 CLK PIN_31 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 3; CLK Node = 'sw'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.775 ns) 4.907 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(3.775 ns) = 4.907 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { sw sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 5.919 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 5.919 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.197 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.197 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.618 ns ( 78.06 % ) " "Info: Total cell delay = 5.618 ns ( 78.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 21.94 % ) " "Info: Total interconnect delay = 1.579 ns ( 21.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { sw sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { sw sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.177 ns + " "Info: + Micro setup delay of destination is 2.177 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { sta[1] Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { sta[1] {} Mux11~2 {} sta[1] {} } { 0.000ns 0.752ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { sw sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "INTR register sta\[1\] register sta\[1\] 186.67 MHz 5.357 ns Internal " "Info: Clock \"INTR\" has Internal fmax of 186.67 MHz between source register \"sta\[1\]\" and destination register \"sta\[1\]\" (period= 5.357 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.171 ns + Longest register register " "Info: + Longest register to register delay is 2.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sta\[1\] 1 REG LC_X10_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.914 ns) 1.666 ns Mux11~2 2 COMB LC_X10_Y4_N7 1 " "Info: 2: + IC(0.752 ns) + CELL(0.914 ns) = 1.666 ns; Loc. = LC_X10_Y4_N7; Fanout = 1; COMB Node = 'Mux11~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { sta[1] Mux11~2 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.171 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.171 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux11~2 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 51.31 % ) " "Info: Total cell delay = 1.114 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 48.69 % ) " "Info: Total interconnect delay = 1.057 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { sta[1] Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { sta[1] {} Mux11~2 {} sta[1] {} } { 0.000ns 0.752ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.009 ns - Smallest " "Info: - Smallest clock skew is -1.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR destination 6.539 ns + Shortest register " "Info: + Shortest clock path from clock \"INTR\" to destination register is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.618 ns) + CELL(0.511 ns) 5.261 ns Mux10~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(3.618 ns) + CELL(0.511 ns) = 5.261 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { INTR Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.539 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 6.539 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 32.94 % ) " "Info: Total cell delay = 2.154 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.385 ns ( 67.06 % ) " "Info: Total interconnect delay = 4.385 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR source 7.548 ns - Longest register " "Info: - Longest clock path from clock \"INTR\" to source register is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.126 ns) 5.258 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(4.126 ns) = 5.258 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { INTR sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.270 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 6.270 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.548 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.548 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.969 ns ( 79.08 % ) " "Info: Total cell delay = 5.969 ns ( 79.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 20.92 % ) " "Info: Total interconnect delay = 1.579 ns ( 20.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { INTR sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { INTR sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.177 ns + " "Info: + Micro setup delay of destination is 2.177 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { sta[1] Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { sta[1] {} Mux11~2 {} sta[1] {} } { 0.000ns 0.752ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { INTR sta[0]~0 Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sw 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"sw\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sta\[1\] WR\$latch sw 4.825 ns " "Info: Found hold time violation between source  pin or register \"sta\[1\]\" and destination pin or register \"WR\$latch\" for clock \"sw\" (Hold time is 4.825 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.805 ns + Largest " "Info: + Largest clock skew is 7.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw destination 13.990 ns + Longest register " "Info: + Longest clock path from clock \"sw\" to destination register is 13.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw 1 CLK PIN_31 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 3; CLK Node = 'sw'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.775 ns) 4.907 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(3.775 ns) = 4.907 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { sw sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 5.919 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 5.919 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.197 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.197 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.200 ns) 8.172 ns Mux15~0 5 COMB LC_X10_Y4_N2 3 " "Info: 5: + IC(0.775 ns) + CELL(0.200 ns) = 8.172 ns; Loc. = LC_X10_Y4_N2; Fanout = 3; COMB Node = 'Mux15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { sta[1] Mux15~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.307 ns) + CELL(0.511 ns) 13.990 ns WR\$latch 6 REG LC_X10_Y4_N1 1 " "Info: 6: + IC(5.307 ns) + CELL(0.511 ns) = 13.990 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; REG Node = 'WR\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { Mux15~0 WR$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.329 ns ( 45.24 % ) " "Info: Total cell delay = 6.329 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.661 ns ( 54.76 % ) " "Info: Total interconnect delay = 7.661 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { sw sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw source 6.185 ns - Shortest register " "Info: - Shortest clock path from clock \"sw\" to source register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw 1 CLK PIN_31 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 3; CLK Node = 'sw'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(0.740 ns) 4.907 ns Mux10~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(3.035 ns) + CELL(0.740 ns) = 4.907 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { sw Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.185 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 6.185 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 38.53 % ) " "Info: Total cell delay = 2.383 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.802 ns ( 61.47 % ) " "Info: Total interconnect delay = 3.802 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { sw sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.980 ns - Shortest register register " "Info: - Shortest register to register delay is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sta\[1\] 1 REG LC_X10_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.505 ns) 0.505 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(0.505 ns) = 0.505 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { sta[1] sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.200 ns) 1.523 ns Mux13~0 3 COMB LC_X10_Y4_N0 1 " "Info: 3: + IC(0.818 ns) + CELL(0.200 ns) = 1.523 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { sta[0]~0 Mux13~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.740 ns) 2.980 ns WR\$latch 4 REG LC_X10_Y4_N1 1 " "Info: 4: + IC(0.717 ns) + CELL(0.740 ns) = 2.980 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; REG Node = 'WR\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { Mux13~0 WR$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 48.49 % ) " "Info: Total cell delay = 1.445 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.535 ns ( 51.51 % ) " "Info: Total interconnect delay = 1.535 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { sta[1] sta[0]~0 Mux13~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { sta[1] {} sta[0]~0 {} Mux13~0 {} WR$latch {} } { 0.000ns 0.000ns 0.818ns 0.717ns } { 0.000ns 0.505ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.990 ns" { sw sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.990 ns" { sw {} sw~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 3.775ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { sta[1] sta[0]~0 Mux13~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { sta[1] {} sta[0]~0 {} Mux13~0 {} WR$latch {} } { 0.000ns 0.000ns 0.818ns 0.717ns } { 0.000ns 0.505ns 0.200ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "INTR 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"INTR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sta\[1\] WR\$latch INTR 4.822 ns " "Info: Found hold time violation between source  pin or register \"sta\[1\]\" and destination pin or register \"WR\$latch\" for clock \"INTR\" (Hold time is 4.822 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.802 ns + Largest " "Info: + Largest clock skew is 7.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR destination 14.341 ns + Longest register " "Info: + Longest clock path from clock \"INTR\" to destination register is 14.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.126 ns) 5.258 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(4.126 ns) = 5.258 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { INTR sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.270 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 6.270 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.548 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.548 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.200 ns) 8.523 ns Mux15~0 5 COMB LC_X10_Y4_N2 3 " "Info: 5: + IC(0.775 ns) + CELL(0.200 ns) = 8.523 ns; Loc. = LC_X10_Y4_N2; Fanout = 3; COMB Node = 'Mux15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { sta[1] Mux15~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.307 ns) + CELL(0.511 ns) 14.341 ns WR\$latch 6 REG LC_X10_Y4_N1 1 " "Info: 6: + IC(5.307 ns) + CELL(0.511 ns) = 14.341 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; REG Node = 'WR\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { Mux15~0 WR$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.680 ns ( 46.58 % ) " "Info: Total cell delay = 6.680 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.661 ns ( 53.42 % ) " "Info: Total interconnect delay = 7.661 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.341 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.341 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR source 6.539 ns - Shortest register " "Info: - Shortest clock path from clock \"INTR\" to source register is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.618 ns) + CELL(0.511 ns) 5.261 ns Mux10~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(3.618 ns) + CELL(0.511 ns) = 5.261 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { INTR Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.539 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 6.539 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 32.94 % ) " "Info: Total cell delay = 2.154 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.385 ns ( 67.06 % ) " "Info: Total interconnect delay = 4.385 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.341 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.341 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.980 ns - Shortest register register " "Info: - Shortest register to register delay is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sta\[1\] 1 REG LC_X10_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.505 ns) 0.505 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(0.505 ns) = 0.505 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { sta[1] sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.200 ns) 1.523 ns Mux13~0 3 COMB LC_X10_Y4_N0 1 " "Info: 3: + IC(0.818 ns) + CELL(0.200 ns) = 1.523 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { sta[0]~0 Mux13~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.740 ns) 2.980 ns WR\$latch 4 REG LC_X10_Y4_N1 1 " "Info: 4: + IC(0.717 ns) + CELL(0.740 ns) = 2.980 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; REG Node = 'WR\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { Mux13~0 WR$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 48.49 % ) " "Info: Total cell delay = 1.445 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.535 ns ( 51.51 % ) " "Info: Total interconnect delay = 1.535 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { sta[1] sta[0]~0 Mux13~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { sta[1] {} sta[0]~0 {} Mux13~0 {} WR$latch {} } { 0.000ns 0.000ns 0.818ns 0.717ns } { 0.000ns 0.505ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.341 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux15~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.341 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} WR$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.307ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { INTR Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { INTR {} INTR~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.618ns 0.767ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { sta[1] sta[0]~0 Mux13~0 WR$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { sta[1] {} sta[0]~0 {} Mux13~0 {} WR$latch {} } { 0.000ns 0.000ns 0.818ns 0.717ns } { 0.000ns 0.505ns 0.200ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sta\[1\] INTR sw 2.767 ns register " "Info: tsu for register \"sta\[1\]\" (data pin = \"INTR\", clock pin = \"sw\") is 2.767 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.775 ns + Longest pin register " "Info: + Longest pin to register delay is 6.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.126 ns) 5.258 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(4.126 ns) = 5.258 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { INTR sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.270 ns Mux11~2 3 COMB LC_X10_Y4_N7 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 6.270 ns; Loc. = LC_X10_Y4_N7; Fanout = 1; COMB Node = 'Mux11~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux11~2 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.775 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.775 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux11~2 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.658 ns ( 83.51 % ) " "Info: Total cell delay = 5.658 ns ( 83.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 16.49 % ) " "Info: Total interconnect delay = 1.117 ns ( 16.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { INTR sta[0]~0 Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.775 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux11~2 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.305ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.177 ns + " "Info: + Micro setup delay of destination is 2.177 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw destination 6.185 ns - Shortest register " "Info: - Shortest clock path from clock \"sw\" to destination register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw 1 CLK PIN_31 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 3; CLK Node = 'sw'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(0.740 ns) 4.907 ns Mux10~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(3.035 ns) + CELL(0.740 ns) = 4.907 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { sw Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.185 ns sta\[1\] 3 REG LC_X10_Y4_N8 8 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 6.185 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 38.53 % ) " "Info: Total cell delay = 2.383 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.802 ns ( 61.47 % ) " "Info: Total interconnect delay = 3.802 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { INTR sta[0]~0 Mux11~2 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.775 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux11~2 {} sta[1] {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.305ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { sw Mux10~0 sta[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { sw {} sw~combout {} Mux10~0 {} sta[1] {} } { 0.000ns 0.000ns 3.035ns 0.767ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INTR CS CS\$latch 20.555 ns register " "Info: tco from clock \"INTR\" to destination pin \"CS\" through register \"CS\$latch\" is 20.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR source 14.335 ns + Longest register " "Info: + Longest clock path from clock \"INTR\" to source register is 14.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.126 ns) 5.258 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(4.126 ns) = 5.258 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { INTR sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.270 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 6.270 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.548 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.548 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.200 ns) 8.523 ns Mux15~0 5 COMB LC_X10_Y4_N2 3 " "Info: 5: + IC(0.775 ns) + CELL(0.200 ns) = 8.523 ns; Loc. = LC_X10_Y4_N2; Fanout = 3; COMB Node = 'Mux15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { sta[1] Mux15~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.301 ns) + CELL(0.511 ns) 14.335 ns CS\$latch 6 REG LC_X10_Y4_N6 1 " "Info: 6: + IC(5.301 ns) + CELL(0.511 ns) = 14.335 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; REG Node = 'CS\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.812 ns" { Mux15~0 CS$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.680 ns ( 46.60 % ) " "Info: Total cell delay = 6.680 ns ( 46.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.655 ns ( 53.40 % ) " "Info: Total interconnect delay = 7.655 ns ( 53.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.335 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux15~0 CS$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.335 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} CS$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.301ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.220 ns + Longest register pin " "Info: + Longest register to pin delay is 6.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CS\$latch 1 REG LC_X10_Y4_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; REG Node = 'CS\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.898 ns) + CELL(2.322 ns) 6.220 ns CS 2 PIN PIN_18 0 " "Info: 2: + IC(3.898 ns) + CELL(2.322 ns) = 6.220 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'CS'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { CS$latch CS } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.33 % ) " "Info: Total cell delay = 2.322 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.898 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { CS$latch CS } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.220 ns" { CS$latch {} CS {} } { 0.000ns 3.898ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.335 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux15~0 CS$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.335 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux15~0 {} CS$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.775ns 5.301ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { CS$latch CS } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.220 ns" { CS$latch {} CS {} } { 0.000ns 3.898ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Data_out\[6\]\$latch Data_in\[6\] INTR 9.656 ns register " "Info: th for register \"Data_out\[6\]\$latch\" (data pin = \"Data_in\[6\]\", clock pin = \"INTR\") is 9.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTR destination 14.413 ns + Longest register " "Info: + Longest clock path from clock \"INTR\" to destination register is 14.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns INTR 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'INTR'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.126 ns) 5.258 ns sta\[0\]~0 2 COMB LOOP LC_X10_Y4_N9 7 " "Info: 2: + IC(0.000 ns) + CELL(4.126 ns) = 5.258 ns; Loc. = LC_X10_Y4_N9; Fanout = 7; COMB LOOP Node = 'sta\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "sta\[0\]~0 LC_X10_Y4_N9 " "Info: Loc. = LC_X10_Y4_N9; Node \"sta\[0\]~0\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sta[0]~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { INTR sta[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.200 ns) 6.270 ns Mux10~0 3 COMB LC_X10_Y4_N5 1 " "Info: 3: + IC(0.812 ns) + CELL(0.200 ns) = 6.270 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { sta[0]~0 Mux10~0 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.548 ns sta\[1\] 4 REG LC_X10_Y4_N8 8 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.548 ns; Loc. = LC_X10_Y4_N8; Fanout = 8; REG Node = 'sta\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Mux10~0 sta[1] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.200 ns) 8.522 ns Mux11~1 5 COMB LC_X10_Y4_N3 9 " "Info: 5: + IC(0.774 ns) + CELL(0.200 ns) = 8.522 ns; Loc. = LC_X10_Y4_N3; Fanout = 9; COMB Node = 'Mux11~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { sta[1] Mux11~1 } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.691 ns) + CELL(0.200 ns) 14.413 ns Data_out\[6\]\$latch 6 REG LC_X1_Y7_N9 1 " "Info: 6: + IC(5.691 ns) + CELL(0.200 ns) = 14.413 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.891 ns" { Mux11~1 Data_out[6]$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.369 ns ( 44.19 % ) " "Info: Total cell delay = 6.369 ns ( 44.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.044 ns ( 55.81 % ) " "Info: Total interconnect delay = 8.044 ns ( 55.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.413 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux11~1 Data_out[6]$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.413 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux11~1 {} Data_out[6]$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.774ns 5.691ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.757 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Data_in\[6\] 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'Data_in\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.511 ns) 4.757 ns Data_out\[6\]\$latch 2 REG LC_X1_Y7_N9 1 " "Info: 2: + IC(3.083 ns) + CELL(0.511 ns) = 4.757 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'Data_out\[6\]\$latch'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.594 ns" { Data_in[6] Data_out[6]$latch } "NODE_NAME" } } { "ADC0804.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/ADC0804.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 35.19 % ) " "Info: Total cell delay = 1.674 ns ( 35.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 64.81 % ) " "Info: Total interconnect delay = 3.083 ns ( 64.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { Data_in[6] Data_out[6]$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { Data_in[6] {} Data_in[6]~combout {} Data_out[6]$latch {} } { 0.000ns 0.000ns 3.083ns } { 0.000ns 1.163ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.413 ns" { INTR sta[0]~0 Mux10~0 sta[1] Mux11~1 Data_out[6]$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.413 ns" { INTR {} INTR~combout {} sta[0]~0 {} Mux10~0 {} sta[1] {} Mux11~1 {} Data_out[6]$latch {} } { 0.000ns 0.000ns 0.000ns 0.812ns 0.767ns 0.774ns 5.691ns } { 0.000ns 1.132ns 4.126ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { Data_in[6] Data_out[6]$latch } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { Data_in[6] {} Data_in[6]~combout {} Data_out[6]$latch {} } { 0.000ns 0.000ns 3.083ns } { 0.000ns 1.163ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 15:53:47 2012 " "Info: Processing ended: Thu Oct 18 15:53:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Info: Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
