Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: SRAM_BLOCK.xco
XMDF file found: SRAM_BLOCK_xmdf.tcl
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/iodrp_controll
er.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/iodrp_cont
   roller.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/iodrp_mcb_cont
roller.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/iodrp_mcb_
   controller.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_raw_wrappe
r.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_raw_wr
   apper.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_soft_calib
ration.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_soft_c
   alibration.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_soft_calib
ration_top.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/mcb_soft_c
   alibration_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/memc3_infrastr
ucture.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/memc3_infr
   astructure.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/memc3_wrapper.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/memc3_wrap
   per.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/SRAM_BLOCK.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/rtl/SRAM_BLOCK
   .vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pablo/ise/VGA/ipcore_dir/tmp/_cg/SRAM_BLOCK/user_design/par/SRAM_BLOCK.ucf
-view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SRAM_BLOCK"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
