#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 10:12:59 2024
# Process ID: 12484
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8136 F:\Git_Repository\FPGA_myself\DVB-S\vivado\vivado.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/vivado\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.xpr
update_compile_order -fileset sources_1
set_property compxlib.modelsim_compiled_library_dir F:/FPGA/vivadoModelsimLib [current_project]
compile_simlib -simulator modelsim -simulator_exec_path {F:/FPGA/Modelsim2020/win64} -family kintex7 -family virtex7 -family zynq -language verilog -library all -dir {F:/FPGA/vivadoModelsimLib}
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/vivado/top_wrapper_behav.wcfg
source top_tb.tcl
run 10 us
run 10 us
relaunch_sim
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd}
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/vivado/top_wrapper_behav.wcfg}
set_property target_simulator ModelSim [current_project]
set_property -name {modelsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
delete_bd_objs [get_bd_ports clk_0]
delete_bd_objs [get_bd_ports reset_n_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property location {0.5 -1 -25} [get_bd_cells sim_clk_gen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins SinDataIn_0/clk]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins SinDataIn_0/reset_n]
regenerate_bd_layout
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation -install_path F:/FPGA/Modelsim2020/win64
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd}
launch_simulation -install_path F:/FPGA/Modelsim2020/win64
set_property target_simulator XSim [current_project]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/vivado/top_wrapper_behav.wcfg
source top_wrapper.tcl
run 10 us
restart
run 10 us
run 10 us
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins alphaScramble_0/alphaScramble_OUT]
delete_bd_objs [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells sim_clk_gen_0]
delete_bd_objs [get_bd_nets reset_n_0_1]
delete_bd_objs [get_bd_nets clk_0_1]
startgroup
make_bd_pins_external  [get_bd_cells alphaScramble_0]
make_bd_intf_pins_external  [get_bd_cells alphaScramble_0]
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins SinDataIn_0/clk]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins SinDataIn_0/reset_n]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
delete_bd_objs [get_bd_cells sim_clk_gen_0]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd}]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/vivadoModelsimLib} {questa=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/vivado/top_wrapper_behav.wcfg}
close_sim
