Analysis & Synthesis report for lab3vhdl
Wed Sep 21 12:25:35 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab3vhdl|fsm:inst|CS
  9. Parameter Settings for Inferred Entity Instance: scounter:inst5|lpm_counter:s_count_temp_rtl_0
 10. Parameter Settings for Inferred Entity Instance: bcounter:inst6|lpm_counter:b_count_temp_rtl_0
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Sep 21 12:25:35 2016      ;
; Quartus II 64-Bit Version   ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name               ; lab3vhdl                                   ;
; Top-level Entity Name       ; lab3vhdl                                   ;
; Family                      ; MAX7000AE                                  ;
; Total macrocells            ; 42                                         ;
; Total pins                  ; 14                                         ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7064AELC44-10 ;               ;
; Top-level entity name                                                      ; lab3vhdl         ; lab3vhdl      ;
; Family name                                                                ; MAX7000AE        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off              ; Off           ;
; Preserve fewer node names                                                  ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off              ; Off           ;
; Verilog Version                                                            ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993        ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto             ; Auto          ;
; Safe State Machine                                                         ; Off              ; Off           ;
; Extract Verilog State Machines                                             ; On               ; On            ;
; Extract VHDL State Machines                                                ; On               ; On            ;
; Ignore Verilog initial constructs                                          ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On               ; On            ;
; Infer RAMs from Raw Logic                                                  ; On               ; On            ;
; Parallel Synthesis                                                         ; On               ; On            ;
; NOT Gate Push-Back                                                         ; On               ; On            ;
; Power-Up Don't Care                                                        ; On               ; On            ;
; Remove Duplicate Registers                                                 ; On               ; On            ;
; Ignore CARRY Buffers                                                       ; Off              ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off              ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto             ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off              ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off              ; Off           ;
; Optimization Technique                                                     ; Speed            ; Speed         ;
; Allow XOR Gate Usage                                                       ; On               ; On            ;
; Auto Logic Cell Insertion                                                  ; On               ; On            ;
; Parallel Expander Chain Length                                             ; 4                ; 4             ;
; Auto Parallel Expanders                                                    ; On               ; On            ;
; Auto Open-Drain Pins                                                       ; On               ; On            ;
; Auto Resource Sharing                                                      ; Off              ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100              ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On               ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off              ; Off           ;
; Report Parameter Settings                                                  ; On               ; On            ;
; Report Source Assignments                                                  ; On               ; On            ;
; Report Connectivity Checks                                                 ; On               ; On            ;
; HDL message level                                                          ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000             ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000             ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100              ; 100           ;
; Block Design Naming                                                        ; Auto             ; Auto          ;
; Synthesis Effort                                                           ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On               ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off              ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium           ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto             ; Auto          ;
; Synthesis Seed                                                             ; 1                ; 1             ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; sevensegment_decoder.vhd         ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/sevensegment_decoder.vhd ;         ;
; lab3vhdl.vhd                     ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.vhd             ;         ;
; scounter.vhd                     ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/scounter.vhd             ;         ;
; bcounter.vhd                     ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/bcounter.vhd             ;         ;
; compare7s.vhd                    ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7s.vhd            ;         ;
; compare7n.vhd                    ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7n.vhd            ;         ;
; compare15s.vhd                   ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare15s.vhd           ;         ;
; shiftreg.vhd                     ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/shiftreg.vhd             ;         ;
; multiplex_7seg.vhd               ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/multiplex_7seg.vhd       ;         ;
; disp_register.vhd                ; yes             ; User VHDL File                     ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/disp_register.vhd        ;         ;
; lab3vhdl.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                     ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                          ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                      ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 42                   ;
; Total registers      ; 41                   ;
; I/O pins             ; 14                   ;
; Parallel expanders   ; 1                    ;
; Maximum fan-out node ; clk                  ;
; Maximum fan-out      ; 41                   ;
; Total fan-out        ; 260                  ;
; Average fan-out      ; 4.64                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                 ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Macrocells ; Pins ; Full Hierarchy Name                                     ; Library Name ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+
; |lab3vhdl                              ; 42         ; 14   ; |lab3vhdl                                               ; work         ;
;    |bcounter:inst6|                    ; 4          ; 0    ; |lab3vhdl|bcounter:inst6                                ; work         ;
;       |lpm_counter:b_count_temp_rtl_0| ; 4          ; 0    ; |lab3vhdl|bcounter:inst6|lpm_counter:b_count_temp_rtl_0 ; work         ;
;    |disp_register:inst8|               ; 7          ; 0    ; |lab3vhdl|disp_register:inst8                           ; work         ;
;    |fsm:inst|                          ; 2          ; 0    ; |lab3vhdl|fsm:inst                                      ; work         ;
;    |multiplex_7seg:inst10|             ; 5          ; 0    ; |lab3vhdl|multiplex_7seg:inst10                         ; work         ;
;    |scounter:inst5|                    ; 5          ; 0    ; |lab3vhdl|scounter:inst5                                ; work         ;
;       |lpm_counter:s_count_temp_rtl_0| ; 5          ; 0    ; |lab3vhdl|scounter:inst5|lpm_counter:s_count_temp_rtl_0 ; work         ;
;    |sevensegment_decoder:inst11|       ; 11         ; 0    ; |lab3vhdl|sevensegment_decoder:inst11                   ; work         ;
;    |shiftreg:inst7|                    ; 8          ; 0    ; |lab3vhdl|shiftreg:inst7                                ; work         ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+


Encoding Type:  Minimal Bits
+--------------------------------------------+
; State Machine - |lab3vhdl|fsm:inst|CS      ;
+----------+----------------+----------------+
; Name     ; CS.state_bit_1 ; CS.state_bit_0 ;
+----------+----------------+----------------+
; CS.idle  ; 0              ; 0              ;
; CS.start ; 0              ; 1              ;
; CS.data  ; 1              ; 0              ;
; CS.stop  ; 1              ; 1              ;
+----------+----------------+----------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scounter:inst5|lpm_counter:s_count_temp_rtl_0 ;
+------------------------+-------------------+---------------------------------------------------+
; Parameter Name         ; Value             ; Type                                              ;
+------------------------+-------------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 4                 ; Untyped                                           ;
; LPM_DIRECTION          ; UP                ; Untyped                                           ;
; LPM_MODULUS            ; 0                 ; Untyped                                           ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                           ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                           ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                           ;
; DEVICE_FAMILY          ; MAX7000AE         ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                           ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                           ;
; LABWIDE_SCLR           ; ON                ; Untyped                                           ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                           ;
+------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcounter:inst6|lpm_counter:b_count_temp_rtl_0 ;
+------------------------+-------------------+---------------------------------------------------+
; Parameter Name         ; Value             ; Type                                              ;
+------------------------+-------------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 4                 ; Untyped                                           ;
; LPM_DIRECTION          ; UP                ; Untyped                                           ;
; LPM_MODULUS            ; 0                 ; Untyped                                           ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                           ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                           ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                           ;
; DEVICE_FAMILY          ; MAX7000AE         ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                           ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                           ;
; LABWIDE_SCLR           ; ON                ; Untyped                                           ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                           ;
+------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Sep 21 12:25:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3vhdl -c lab3vhdl
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd
    Info (12022): Found design unit 1: sevensegment_decoder-behaviour
    Info (12023): Found entity 1: sevensegment_decoder
Info (12021): Found 2 design units, including 1 entities, in source file lab3vhdl.vhd
    Info (12022): Found design unit 1: fsm-behaviour
    Info (12023): Found entity 1: fsm
Info (12021): Found 2 design units, including 1 entities, in source file scounter.vhd
    Info (12022): Found design unit 1: scounter-behaviour
    Info (12023): Found entity 1: scounter
Info (12021): Found 2 design units, including 1 entities, in source file bcounter.vhd
    Info (12022): Found design unit 1: bcounter-behaviour
    Info (12023): Found entity 1: bcounter
Info (12021): Found 2 design units, including 1 entities, in source file compare7s.vhd
    Info (12022): Found design unit 1: compare7s-behaviour
    Info (12023): Found entity 1: compare7s
Info (12021): Found 2 design units, including 1 entities, in source file compare7n.vhd
    Info (12022): Found design unit 1: compare7n-behaviour
    Info (12023): Found entity 1: compare7n
Info (12021): Found 2 design units, including 1 entities, in source file compare15s.vhd
    Info (12022): Found design unit 1: compare15s-behaviour
    Info (12023): Found entity 1: compare15s
Info (12021): Found 2 design units, including 1 entities, in source file shiftreg.vhd
    Info (12022): Found design unit 1: shiftreg-behaviour
    Info (12023): Found entity 1: shiftreg
Info (12021): Found 2 design units, including 1 entities, in source file multiplex_7seg.vhd
    Info (12022): Found design unit 1: multiplex_7seg-behaviour
    Info (12023): Found entity 1: multiplex_7seg
Info (12021): Found 2 design units, including 1 entities, in source file disp_register.vhd
    Info (12022): Found design unit 1: disp_register-Behaviour
    Info (12023): Found entity 1: disp_register
Info (12021): Found 1 design units, including 1 entities, in source file lab3vhdl.bdf
    Info (12023): Found entity 1: lab3vhdl
Info (12127): Elaborating entity "lab3vhdl" for the top level hierarchy
Info (12128): Elaborating entity "multiplex_7seg" for hierarchy "multiplex_7seg:inst10"
Info (12128): Elaborating entity "disp_register" for hierarchy "disp_register:inst8"
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:inst"
Info (12128): Elaborating entity "compare7n" for hierarchy "compare7n:inst3"
Info (12128): Elaborating entity "bcounter" for hierarchy "bcounter:inst6"
Info (12128): Elaborating entity "compare7s" for hierarchy "compare7s:inst4"
Info (12128): Elaborating entity "scounter" for hierarchy "scounter:inst5"
Info (12128): Elaborating entity "compare15s" for hierarchy "compare15s:inst2"
Info (12128): Elaborating entity "shiftreg" for hierarchy "shiftreg:inst7"
Info (12128): Elaborating entity "sevensegment_decoder" for hierarchy "sevensegment_decoder:inst11"
Warning (10492): VHDL Process Statement warning at sevensegment_decoder.vhd(19): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (19000): Inferred 2 megafunctions from design logic
    Info (19001): Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "scounter:inst5|s_count_temp_rtl_0"
    Info (19001): Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "bcounter:inst6|b_count_temp_rtl_0"
Info (12130): Elaborated megafunction instantiation "scounter:inst5|lpm_counter:s_count_temp_rtl_0"
Info (12133): Instantiated megafunction "scounter:inst5|lpm_counter:s_count_temp_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280014): Promoted clock signal driven by pin "clk" to global clock signal
Info (21057): Implemented 56 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 12 output pins
    Info (21063): Implemented 42 macrocells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Wed Sep 21 12:25:35 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


