outputBit B 2 0
input1Logic B 3 0
input2Logic B 4 0
outputLogic B 5 0
d_output B 6 0
v_d_output B 7 0
