
/home/zhongsh3/vtr/vtr_flow/../vpr/vpr k6_N10_mem32K_40nm.xml ch_intrinsics --blif_file ch_intrinsics.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --cluster_seed_type blend --routing_failure_predictor safe --sdc_file /home/zhongsh3/vtr/vtr_flow/sdc/ch_intrinsics.sdc --seed 1 --nodisp

VPR FPGA Placement and Routing.
Version: Version 7.0.7
Revision: 4614M
Compiled: Jun  1 2015.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_N10_mem32K_40nm.xml
Circuit name: ch_intrinsics.blif

Building complex block graph.
Warning 1: io[0].clock[0] unconnected pin in architecture.
Swept away 0 nets with no fanout.
Net is a constant generator: top^memory_controller_out~8.
Warning 2: logical_block #678 with output top^memory_controller_out~8 has only 0 pin.
Warning 3: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~9.
Warning 4: logical_block #679 with output top^memory_controller_out~9 has only 0 pin.
Warning 5: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~10.
Warning 6: logical_block #680 with output top^memory_controller_out~10 has only 0 pin.
Warning 7: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~11.
Warning 8: logical_block #681 with output top^memory_controller_out~11 has only 0 pin.
Warning 9: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~12.
Warning 10: logical_block #682 with output top^memory_controller_out~12 has only 0 pin.
Warning 11: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~13.
Warning 12: logical_block #683 with output top^memory_controller_out~13 has only 0 pin.
Warning 13: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~14.
Warning 14: logical_block #684 with output top^memory_controller_out~14 has only 0 pin.
Warning 15: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~15.
Warning 16: logical_block #685 with output top^memory_controller_out~15 has only 0 pin.
Warning 17: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~16.
Warning 18: logical_block #686 with output top^memory_controller_out~16 has only 0 pin.
Warning 19: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~17.
Warning 20: logical_block #687 with output top^memory_controller_out~17 has only 0 pin.
Warning 21: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~18.
Warning 22: logical_block #688 with output top^memory_controller_out~18 has only 0 pin.
Warning 23: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~19.
Warning 24: logical_block #689 with output top^memory_controller_out~19 has only 0 pin.
Warning 25: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~20.
Warning 26: logical_block #690 with output top^memory_controller_out~20 has only 0 pin.
Warning 27: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~21.
Warning 28: logical_block #691 with output top^memory_controller_out~21 has only 0 pin.
Warning 29: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~22.
Warning 30: logical_block #692 with output top^memory_controller_out~22 has only 0 pin.
Warning 31: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~23.
Warning 32: logical_block #693 with output top^memory_controller_out~23 has only 0 pin.
Warning 33: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~24.
Warning 34: logical_block #694 with output top^memory_controller_out~24 has only 0 pin.
Warning 35: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~25.
Warning 36: logical_block #695 with output top^memory_controller_out~25 has only 0 pin.
Warning 37: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~26.
Warning 38: logical_block #696 with output top^memory_controller_out~26 has only 0 pin.
Warning 39: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~27.
Warning 40: logical_block #697 with output top^memory_controller_out~27 has only 0 pin.
Warning 41: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~28.
Warning 42: logical_block #698 with output top^memory_controller_out~28 has only 0 pin.
Warning 43: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~29.
Warning 44: logical_block #699 with output top^memory_controller_out~29 has only 0 pin.
Warning 45: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~30.
Warning 46: logical_block #700 with output top^memory_controller_out~30 has only 0 pin.
Warning 47: Block contains output -- may be a constant generator.
Net is a constant generator: top^memory_controller_out~31.
Warning 48: logical_block #701 with output top^memory_controller_out~31 has only 0 pin.
Warning 49: Block contains output -- may be a constant generator.
Removed 33 LUT buffers.
Sweeped away 33 nodes.
BLIF circuit stats:
	24 LUTs of size 0
	0 LUTs of size 1
	75 LUTs of size 2
	5 LUTs of size 3
	118 LUTs of size 4
	114 LUTs of size 5
	89 LUTs of size 6
	99 of type input
	130 of type output
	233 of type latch
	425 of type names
	0 of type dual_port_ram
	8 of type single_port_ram
	0 of type multiply
Timing analysis: ON
Slack definition: R
Circuit netlist file: ch_intrinsics.net
Circuit placement file: ch_intrinsics.place
Circuit routing file: ch_intrinsics.route
Circuit SDC file: /home/zhongsh3/vtr/vtr_flow/sdc/ch_intrinsics.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: false
PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: true
PackerOpts.timing_driven: true

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'ch_intrinsics.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 895, total nets: 765, total inputs: 99, total outputs: 130
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

SDC file '/home/zhongsh3/vtr/vtr_flow/sdc/ch_intrinsics.sdc' blank or not found.

Defaulting to: constrain all 99 inputs and 130 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Not enough resources expand FPGA size to x = 3 y = 3.
Not enough resources expand FPGA size to x = 4 y = 4.
Not enough resources expand FPGA size to x = 5 y = 5.
Not enough resources expand FPGA size to x = 6 y = 6.
Complex block 0: cb.top.memory_controller+memtroll.single_port_ram+_str^out~0, type: memory
	.......
Passed route at end.
Complex block 1: cb.n342, type: clb
	.........
Passed route at end.
Complex block 2: cb.n382, type: clb
	.........
Passed route at end.
Complex block 3: cb.n357, type: clb
	.........
Passed route at end.
Complex block 4: cb.n987, type: clb
	.........
Passed route at end.
Complex block 5: cb.n637, type: clb
	.........
Passed route at end.
Complex block 6: cb.n787, type: clb
	.........
Passed route at end.
Complex block 7: cb.n1012, type: clb
	.........
Passed route at end.
Complex block 8: cb.n982, type: clb
	.........
Passed route at end.
Complex block 9: cb.n757, type: clb
	.........
Passed route at end.
Complex block 10: cb.n532, type: clb
	.........
Passed route at end.
Complex block 11: cb.n1007, type: clb
	.........
Passed route at end.
Complex block 12: cb.n782, type: clb
	.........
Passed route at end.
Complex block 13: cb.n732, type: clb
	.........
Passed route at end.
Complex block 14: cb.n907, type: clb
	.........
Passed route at end.
Complex block 15: cb.n932, type: clb
	.........
Passed route at end.
Complex block 16: cb.n707, type: clb
	.........
Passed route at end.
Complex block 17: cb.n1050, type: clb
	.........
Passed route at end.
Complex block 18: cb.n1043_1, type: clb
	.........
Passed route at end.
Complex block 19: cb.n1053_1, type: clb
	.........
Passed route at end.
Complex block 20: cb.n1044, type: clb
	.........
Passed route at end.
Complex block 21: cb.n1042_1, type: clb
	.........
Passed route at end.
Complex block 22: cb.n1045, type: clb
	.........
Passed route at end.
Complex block 23: cb.n1092, type: clb
	.........
Passed route at end.
Complex block 24: cb.n1117, type: clb
	.........
Passed route at end.
Not enough resources expand FPGA size to x = 7 y = 7.
Complex block 25: cb.n1042, type: clb
	.........
Passed route at end.
Complex block 26: cb.n1017, type: clb
	.........
Passed route at end.
Complex block 27: cb.n792, type: clb
	.........
Passed route at end.
Complex block 28: cb.n592, type: clb
	.........
Passed route at end.
Complex block 29: cb.n672, type: clb
	.........
Passed route at end.
Complex block 30: cb.n367, type: clb
	.........
Passed route at end.
Complex block 31: cb.n522, type: clb
	.........
Passed route at end.
Complex block 32: cb.n1442, type: clb
	.........
Passed route at end.
Complex block 33: cb.top^c~26, type: io
	
Passed route at end.
Complex block 34: cb.top^c~25, type: io
	
Passed route at end.
Complex block 35: cb.top^c~24, type: io
	
Passed route at end.
Complex block 36: cb.top^c~22, type: io
	
Passed route at end.
Complex block 37: cb.top^c~17, type: io
	
Passed route at end.
Complex block 38: cb.top^c~21, type: io
	
Passed route at end.
Complex block 39: cb.top^c~16, type: io
	
Passed route at end.
Complex block 40: cb.top^c~20, type: io
	
Passed route at end.
Complex block 41: cb.top^c~18, type: io
	
Passed route at end.
Complex block 42: cb.top^c~27, type: io
	
Passed route at end.
Complex block 43: cb.top^c~15, type: io
	
Passed route at end.
Complex block 44: cb.top^c~14, type: io
	
Passed route at end.
Complex block 45: cb.top^c~13, type: io
	
Passed route at end.
Complex block 46: cb.top^c~19, type: io
	
Passed route at end.
Complex block 47: cb.top^c~23, type: io
	
Passed route at end.
Complex block 48: cb.top^c~11, type: io
	
Passed route at end.
Complex block 49: cb.top^c~10, type: io
	
Passed route at end.
Complex block 50: cb.top^c~9, type: io
	
Passed route at end.
Complex block 51: cb.top^c~8, type: io
	
Passed route at end.
Complex block 52: cb.top^c~5, type: io
	
Passed route at end.
Complex block 53: cb.top^c~6, type: io
	
Passed route at end.
Complex block 54: cb.top^c~12, type: io
	
Passed route at end.
Complex block 55: cb.top^c~4, type: io
	
Passed route at end.
Complex block 56: cb.top^c~3, type: io
	
Passed route at end.
Complex block 57: cb.top^c~2, type: io
	
Passed route at end.
Complex block 58: cb.top^c~1, type: io
	
Passed route at end.
Complex block 59: cb.top^c~0, type: io
	
Passed route at end.
Complex block 60: cb.top^c~7, type: io
	
Passed route at end.
Complex block 61: cb.top^c~31, type: io
	
Passed route at end.
Complex block 62: cb.top^c~30, type: io
	
Passed route at end.
Complex block 63: cb.top^c~29, type: io
	
Passed route at end.
Complex block 64: cb.top^c~28, type: io
	
Passed route at end.
Complex block 65: cb.top^memory_controller_address~4, type: clb
	.........
Passed route at end.
Complex block 66: cb.top^memory_controller_address~1, type: clb
	.........
Passed route at end.
Complex block 67: cb.top^memory_controller_address~3, type: clb
	.........
Passed route at end.
Not enough resources expand FPGA size to x = 8 y = 8.
Complex block 68: cb.top^memory_controller_in~4, type: clb
	.........
Passed route at end.
Complex block 69: cb.top^n~28, type: io
	
Passed route at end.
Complex block 70: cb.top^n~13, type: io
	
Passed route at end.
Complex block 71: cb.top^n~30, type: io
	
Passed route at end.
Complex block 72: cb.top^n~11, type: io
	
Passed route at end.
Complex block 73: cb.n1227, type: clb
	.........
Passed route at end.
Complex block 74: cb.n1232, type: clb
	.........
Passed route at end.
Complex block 75: cb.n1212, type: clb
	.........
Passed route at end.
Complex block 76: cb.top^reset, type: io
	
Passed route at end.
Complex block 77: cb.top^n~29, type: io
	
Passed route at end.
Complex block 78: cb.top^n~25, type: io
	
Passed route at end.
Complex block 79: cb.top^n~24, type: io
	
Passed route at end.
Complex block 80: cb.top^n~23, type: io
	
Passed route at end.
Complex block 81: cb.top^n~19, type: io
	
Passed route at end.
Complex block 82: cb.top^n~18, type: io
	
Passed route at end.
Complex block 83: cb.top^n~12, type: io
	
Passed route at end.
Complex block 84: cb.top^n~10, type: io
	
Passed route at end.
Complex block 85: cb.top^n~9, type: io
	
Passed route at end.
Complex block 86: cb.top^n~8, type: io
	
Passed route at end.
Complex block 87: cb.top^n~5, type: io
	
Passed route at end.
Complex block 88: cb.top^n~4, type: io
	
Passed route at end.
Complex block 89: cb.out:top^memory_controller_in~31, type: io
	
Passed route at end.
Complex block 90: cb.out:top^memory_controller_in~30, type: io
	
Passed route at end.
Complex block 91: cb.out:top^memory_controller_in~29, type: io
	
Passed route at end.
Complex block 92: cb.out:top^memory_controller_in~28, type: io
	
Passed route at end.
Complex block 93: cb.out:top^memory_controller_in~27, type: io
	
Passed route at end.
Complex block 94: cb.out:top^memory_controller_in~26, type: io
	
Passed route at end.
Complex block 95: cb.out:top^memory_controller_in~25, type: io
	
Passed route at end.
Complex block 96: cb.out:top^memory_controller_in~24, type: io
	
Passed route at end.
Complex block 97: cb.out:top^memory_controller_in~23, type: io
	
Passed route at end.
Complex block 98: cb.out:top^memory_controller_in~22, type: io
	
Passed route at end.
Complex block 99: cb.out:top^memory_controller_in~21, type: io
	
Passed route at end.
Complex block 100: cb.out:top^memory_controller_in~20, type: io
	
Passed route at end.
Complex block 101: cb.out:top^memory_controller_in~19, type: io
	
Passed route at end.
Complex block 102: cb.out:top^memory_controller_in~18, type: io
	
Passed route at end.
Complex block 103: cb.out:top^memory_controller_in~17, type: io
	
Passed route at end.
Complex block 104: cb.out:top^memory_controller_in~16, type: io
	
Passed route at end.
Complex block 105: cb.out:top^memory_controller_in~15, type: io
	
Passed route at end.
Complex block 106: cb.out:top^memory_controller_in~14, type: io
	
Passed route at end.
Complex block 107: cb.out:top^memory_controller_in~13, type: io
	
Passed route at end.
Complex block 108: cb.out:top^memory_controller_in~12, type: io
	
Passed route at end.
Complex block 109: cb.out:top^memory_controller_in~11, type: io
	
Passed route at end.
Complex block 110: cb.out:top^memory_controller_in~10, type: io
	
Passed route at end.
Complex block 111: cb.out:top^memory_controller_in~9, type: io
	
Passed route at end.
Complex block 112: cb.out:top^memory_controller_in~8, type: io
	
Passed route at end.
Complex block 113: cb.out:top^memory_controller_in~7, type: io
	
Passed route at end.
Complex block 114: cb.out:top^memory_controller_in~6, type: io
	
Passed route at end.
Complex block 115: cb.out:top^memory_controller_in~5, type: io
	
Passed route at end.
Complex block 116: cb.out:top^memory_controller_in~4, type: io
	
Passed route at end.
Complex block 117: cb.out:top^memory_controller_in~3, type: io
	
Passed route at end.
Complex block 118: cb.out:top^memory_controller_in~2, type: io
	
Passed route at end.
Complex block 119: cb.out:top^memory_controller_in~1, type: io
	
Passed route at end.
Complex block 120: cb.out:top^memory_controller_in~0, type: io
	
Passed route at end.
Complex block 121: cb.out:top^memory_controller_address~31, type: io
	
Passed route at end.
Complex block 122: cb.out:top^memory_controller_address~30, type: io
	
Passed route at end.
Complex block 123: cb.out:top^memory_controller_address~29, type: io
	
Passed route at end.
Complex block 124: cb.out:top^memory_controller_address~28, type: io
	
Passed route at end.
Complex block 125: cb.out:top^memory_controller_address~27, type: io
	
Passed route at end.
Complex block 126: cb.out:top^memory_controller_address~25, type: io
	
Passed route at end.
Complex block 127: cb.out:top^memory_controller_address~26, type: io
	
Passed route at end.
Complex block 128: cb.out:top^memory_controller_address~23, type: io
	
Passed route at end.
Complex block 129: cb.out:top^memory_controller_address~24, type: io
	
Passed route at end.
Complex block 130: cb.out:top^memory_controller_address~22, type: io
	
Passed route at end.
Complex block 131: cb.out:top^memory_controller_address~21, type: io
	
Passed route at end.
Complex block 132: cb.out:top^memory_controller_address~20, type: io
	
Passed route at end.
Complex block 133: cb.out:top^memory_controller_address~19, type: io
	
Passed route at end.
Complex block 134: cb.out:top^memory_controller_address~18, type: io
	
Passed route at end.
Complex block 135: cb.out:top^memory_controller_address~17, type: io
	
Passed route at end.
Complex block 136: cb.out:top^memory_controller_address~16, type: io
	
Passed route at end.
Complex block 137: cb.out:top^memory_controller_address~15, type: io
	
Passed route at end.
Complex block 138: cb.out:top^memory_controller_address~14, type: io
	
Passed route at end.
Complex block 139: cb.out:top^memory_controller_address~13, type: io
	
Passed route at end.
Complex block 140: cb.out:top^memory_controller_address~12, type: io
	
Passed route at end.
Complex block 141: cb.out:top^memory_controller_address~11, type: io
	
Passed route at end.
Complex block 142: cb.out:top^memory_controller_address~10, type: io
	
Passed route at end.
Complex block 143: cb.out:top^memory_controller_address~9, type: io
	
Passed route at end.
Complex block 144: cb.out:top^memory_controller_address~8, type: io
	
Passed route at end.
Complex block 145: cb.out:top^memory_controller_address~7, type: io
	
Passed route at end.
Complex block 146: cb.out:top^memory_controller_address~6, type: io
	
Passed route at end.
Complex block 147: cb.out:top^memory_controller_address~5, type: io
	
Passed route at end.
Complex block 148: cb.out:top^memory_controller_address~4, type: io
	
Passed route at end.
Complex block 149: cb.out:top^memory_controller_address~3, type: io
	
Passed route at end.
Complex block 150: cb.out:top^memory_controller_address~2, type: io
	
Passed route at end.
Complex block 151: cb.out:top^memory_controller_address~1, type: io
	
Passed route at end.
Complex block 152: cb.out:top^memory_controller_address~0, type: io
	
Passed route at end.
Complex block 153: cb.top^memory_controller_address~8, type: clb
	.........
Passed route at end.
Complex block 154: cb.out:top^memory_controller_out~7, type: io
	
Passed route at end.
Complex block 155: cb.out:top^memory_controller_out~6, type: io
	
Passed route at end.
Complex block 156: cb.out:top^memory_controller_out~5, type: io
	
Passed route at end.
Complex block 157: cb.out:top^memory_controller_out~4, type: io
	
Passed route at end.
Complex block 158: cb.out:top^memory_controller_out~3, type: io
	
Passed route at end.
Complex block 159: cb.out:top^memory_controller_out~2, type: io
	
Passed route at end.
Complex block 160: cb.out:top^memory_controller_out~1, type: io
	
Passed route at end.
Complex block 161: cb.out:top^memory_controller_out~0, type: io
	
Passed route at end.
Complex block 162: cb.top^memory_controller_out~1, type: clb
	.........
Passed route at end.
Complex block 163: cb.top^m~9, type: io
	
Passed route at end.
Complex block 164: cb.top^n~31, type: io
	
Passed route at end.
Complex block 165: cb.top^start, type: io
	
Passed route at end.
Complex block 166: cb.top^n~27, type: io
	
Passed route at end.
Complex block 167: cb.top^n~26, type: io
	
Passed route at end.
Complex block 168: cb.top^n~22, type: io
	
Passed route at end.
Complex block 169: cb.top^n~21, type: io
	
Passed route at end.
Complex block 170: cb.top^n~20, type: io
	
Passed route at end.
Complex block 171: cb.top^n~17, type: io
	
Passed route at end.
Complex block 172: cb.top^n~16, type: io
	
Passed route at end.
Complex block 173: cb.top^n~15, type: io
	
Passed route at end.
Complex block 174: cb.top^n~14, type: io
	
Passed route at end.
Complex block 175: cb.top^n~7, type: io
	
Passed route at end.
Complex block 176: cb.top^n~6, type: io
	
Passed route at end.
Complex block 177: cb.out:top^memory_controller_write_enable, type: io
	
Passed route at end.
Complex block 178: cb.top^m~27, type: io
	
Passed route at end.
Complex block 179: cb.top^m~26, type: io
	
Passed route at end.
Complex block 180: cb.top^m~11, type: io
	
Passed route at end.
Complex block 181: cb.top^m~25, type: io
	
Passed route at end.
Complex block 182: cb.top^m~3, type: io
	
Passed route at end.
Complex block 183: cb.top^m~24, type: io
	
Passed route at end.
Complex block 184: cb.top^m~10, type: io
	
Passed route at end.
Complex block 185: cb.top^m~23, type: io
	
Passed route at end.
Complex block 186: cb.top^m~22, type: io
	
Passed route at end.
Complex block 187: cb.top^m~2, type: io
	
Passed route at end.
Complex block 188: cb.top^m~8, type: io
	
Passed route at end.
Complex block 189: cb.top^m~21, type: io
	
Passed route at end.
Complex block 190: cb.top^m~20, type: io
	
Passed route at end.
Complex block 191: cb.top^m~19, type: io
	
Passed route at end.
Complex block 192: cb.top^m~18, type: io
	
Passed route at end.
Complex block 193: cb.top^m~7, type: io
	
Passed route at end.
Complex block 194: cb.top^m~17, type: io
	
Passed route at end.
Complex block 195: cb.top^m~6, type: io
	
Passed route at end.
Complex block 196: cb.top^m~1, type: io
	
Passed route at end.
Complex block 197: cb.top^m~16, type: io
	
Passed route at end.
Complex block 198: cb.top^m~15, type: io
	
Passed route at end.
Complex block 199: cb.top^m~14, type: io
	
Passed route at end.
Complex block 200: cb.top^m~5, type: io
	
Passed route at end.
Complex block 201: cb.top^m~4, type: io
	
Passed route at end.
Complex block 202: cb.top^m~31, type: io
	
Passed route at end.
Complex block 203: cb.top^m~0, type: io
	
Passed route at end.
Complex block 204: cb.top^m~13, type: io
	
Passed route at end.
Complex block 205: cb.top^m~30, type: io
	
Passed route at end.
Complex block 206: cb.top^m~12, type: io
	
Passed route at end.
Complex block 207: cb.top^m~29, type: io
	
Passed route at end.
Complex block 208: cb.top^m~28, type: io
	
Passed route at end.
Complex block 209: cb.top^n~3, type: io
	
Passed route at end.
Complex block 210: cb.top^n~2, type: io
	
Passed route at end.
Complex block 211: cb.top^n~1, type: io
	
Passed route at end.
Complex block 212: cb.top^n~0, type: io
	
Passed route at end.
Complex block 213: cb.out:top^return_val~27, type: io
	
Passed route at end.
Complex block 214: cb.out:top^return_val~26, type: io
	
Passed route at end.
Complex block 215: cb.out:top^return_val~25, type: io
	
Passed route at end.
Complex block 216: cb.out:top^return_val~24, type: io
	
Passed route at end.
Complex block 217: cb.out:top^return_val~23, type: io
	
Passed route at end.
Complex block 218: cb.out:top^return_val~22, type: io
	
Passed route at end.
Complex block 219: cb.out:top^return_val~21, type: io
	
Passed route at end.
Complex block 220: cb.out:top^return_val~20, type: io
	
Passed route at end.
Complex block 221: cb.out:top^return_val~19, type: io
	
Passed route at end.
Complex block 222: cb.out:top^return_val~18, type: io
	
Passed route at end.
Complex block 223: cb.out:top^return_val~17, type: io
	
Passed route at end.
Complex block 224: cb.out:top^return_val~16, type: io
	
Passed route at end.
Complex block 225: cb.out:top^return_val~15, type: io
	
Passed route at end.
Complex block 226: cb.out:top^return_val~13, type: io
	
Passed route at end.
Complex block 227: cb.out:top^return_val~12, type: io
	
Passed route at end.
Complex block 228: cb.out:top^return_val~14, type: io
	
Passed route at end.
Complex block 229: cb.out:top^return_val~11, type: io
	
Passed route at end.
Complex block 230: cb.out:top^return_val~10, type: io
	
Passed route at end.
Complex block 231: cb.out:top^return_val~9, type: io
	
Passed route at end.
Complex block 232: cb.out:top^return_val~8, type: io
	
Passed route at end.
Complex block 233: cb.out:top^return_val~7, type: io
	
Passed route at end.
Complex block 234: cb.out:top^return_val~6, type: io
	
Passed route at end.
Complex block 235: cb.out:top^return_val~4, type: io
	
Passed route at end.
Complex block 236: cb.out:top^return_val~5, type: io
	
Passed route at end.
Complex block 237: cb.out:top^return_val~3, type: io
	
Passed route at end.
Complex block 238: cb.out:top^return_val~2, type: io
	
Passed route at end.
Complex block 239: cb.out:top^return_val~1, type: io
	
Passed route at end.
Complex block 240: cb.out:top^return_val~0, type: io
	
Passed route at end.
Complex block 241: cb.out:top^return_val~28, type: io
	
Passed route at end.
Complex block 242: cb.out:top^finish, type: io
	
Passed route at end.
Complex block 243: cb.out:top^return_val~31, type: io
	
Passed route at end.
Complex block 244: cb.out:top^return_val~30, type: io
	
Passed route at end.
Complex block 245: cb.out:top^return_val~29, type: io
	
Passed route at end.
Complex block 246: cb.out:top^memory_controller_out~31, type: io
	
Passed route at end.
Complex block 247: cb.out:top^memory_controller_out~30, type: io
	
Passed route at end.
Complex block 248: cb.out:top^memory_controller_out~29, type: io
	
Passed route at end.
Complex block 249: cb.out:top^memory_controller_out~28, type: io
	
Passed route at end.
Complex block 250: cb.out:top^memory_controller_out~27, type: io
	
Passed route at end.
Complex block 251: cb.out:top^memory_controller_out~26, type: io
	
Passed route at end.
Complex block 252: cb.out:top^memory_controller_out~25, type: io
	
Passed route at end.
Complex block 253: cb.out:top^memory_controller_out~24, type: io
	
Passed route at end.
Complex block 254: cb.out:top^memory_controller_out~23, type: io
	
Passed route at end.
Complex block 255: cb.out:top^memory_controller_out~22, type: io
	
Passed route at end.
Complex block 256: cb.out:top^memory_controller_out~21, type: io
	
Passed route at end.
Complex block 257: cb.out:top^memory_controller_out~20, type: io
	
Passed route at end.
Complex block 258: cb.out:top^memory_controller_out~19, type: io
	
Passed route at end.
Complex block 259: cb.out:top^memory_controller_out~18, type: io
	
Passed route at end.
Complex block 260: cb.out:top^memory_controller_out~17, type: io
	
Passed route at end.
Complex block 261: cb.out:top^memory_controller_out~16, type: io
	
Passed route at end.
Complex block 262: cb.out:top^memory_controller_out~15, type: io
	
Passed route at end.
Complex block 263: cb.out:top^memory_controller_out~14, type: io
	
Passed route at end.
Complex block 264: cb.out:top^memory_controller_out~13, type: io
	
Passed route at end.
Complex block 265: cb.out:top^memory_controller_out~12, type: io
	
Passed route at end.
Complex block 266: cb.out:top^memory_controller_out~11, type: io
	
Passed route at end.
Complex block 267: cb.out:top^memory_controller_out~10, type: io
	
Passed route at end.
Complex block 268: cb.out:top^memory_controller_out~9, type: io
	
Passed route at end.
Complex block 269: cb.out:top^memory_controller_out~8, type: io
	
Passed route at end.
Complex block 270: cb.top^memory_controller_out~31, type: clb
	.........
Passed route at end.
Complex block 271: cb.top^memory_controller_out~30, type: clb
	....
Passed route at end.
Complex block 272: cb.top^clk, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 229, average # input + clock pins used: 4.54148, average # output pins used: 3.45852
	clb: # blocks: 43, average # input + clock pins used: 15.6744, average # output pins used: 7.16279
	mult_36: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	memory: # blocks: 1, average # input + clock pins used: 15, average # output pins used: 8
Absorbed logical nets 350 out of 765 nets, 415 nets not absorbed.

Netlist conversion complete.

Packing took 0.241572 seconds
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'ch_intrinsics.net'.
top^memory_controller_out~16 is a constant generator.
top^memory_controller_out~15 is a constant generator.
top^memory_controller_out~14 is a constant generator.
top^memory_controller_out~13 is a constant generator.
top^memory_controller_out~12 is a constant generator.
top^memory_controller_out~11 is a constant generator.
top^memory_controller_out~10 is a constant generator.
top^memory_controller_out~9 is a constant generator.
top^memory_controller_out~8 is a constant generator.
top^memory_controller_out~25 is a constant generator.
top^memory_controller_out~24 is a constant generator.
top^memory_controller_out~23 is a constant generator.
top^memory_controller_out~22 is a constant generator.
top^memory_controller_out~21 is a constant generator.
top^memory_controller_out~20 is a constant generator.
top^memory_controller_out~19 is a constant generator.
top^memory_controller_out~18 is a constant generator.
top^memory_controller_out~17 is a constant generator.
top^memory_controller_out~31 is a constant generator.
top^memory_controller_out~29 is a constant generator.
top^memory_controller_out~28 is a constant generator.
top^memory_controller_out~27 is a constant generator.
top^memory_controller_out~26 is a constant generator.
top^memory_controller_out~30 is a constant generator.

Netlist num_nets: 415
Netlist num_blocks: 273
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 43.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 1.
Netlist inputs pins: 99
Netlist output pins: 130

Auto-sizing FPGA at x = 17 y = 17
Auto-sizing FPGA at x = 9 y = 9
Auto-sizing FPGA at x = 5 y = 5
Auto-sizing FPGA at x = 7 y = 7
Auto-sizing FPGA at x = 8 y = 8
Auto-sizing FPGA at x = 7 y = 7
FPGA auto-sized to x = 8 y = 8
The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 6	blocks of type: <EMPTY>
	Netlist      229	blocks of type: io
	Architecture 256	blocks of type: io
	Netlist      43	blocks of type: clb
	Architecture 48	blocks of type: clb
	Netlist      0	blocks of type: mult_36
	Architecture 2	blocks of type: mult_36
	Netlist      1	blocks of type: memory
	Architecture 1	blocks of type: memory

Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Starting placement delay look-up...
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
Placement delay look-up took 0.132581 seconds

There are 783 point to point connections in this circuit.

Warning 50: Starting t: 272 of 273 configurations accepted.
Initial placement cost: 1.00041 bb_cost: 39.4147 td_cost: 1.28267e-07 delay_cost: 2.79951e-07

------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
      T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
0.33428 0.98448    39.0122 1.1697e-07 2.8056e-07 3.5754e-10  4.2367  0.9927  0.0181  9.0000  1.000      1770  0.500
0.16714 0.99763    38.8842 1.2228e-07 2.7958e-07 3.5732e-10  3.9178  0.9932  0.0111  9.0000  1.000      3540  0.500
0.08357 0.95614    39.0730 1.167e-07  2.789e-07  3.6301e-10  4.2065  0.9904  0.0205  9.0000  1.000      5310  0.500
0.04179 0.97988    39.2605 1.2272e-07 2.775e-07  3.6015e-10  3.9442  0.9836  0.0175  9.0000  1.000      7080  0.500
0.02089 0.96407    38.1386 1.2299e-07 2.7346e-07 3.5659e-10  3.7737  0.9593  0.0138  9.0000  1.000      8850  0.900
0.01880 0.98357    38.1190 1.1575e-07 2.7175e-07 3.4676e-10  3.9683  0.9638  0.0194  9.0000  1.000     10620  0.500
0.00940 0.99244    38.6932 1.1895e-07 2.7512e-07 3.53e-10    3.9185  0.9316  0.0143  9.0000  1.000     12390  0.900
0.00846 0.95197    38.0406 1.1625e-07 2.7261e-07 3.5793e-10  4.0843  0.9203  0.0196  9.0000  1.000     14160  0.900
0.00762 0.97565    37.9529 1.2237e-07 2.7162e-07 3.5273e-10  3.7048  0.9209  0.0144  9.0000  1.000     15930  0.900
0.00685 0.97483    36.8516 1.1731e-07 2.6335e-07 3.4444e-10  3.6807  0.8893  0.0170  9.0000  1.000     17700  0.900
0.00617 0.99109    37.2313 1.1474e-07 2.6524e-07 3.3743e-10  3.8201  0.8921  0.0154  9.0000  1.000     19470  0.900
0.00555 0.98352    36.9578 1.1797e-07 2.615e-07  3.4256e-10  3.6090  0.8672  0.0161  9.0000  1.000     21240  0.900
0.00500 1.00365    36.6872 1.1583e-07 2.6054e-07 3.3089e-10  3.6101  0.8588  0.0143  9.0000  1.000     23010  0.900
0.00450 0.97381    36.5049 1.0671e-07 2.6133e-07 3.3655e-10  4.0649  0.8475  0.0146  9.0000  1.000     24780  0.900
0.00405 0.97547    36.3942 1.0613e-07 2.6054e-07 3.3869e-10  4.0590  0.8418  0.0121  9.0000  1.000     26550  0.900
0.00364 0.97702    35.2057 1.1082e-07 2.5521e-07 3.3125e-10  3.7059  0.8000  0.0125  9.0000  1.000     28320  0.900
0.00328 0.98978    35.2201 1.135e-07  2.5257e-07 3.2537e-10  3.5370  0.7960  0.0130  9.0000  1.000     30090  0.950
0.00311 0.99734    34.7863 1.0532e-07 2.526e-07  3.1925e-10  3.8966  0.7740  0.0111  9.0000  1.000     31860  0.950
0.00296 1.00961    35.7139 1.1435e-07 2.5557e-07 3.2168e-10  3.5848  0.7994  0.0072  9.0000  1.000     33630  0.950
0.00281 0.98415    35.9656 1.0879e-07 2.5409e-07 3.2766e-10  3.7261  0.7729  0.0137  9.0000  1.000     35400  0.950
0.00267 0.99199    35.3076 1.1607e-07 2.5249e-07 3.2327e-10  3.4881  0.7870  0.0101  9.0000  1.000     37170  0.950
0.00254 0.99804    34.9753 1.1264e-07 2.535e-07  3.169e-10   3.5362  0.7802  0.0091  9.0000  1.000     38940  0.950
0.00241 0.98802    34.5566 1.1058e-07 2.5094e-07 3.1942e-10  3.5828  0.7367  0.0142  9.0000  1.000     40710  0.950
0.00229 0.98921    33.7535 1.0467e-07 2.4207e-07 3.0969e-10  3.5828  0.7203  0.0089  9.0000  1.000     42480  0.950
0.00217 0.97308    33.2031 1.0382e-07 2.4253e-07 3.133e-10   3.6987  0.7164  0.0180  9.0000  1.000     44250  0.950
0.00207 1.00146    32.7809 1.062e-07  2.3998e-07 3.0621e-10  3.5193  0.6853  0.0093  9.0000  1.000     46020  0.950
0.00196 1.01243    33.3926 1.0917e-07 2.4326e-07 3.0576e-10  3.5626  0.6859  0.0065  9.0000  1.000     47790  0.950
0.00186 0.98702    33.2098 1.094e-07  2.4269e-07 3.0995e-10  3.4654  0.6819  0.0086  9.0000  1.000     49560  0.950
0.00177 0.97563    32.8562 1.081e-07  2.4096e-07 3.1203e-10  3.4658  0.6650  0.0173  9.0000  1.000     51330  0.950
0.00168 0.99004    32.1956 9.8954e-08 2.3964e-07 3.0815e-10  3.9147  0.6107  0.0103  9.0000  1.000     53100  0.950
0.00160 0.99777    32.8328 1.0003e-07 2.4023e-07 3.0809e-10  3.8945  0.6497  0.0061  9.0000  1.000     54870  0.950
0.00152 0.99337    32.5377 9.9592e-08 2.3752e-07 3.008e-10   3.7478  0.6124  0.0109  9.0000  1.000     56640  0.950
0.00144 1.00455    32.3174 1.0614e-07 2.3732e-07 3.0156e-10  3.4406  0.5864  0.0078  9.0000  1.000     58410  0.950
0.00137 0.97103    31.4073 1.0524e-07 2.3408e-07 3.0341e-10  3.4658  0.5864  0.0089  9.0000  1.000     60180  0.950
0.00130 0.96785    30.9112 1.021e-07  2.2963e-07 2.9851e-10  3.4658  0.5565  0.0121  9.0000  1.000     61950  0.950
0.00124 0.98363    30.7856 9.9561e-08 2.314e-07  2.9693e-10  3.5817  0.5655  0.0132  9.0000  1.000     63720  0.950
0.00118 1.00518    29.9307 1.0148e-07 2.2751e-07 2.8713e-10  3.4647  0.5124  0.0056  9.0000  1.000     65490  0.950
0.00112 0.99116    30.2476 1.0201e-07 2.2769e-07 2.9246e-10  3.4658  0.5226  0.0071  9.0000  1.000     67260  0.950
0.00106 0.97931    30.3401 9.9679e-08 2.2814e-07 2.9315e-10  3.5182  0.5051  0.0091  9.0000  1.000     69030  0.950
0.00101 0.99400    29.3080 9.9319e-08 2.2509e-07 2.8788e-10  3.5182  0.4486  0.0065  9.0000  1.000     70800  0.950
0.00096 0.98698    29.2750 9.6986e-08 2.2336e-07 2.8957e-10  3.5351  0.4175  0.0082  9.0000  1.000     72570  0.950
0.00091 1.00111    29.4905 8.8917e-08 2.2444e-07 2.8353e-10  3.4411  0.4797  0.0060  8.7976  1.177     74340  0.950
0.00086 0.98623    29.0150 9.7859e-08 2.2064e-07 2.8516e-10  3.4658  0.4328  0.0076  9.0000  1.000     76110  0.950
0.00082 0.99578    28.7096 9.4134e-08 2.2026e-07 2.816e-10   3.4406  0.4678  0.0065  8.9349  1.057     77880  0.950
0.00078 0.98557    28.3456 9.5937e-08 2.1692e-07 2.8056e-10  3.4406  0.3887  0.0047  9.0000  1.000     79650  0.950
0.00074 0.98837    28.0070 7.3954e-08 2.1607e-07 2.7635e-10  3.4406  0.4023  0.0073  8.5383  1.404     81420  0.950
0.00070 0.99309    27.8975 6.3046e-08 2.1538e-07 2.7493e-10  3.4406  0.3701  0.0064  8.2161  1.686     83190  0.950
0.00067 1.00435    28.4656 4.983e-08  2.1777e-07 2.7521e-10  3.4406  0.4299  0.0053  7.6414  2.189     84960  0.950
0.00064 0.98094    27.2954 5.1227e-08 2.1245e-07 2.7405e-10  3.3214  0.3836  0.0100  7.5646  2.256     86730  0.950
0.00060 1.00438    27.5707 4.3919e-08 2.1518e-07 2.696e-10   3.3214  0.4085  0.0030  7.1380  2.629     88500  0.950
0.00057 0.98733    27.2429 4.092e-08  2.1449e-07 2.7737e-10  3.3221  0.4356  0.0047  6.9130  2.826     90270  0.950
0.00054 0.98853    27.0671 3.6848e-08 2.1181e-07 2.7141e-10  3.4411  0.4107  0.0047  6.8825  2.853     92040  0.950
0.00052 0.98715    26.7254 3.4952e-08 2.1e-07    2.7226e-10  3.4182  0.3938  0.0058  6.6811  3.029     93810  0.950
0.00049 0.98631    26.2809 3.176e-08  2.0884e-07 2.6789e-10  3.4182  0.3864  0.0072  6.3724  3.299     95580  0.950
0.00047 0.99840    26.3678 2.8685e-08 2.0758e-07 2.6537e-10  3.4182  0.3638  0.0029  6.0311  3.598     97350  0.950
0.00044 0.99188    26.0549 2.5998e-08 2.0783e-07 2.6411e-10  3.4182  0.3859  0.0032  5.5717  4.000     99120  0.950
0.00042 0.99237    26.0643 2.7656e-08 2.0765e-07 2.6507e-10  3.2962  0.3966  0.0055  5.2702  4.264    100890  0.950
0.00040 0.98770    26.0075 2.607e-08  2.0748e-07 2.6624e-10  3.2962  0.3763  0.0039  5.0415  4.464    102660  0.950
0.00038 0.99200    25.7243 2.4978e-08 2.0614e-07 2.6506e-10  3.2962  0.4158  0.0054  4.7202  4.745    104430  0.950
0.00036 1.00352    26.1058 2.4335e-08 2.0684e-07 2.6246e-10  3.2962  0.3977  0.0029  4.6061  4.845    106200  0.950
0.00034 0.98740    25.7316 2.3457e-08 2.0673e-07 2.6668e-10  3.2962  0.3870  0.0043  4.4114  5.015    107970  0.950
0.00033 0.99201    25.3930 2.274e-08  2.0571e-07 2.6471e-10  3.2962  0.3842  0.0048  4.1776  5.220    109740  0.950
0.00031 0.99487    24.9849 2.2162e-08 2.0377e-07 2.6174e-10  3.2962  0.4424  0.0029  3.9445  5.424    111510  0.950
0.00029 0.99576    24.9083 2.2038e-08 2.026e-07  2.5938e-10  3.2962  0.4379  0.0028  3.9538  5.415    113280  0.950
0.00028 1.00029    25.0161 2.2001e-08 2.0388e-07 2.5716e-10  3.2962  0.4006  0.0025  3.9453  5.423    115050  0.950
0.00027 0.99438    24.6914 2.1772e-08 2.017e-07  2.592e-10   3.2962  0.3802  0.0023  3.7897  5.559    116820  0.950
0.00025 0.99088    24.5846 2.1077e-08 1.9996e-07 2.5743e-10  3.2962  0.3847  0.0037  3.5632  5.757    118590  0.950
0.00024 0.99985    24.3275 2.0364e-08 1.9954e-07 2.5475e-10  3.2962  0.3588  0.0015  3.3663  5.929    120360  0.950
0.00023 0.99786    24.1860 1.9944e-08 1.9794e-07 2.5369e-10  3.2962  0.3893  0.0023  3.0928  6.169    122130  0.950
0.00022 0.99494    23.9702 1.9511e-08 1.972e-07  2.5274e-10  3.2962  0.4373  0.0033  2.9359  6.306    123900  0.950
0.00021 0.99816    23.8113 1.956e-08  1.9599e-07 2.5298e-10  3.2962  0.4249  0.0016  2.9280  6.313    125670  0.950
0.00020 0.99681    23.5867 1.9373e-08 1.9545e-07 2.5058e-10  3.2962  0.3864  0.0029  2.8836  6.352    127440  0.950
0.00019 0.99675    23.3317 1.9073e-08 1.949e-07  2.4912e-10  3.2962  0.3520  0.0018  2.7292  6.487    129210  0.950
0.00018 0.99779    23.1816 1.8761e-08 1.9379e-07 2.494e-10   3.2962  0.3542  0.0013  2.4890  6.697    130980  0.950
0.00017 1.00075    23.1655 1.8404e-08 1.9385e-07 2.4789e-10  3.2962  0.3520  0.0017  2.2755  6.884    132750  0.950
0.00016 0.99954    23.1014 1.8237e-08 1.9423e-07 2.4827e-10  3.2962  0.3339  0.0027  2.0752  7.059    134520  0.950
0.00015 0.99993    22.9148 1.7914e-08 1.9247e-07 2.4589e-10  3.2962  0.4073  0.0013  1.8550  7.252    136290  0.950
0.00014 0.99849    22.9679 1.7767e-08 1.9244e-07 2.4557e-10  3.2962  0.4079  0.0011  1.7944  7.305    138060  0.950
0.00014 1.00072    22.8748 1.7697e-08 1.9264e-07 2.4528e-10  3.2962  0.3989  0.0009  1.7369  7.355    139830  0.950
0.00013 0.99808    22.8160 1.7609e-08 1.9255e-07 2.4598e-10  3.2962  0.3791  0.0006  1.6654  7.418    141600  0.950
0.00012 1.00080    22.8618 1.7489e-08 1.9316e-07 2.4659e-10  3.2962  0.4068  0.0007  1.5640  7.507    143370  0.950
0.00012 0.99786    22.8088 1.7424e-08 1.9292e-07 2.4592e-10  3.2962  0.3915  0.0014  1.5120  7.552    145140  0.950
0.00011 0.99794    22.6206 1.7384e-08 1.9189e-07 2.4519e-10  3.2962  0.3672  0.0011  1.4387  7.616    146910  0.950
0.00011 0.99852    22.4892 1.7215e-08 1.9168e-07 2.4512e-10  3.2962  0.3299  0.0008  1.3340  7.708    148680  0.950
0.00010 0.99934    22.5481 1.7061e-08 1.9189e-07 2.4602e-10  3.2962  0.3373  0.0007  1.1872  7.836    150450  0.950
0.00010 0.99984    22.5450 1.695e-08  1.9209e-07 2.456e-10   3.2962  0.3339  0.0006  1.0653  7.943    152220  0.950
0.00009 0.99864    22.4283 1.6855e-08 1.9087e-07 2.4372e-10  3.2962  0.3175  0.0006  1.0000  8.000    153990  0.950
0.00009 0.99879    22.4307 1.6894e-08 1.9106e-07 2.43e-10    3.2962  0.3186  0.0007  1.0000  8.000    155760  0.950
0.00008 0.99892    22.4216 1.6833e-08 1.91e-07   2.4437e-10  3.2962  0.3006  0.0004  1.0000  8.000    157530  0.950
0.00008 1.00014    22.4441 1.6836e-08 1.9157e-07 2.4426e-10  3.2962  0.3288  0.0003  1.0000  8.000    159300  0.950
0.00007 0.99811    22.3744 1.6807e-08 1.909e-07  2.4356e-10  3.2962  0.2915  0.0013  1.0000  8.000    161070  0.950
0.00007 0.99953    22.3110 1.6825e-08 1.9069e-07 2.4372e-10  3.2962  0.3124  0.0003  1.0000  8.000    162840  0.950
0.00007 1.00075    22.3307 1.6838e-08 1.904e-07  2.426e-10   3.2962  0.3119  0.0003  1.0000  8.000    164610  0.950
0.00006 0.99908    22.3240 1.6829e-08 1.9006e-07 2.4221e-10  3.2962  0.2955  0.0003  1.0000  8.000    166380  0.950
0.00006 0.99939    22.3159 1.6851e-08 1.9039e-07 2.4373e-10  3.2962  0.3045  0.0003  1.0000  8.000    168150  0.950
0.00006 0.99866    22.2989 1.6827e-08 1.9056e-07 2.4313e-10  3.2962  0.2791  0.0007  1.0000  8.000    169920  0.950
0.00005 0.99996    22.2583 1.683e-08  1.9002e-07 2.4307e-10  3.2962  0.2910  0.0002  1.0000  8.000    171690  0.950
0.00005 0.99926    22.2440 1.6839e-08 1.8979e-07 2.4323e-10  3.2962  0.2797  0.0003  1.0000  8.000    173460  0.950
0.00005 1.00001    22.2440 1.6845e-08 1.9056e-07 2.4309e-10  3.2962  0.2582  0.0002  1.0000  8.000    175230  0.950
0.00005 0.99940    22.2427 1.6844e-08 1.9054e-07 2.4328e-10  3.2962  0.2870  0.0003  1.0000  8.000    177000  0.950
0.00004 0.99945    22.2372 1.6826e-08 1.9035e-07 2.4312e-10  3.2962  0.2548  0.0003  1.0000  8.000    178770  0.950
0.00004 0.99963    22.2233 1.6832e-08 1.9043e-07 2.434e-10   3.2962  0.2593  0.0002  1.0000  8.000    180540  0.950
0.00004 0.99982    22.2208 1.6831e-08 1.9043e-07 2.432e-10   3.2962  0.2367  0.0001  1.0000  8.000    182310  0.950
0.00004 0.99937    22.1985 1.6837e-08 1.9049e-07 2.4333e-10  3.2962  0.2424  0.0002  1.0000  8.000    184080  0.950
0.00004 0.99986    22.1977 1.6819e-08 1.9007e-07 2.4339e-10  3.2962  0.2480  0.0001  1.0000  8.000    185850  0.950
0.00003 0.99954    22.1816 1.6831e-08 1.8999e-07 2.4263e-10  3.2962  0.2706  0.0002  1.0000  8.000    187620  0.950
0.00003 0.99986    22.2030 1.6819e-08 1.8997e-07 2.4249e-10  3.2962  0.2525  0.0001  1.0000  8.000    189390  0.950
0.00003 0.99967    22.1949 1.6816e-08 1.8987e-07 2.4241e-10  3.2962  0.2718  0.0002  1.0000  8.000    191160  0.950
0.00003 0.99952    22.1912 1.6818e-08 1.8972e-07 2.4241e-10  3.2962  0.2508  0.0002  1.0000  8.000    192930  0.950
0.00003 0.99998    22.1882 1.682e-08  1.8985e-07 2.4235e-10  3.2962  0.2542  0.0000  1.0000  8.000    194700  0.950
0.00003 0.99958    22.1849 1.6818e-08 1.9006e-07 2.4229e-10  3.2962  0.2492  0.0002  1.0000  8.000    196470  0.950
0.00003 0.99976    22.1906 1.6815e-08 1.9016e-07 2.4338e-10  3.2962  0.2424  0.0000  1.0000  8.000    198240  0.950
0.00002 0.99983    22.1881 1.6826e-08 1.8995e-07 2.4298e-10  3.2962  0.2486  0.0002  1.0000  8.000    200010  0.950
0.00002 0.99981    22.1885 1.682e-08  1.8993e-07 2.4301e-10  3.2962  0.2339  0.0001  1.0000  8.000    201780  0.950
0.00002 0.99975    22.1867 1.6822e-08 1.8975e-07 2.4252e-10  3.2962  0.2605  0.0002  1.0000  8.000    203550  0.950
0.00002 0.99970    22.1879 1.6818e-08 1.8996e-07 2.4283e-10  3.2962  0.2503  0.0002  1.0000  8.000    205320  0.950
0.00002 0.99964    22.1806 1.6812e-08 1.8995e-07 2.4252e-10  3.2962  0.2571  0.0002  1.0000  8.000    207090  0.950
0.00002 0.99974    22.1903 1.6816e-08 1.9004e-07 2.4279e-10  3.2962  0.2401  0.0001  1.0000  8.000    208860  0.950
0.00002 0.99957    22.1849 1.6806e-08 1.8989e-07 2.4271e-10  3.2962  0.2350  0.0002  1.0000  8.000    210630  0.950
0.00002 0.99988    22.1845 1.6821e-08 1.901e-07  2.4198e-10  3.2962  0.2435  0.0002  1.0000  8.000    212400  0.950
0.00002 0.99973    22.1771 1.6818e-08 1.901e-07  2.423e-10   3.2962  0.2316  0.0002  1.0000  8.000    214170  0.950
0.00002 0.99979    22.1728 1.6811e-08 1.8966e-07 2.4239e-10  3.2962  0.2367  0.0001  1.0000  8.000    215940  0.950
0.00001 0.99962    22.1705 1.6804e-08 1.899e-07  2.4179e-10  3.2962  0.2475  0.0002  1.0000  8.000    217710  0.950
0.00001 0.99980    22.1782 1.6809e-08 1.9026e-07 2.4278e-10  3.2962  0.2350  0.0002  1.0000  8.000    219480  0.950
0.00001 0.99966    22.1762 1.6806e-08 1.9033e-07 2.4294e-10  3.2962  0.2395  0.0002  1.0000  8.000    221250  0.950
0.00001 0.99995    22.1710 1.6818e-08 1.9011e-07 2.4307e-10  3.2962  0.2452  0.0001  1.0000  8.000    223020  0.950
0.00000 0.99913    22.1558 1.6833e-08 1.8898e-07 2.422e-10           0.0915  0.0003  1.0000  8.000    224790

BB estimate of min-dist (placement) wire length: 2215
bb_cost recomputed from scratch: 22.154
timing_cost recomputed from scratch: 1.68252e-08
delay_cost recomputed from scratch: 1.88687e-07

Completed placement consistency check successfully.

Swaps called: 225063

Placement estimated critical path delay: 3.29621 ns
Placement cost: 0.998855, bb_cost: 22.154, td_cost: 1.68252e-08, delay_cost: 1.88687e-07
Placement total # of swap attempts: 225063
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.499341 seconds.
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Attempting to route at 162 channels (binary search bounds: [-1, -1])
Build rr_graph took 0.081027 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 2749, total available wire length 23328, ratio 0.117841
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.43284 ns   5.78e+02 (4.4318 %)
        2   0.01 sec  3.43284 ns   2.41e+02 (1.8479 %)
        3   0.01 sec  3.43395 ns   1.38e+02 (1.0581 %)
        4   0.01 sec  3.43395 ns   1.16e+02 (0.8894 %)
        5   0.01 sec  3.43395 ns   7.10e+01 (0.5444 %)
        6   0.01 sec  3.51101 ns   4.90e+01 (0.3757 %)
        7   0.00 sec  3.57509 ns   1.70e+01 (0.1303 %)
        8   0.00 sec  3.57398 ns   1.60e+01 (0.1227 %)
        9   0.00 sec  3.57509 ns   1.10e+01 (0.0843 %)
       10   0.00 sec  3.57509 ns   5.00e+00 (0.0383 %)
       11   0.00 sec  3.57509 ns   2.00e+00 (0.0153 %)
       12   0.00 sec  3.57509 ns   1.00e+00 (0.0077 %)
       13   0.00 sec  3.57509 ns   1.00e+00 (0.0077 %)
       14   0.00 sec  3.57509 ns   2.00e+00 (0.0153 %)
       15   0.00 sec  3.57509 ns   0.00e+00 (0.0000 %)
Critical path: 3.57509 ns
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.

Attempting to route at 82 channels (binary search bounds: [-1, 162])
Build rr_graph took 0.032003 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 2772, total available wire length 11808, ratio 0.234756
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.43284 ns   6.06e+02 (6.6725 %)
        2   0.01 sec  3.43284 ns   2.64e+02 (2.9068 %)
        3   0.01 sec  3.43506 ns   1.83e+02 (2.0150 %)
        4   0.01 sec  3.43395 ns   1.28e+02 (1.4094 %)
        5   0.01 sec  3.43395 ns   9.10e+01 (1.0020 %)
        6   0.00 sec  3.51101 ns   7.10e+01 (0.7818 %)
        7   0.00 sec  3.57612 ns   2.70e+01 (0.2973 %)
        8   0.00 sec  3.57834 ns   2.20e+01 (0.2422 %)
        9   0.00 sec  3.57834 ns   1.40e+01 (0.1542 %)
       10   0.00 sec  3.57723 ns   1.10e+01 (0.1211 %)
       11   0.00 sec  3.57723 ns   5.00e+00 (0.0551 %)
       12   0.00 sec  3.57723 ns   2.00e+00 (0.0220 %)
       13   0.00 sec  3.57723 ns   2.00e+00 (0.0220 %)
       14   0.00 sec  3.57723 ns   1.00e+00 (0.0110 %)
       15   0.00 sec  3.57723 ns   0.00e+00 (0.0000 %)
Critical path: 3.57723 ns
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.

Attempting to route at 42 channels (binary search bounds: [-1, 82])
Build rr_graph took 0.0167 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 2907, total available wire length 6048, ratio 0.480655
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.63557 ns   7.20e+02 (10.1380 %)
        2   0.01 sec  3.63557 ns   3.77e+02 (5.3084 %)
        3   0.01 sec  3.63557 ns   2.82e+02 (3.9707 %)
        4   0.01 sec  3.63668 ns   2.29e+02 (3.2244 %)
        5   0.01 sec  3.63668 ns   1.72e+02 (2.4219 %)
        6   0.00 sec  3.71373 ns   1.43e+02 (2.0135 %)
        7   0.00 sec  3.77774 ns   9.90e+01 (1.3940 %)
        8   0.00 sec  3.71366 ns   7.30e+01 (1.0279 %)
        9   0.00 sec  3.77877 ns   5.90e+01 (0.8308 %)
       10   0.00 sec  3.77767 ns   4.20e+01 (0.5914 %)
       11   0.00 sec  3.77877 ns   3.20e+01 (0.4506 %)
       12   0.00 sec  3.77877 ns   2.00e+01 (0.2816 %)
       13   0.00 sec  3.77767 ns   1.30e+01 (0.1830 %)
       14   0.00 sec  3.77877 ns   1.00e+01 (0.1408 %)
       15   0.00 sec  3.77767 ns   1.10e+01 (0.1549 %)
       16   0.00 sec  3.85694 ns   1.00e+01 (0.1408 %)
       17   0.00 sec  3.77877 ns   4.00e+00 (0.0563 %)
       18   0.00 sec  3.77877 ns   1.00e+00 (0.0141 %)
       19   0.00 sec  3.77877 ns   1.00e+00 (0.0141 %)
       20   0.00 sec  3.77877 ns   1.00e+00 (0.0141 %)
       21   0.00 sec  3.77877 ns   0.00e+00 (0.0000 %)
Critical path: 3.77877 ns
Successfully routed after 21 routing iterations.
Completed net delay value cross check successfully.

Attempting to route at 22 channels (binary search bounds: [-1, 42])
Build rr_graph took 0.007419 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 3025, total available wire length 3168, ratio 0.954861
Wire length usage ratio exceeds limit of 0.85, fail routing.

Attempting to route at 32 channels (binary search bounds: [22, 42])
Build rr_graph took 0.010406 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 3225, total available wire length 4608, ratio 0.69987
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.56314 ns   6.07e+02 (9.1831 %)
        2   0.01 sec  3.56314 ns   4.54e+02 (6.8684 %)
        3   0.01 sec  3.56314 ns   3.82e+02 (5.7791 %)
        4   0.01 sec  3.56314 ns   3.37e+02 (5.0983 %)
        5   0.01 sec  3.56314 ns   2.68e+02 (4.0545 %)
        6   0.01 sec  3.64130 ns   2.29e+02 (3.4644 %)
        7   0.01 sec  3.70309 ns   2.02e+02 (3.0560 %)
        8   0.01 sec  3.64241 ns   1.71e+02 (2.5870 %)
        9   0.01 sec  3.70309 ns   1.50e+02 (2.2693 %)
       10   0.01 sec  3.64241 ns   1.37e+02 (2.0726 %)
       11   0.01 sec  3.70309 ns   1.35e+02 (2.0424 %)
       12   0.01 sec  3.70641 ns   1.32e+02 (1.9970 %)
       13   0.01 sec  3.68346 ns   1.55e+02 (2.3449 %)
       14   0.01 sec  3.78458 ns   1.40e+02 (2.1180 %)
       15   0.01 sec  3.68346 ns   1.40e+02 (2.1180 %)
       16   0.01 sec  3.70420 ns   1.33e+02 (2.0121 %)
Routing aborted, the predicted iteration for a successful route (77) is too high.

Attempting to route at 38 channels (binary search bounds: [32, 42])
Build rr_graph took 0.012652 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 2846, total available wire length 5472, ratio 0.520102
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.57959 ns   6.27e+02 (9.0791 %)
        2   0.01 sec  3.57959 ns   3.81e+02 (5.5169 %)
        3   0.01 sec  3.58180 ns   2.78e+02 (4.0255 %)
        4   0.01 sec  3.58070 ns   2.31e+02 (3.3449 %)
        5   0.00 sec  3.58070 ns   1.87e+02 (2.7078 %)
        6   0.00 sec  3.65665 ns   1.44e+02 (2.0851 %)
        7   0.00 sec  3.72287 ns   1.17e+02 (1.6942 %)
        8   0.00 sec  3.72287 ns   8.30e+01 (1.2019 %)
        9   0.00 sec  3.72287 ns   5.90e+01 (0.8543 %)
       10   0.00 sec  3.72176 ns   3.50e+01 (0.5068 %)
       11   0.00 sec  3.72176 ns   3.10e+01 (0.4489 %)
       12   0.00 sec  3.72287 ns   2.10e+01 (0.3041 %)
       13   0.00 sec  3.72398 ns   1.60e+01 (0.2317 %)
       14   0.00 sec  3.72287 ns   1.20e+01 (0.1738 %)
       15   0.00 sec  3.72287 ns   8.00e+00 (0.1158 %)
       16   0.00 sec  3.83766 ns   7.00e+00 (0.1014 %)
       17   0.00 sec  3.83766 ns   2.00e+00 (0.0290 %)
       18   0.00 sec  3.83766 ns   1.00e+00 (0.0145 %)
       19   0.00 sec  3.83766 ns   1.00e+00 (0.0145 %)
       20   0.00 sec  3.83766 ns   0.00e+00 (0.0000 %)
Critical path: 3.83766 ns
Successfully routed after 20 routing iterations.
Completed net delay value cross check successfully.

Attempting to route at 36 channels (binary search bounds: [32, 38])
Build rr_graph took 0.011971 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 2880, total available wire length 5184, ratio 0.555556
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.01 sec  3.44067 ns   6.84e+02 (10.0500 %)
        2   0.01 sec  3.44067 ns   3.93e+02 (5.7743 %)
        3   0.01 sec  3.44067 ns   3.22e+02 (4.7311 %)
        4   0.01 sec  3.44067 ns   2.68e+02 (3.9377 %)
        5   0.01 sec  3.44067 ns   2.03e+02 (2.9827 %)
        6   0.00 sec  3.51979 ns   1.47e+02 (2.1599 %)
        7   0.00 sec  3.63797 ns   1.19e+02 (1.7485 %)
        8   0.00 sec  3.57175 ns   9.90e+01 (1.4546 %)
        9   0.00 sec  3.63908 ns   6.70e+01 (0.9844 %)
       10   0.00 sec  3.57286 ns   6.80e+01 (0.9991 %)
       11   0.00 sec  3.63908 ns   3.80e+01 (0.5583 %)
       12   0.00 sec  3.63908 ns   2.70e+01 (0.3967 %)
       13   0.00 sec  3.68331 ns   2.60e+01 (0.3820 %)
       14   0.00 sec  3.68316 ns   2.50e+01 (0.3673 %)
       15   0.00 sec  3.84969 ns   1.80e+01 (0.2645 %)
       16   0.00 sec  3.68331 ns   2.20e+01 (0.3232 %)
       17   0.00 sec  3.68331 ns   2.60e+01 (0.3820 %)
       18   0.00 sec  3.67999 ns   2.30e+01 (0.3379 %)
       19   0.00 sec  3.67888 ns   2.40e+01 (0.3526 %)
       20   0.00 sec  3.72352 ns   2.40e+01 (0.3526 %)
       21   0.00 sec  3.74986 ns   1.70e+01 (0.2498 %)
       22   0.00 sec  3.74986 ns   1.80e+01 (0.2645 %)
       23   0.00 sec  3.79651 ns   2.00e+01 (0.2939 %)
       24   0.00 sec  3.98957 ns   2.00e+01 (0.2939 %)
       25   0.00 sec  3.98957 ns   2.10e+01 (0.3086 %)
       26   0.00 sec  3.98957 ns   2.40e+01 (0.3526 %)
       27   0.00 sec  3.98957 ns   1.70e+01 (0.2498 %)
Routing aborted, the predicted iteration for a successful route (228) is too high.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -280696574
Best routing used a channel width factor of 38.

Average number of bends per net: 1.62560  Maximum # of bends: 15

Number of routed nets (nonglobal): 414
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3728, average net length: 9.00483
	Maximum net length: 66

Wire length results in terms of physical segments...
	Total wiring segments used: 1183, average wire segments per net: 2.85749
	Maximum segments used by a net: 18
	Total local nets with reserved CLB opins: 0

X - Directed channels: j max occ ave occ capacity
                      -- ------- ------- --------
                       0      32 28.5000       38
                       1      27 22.7500       38
                       2      33 27.2500       38
                       3      30 24.2500       38
                       4      28 23.7500       38
                       5      28 23.5000       38
                       6      30 24.1250       38
                       7      31 24.8750       38
                       8      36 29.6250       38
Y - Directed channels: i max occ ave occ capacity
                      -- ------- ------- --------
                       0      38 30.5000       38
                       1      28 23.2500       38
                       2      31 24.7500       38
                       3      32 27.2500       38
                       4      32 28.0000       38
                       5      25 21.8750       38
                       6      28 24.2500       38
                       7      34 27.8750       38
                       8      38 29.6250       38

Total tracks in x-direction: 342, in y-direction: 342

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.92691e+06
	Total used logic block area: 2.86544e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 215915., per logic tile: 3373.67

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.629

Segment usage by length: length utilization
                         ------ -----------
                              4       0.629

Nets on critical path: 4 normal, 0 global.
Total logic delay: 2.314e-09 (s), total net delay: 1.52366e-09 (s)
Final critical path: 3.83766 ns, f_max: 260.575 MHz

Least slack in design: -3.83766 ns

Routing took 0.854274 seconds.
Timing analysis took 0.204503 seconds.
The entire flow of VPR took 1.71919 seconds.
