// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that compares the output to a known value
module compare( input in, output out );
// output out = in if value of out is less than that of in

// Design a module that updates a register
module set_register( input in, output out );
// set out to input

// Design a module that outputs the sum of two registers
module add_registers( input in1, input in2, output out );
// output out = in1 + in2

// Design a module that outputs the value of a register
module get_register( input in, output out );
// output out = in

// Design a module that removes all digits from a number
module remove_digits( input in, output out );
// output out = in

// Design a module that outputs the sum of a number and itself
module add_self( input in, output out );
//endmodule
