

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Thu Apr  6 15:00:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       68|       68|         6|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten29"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DCT_Inner_Loop.i17.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i7 %indvar_flatten29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 17 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i4 %i_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 18 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 19 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln58 = icmp_eq  i7 %indvar_flatten29_load, i7 64" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 21 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln58_1 = add i7 %indvar_flatten29_load, i7 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 22 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %_Z6dct_1dPsS_.exit37.i, void %for.inc50.i.preheader.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 23 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln58 = add i4 %i_1, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 25 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i4 %add_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43]   --->   Operation 26 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%icmp_ln28 = icmp_eq  i4 %k_load, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 27 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln58 = select i1 %icmp_ln28, i4 0, i4 %k_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 28 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 29 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln58_1 = select i1 %icmp_ln28, i4 %add_ln58, i4 %i_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 30 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %select_ln58_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 31 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln34, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln58_2 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 33 'select' 'select_ln58_2' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %select_ln58_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 34 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 35 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 36 'load' 'col_inbuf_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%select_ln58_10 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 37 'select' 'select_ln58_10' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln58 = or i6 %select_ln58_10, i6 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 38 'or' 'or_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %or_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 39 'zext' 'zext_ln32' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 40 'getelementptr' 'col_inbuf_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 41 'load' 'col_inbuf_load_1' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%select_ln58_11 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 42 'select' 'select_ln58_11' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln58_1 = or i6 %select_ln58_11, i6 2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 43 'or' 'or_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %or_ln58_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 44 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_inbuf_addr_2 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 45 'getelementptr' 'col_inbuf_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 46 'load' 'col_inbuf_load_2' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%select_ln58_12 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 47 'select' 'select_ln58_12' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln58_2 = or i6 %select_ln58_12, i6 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 48 'or' 'or_ln58_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %or_ln58_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 49 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%col_inbuf_addr_3 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 50 'getelementptr' 'col_inbuf_addr_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 51 'load' 'col_inbuf_load_3' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%select_ln58_13 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 52 'select' 'select_ln58_13' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln58_3 = or i6 %select_ln58_13, i6 4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 53 'or' 'or_ln58_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i6 %or_ln58_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 54 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%col_inbuf_addr_4 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 55 'getelementptr' 'col_inbuf_addr_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 56 'load' 'col_inbuf_load_4' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%select_ln58_14 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 57 'select' 'select_ln58_14' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln58_4 = or i6 %select_ln58_14, i6 5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 58 'or' 'or_ln58_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i6 %or_ln58_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 59 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col_inbuf_addr_5 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 60 'getelementptr' 'col_inbuf_addr_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 61 'load' 'col_inbuf_load_5' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln58_15 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 62 'select' 'select_ln58_15' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln58_5 = or i6 %select_ln58_15, i6 6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 63 'or' 'or_ln58_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i6 %or_ln58_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%col_inbuf_addr_6 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 65 'getelementptr' 'col_inbuf_addr_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 66 'load' 'col_inbuf_load_6' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln58_16 = select i1 %icmp_ln28, i6 %tmp_11_cast, i6 %tmp_3_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 67 'select' 'select_ln58_16' <Predicate = (!icmp_ln58)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln58_6 = or i6 %select_ln58_16, i6 7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 68 'or' 'or_ln58_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i6 %or_ln58_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 69 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_inbuf_addr_7 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln32_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 70 'getelementptr' 'col_inbuf_addr_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 71 'load' 'col_inbuf_load_7' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%k_1_cast = zext i4 %select_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 72 'zext' 'k_1_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln58" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 73 'zext' 'zext_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %tmp_s, i6 %zext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 74 'add' 'add_ln34' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 75 'getelementptr' 'dct_coeff_table_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 76 'load' 'dct_coeff_table_0_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 77 'getelementptr' 'dct_coeff_table_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 78 'load' 'dct_coeff_table_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 79 'getelementptr' 'dct_coeff_table_2_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 80 'load' 'dct_coeff_table_2_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 81 'getelementptr' 'dct_coeff_table_3_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 82 'load' 'dct_coeff_table_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 83 'getelementptr' 'dct_coeff_table_4_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 84 'load' 'dct_coeff_table_4_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 85 'getelementptr' 'dct_coeff_table_5_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 86 'load' 'dct_coeff_table_5_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 87 'getelementptr' 'dct_coeff_table_6_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 88 'load' 'dct_coeff_table_6_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_1_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 89 'getelementptr' 'dct_coeff_table_7_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 90 'load' 'dct_coeff_table_7_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %select_ln58, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln28 = store i7 %add_ln58_1, i7 %indvar_flatten29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 92 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln28 = store i4 %select_ln58_1, i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 93 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %k" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (!icmp_ln58)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 95 [1/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 95 'load' 'col_inbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 96 [1/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 96 'load' 'col_inbuf_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i16 %col_inbuf_load_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 97 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 98 'load' 'col_inbuf_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i16 %col_inbuf_load_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 99 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 100 'load' 'col_inbuf_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 101 'load' 'col_inbuf_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i16 %col_inbuf_load_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 102 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 103 'load' 'col_inbuf_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 104 'load' 'col_inbuf_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 105 'load' 'col_inbuf_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i16 %col_inbuf_load_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 106 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 107 'load' 'dct_coeff_table_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 108 [1/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 108 'load' 'dct_coeff_table_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i15 %dct_coeff_table_1_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 109 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 110 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 111 'load' 'dct_coeff_table_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln31_6 = sext i15 %dct_coeff_table_2_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 112 'sext' 'sext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 113 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 114 'load' 'dct_coeff_table_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 115 [1/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 115 'load' 'dct_coeff_table_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln31_8 = sext i15 %dct_coeff_table_4_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 116 'sext' 'sext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 117 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 118 'load' 'dct_coeff_table_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 119 [1/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 119 'load' 'dct_coeff_table_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 120 [1/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 120 'load' 'dct_coeff_table_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %dct_coeff_table_7_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 121 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 122 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %col_inbuf_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 123 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i16 %col_inbuf_load_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 124 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i16 %col_inbuf_load_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 125 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i16 %col_inbuf_load_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58]   --->   Operation 126 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %dct_coeff_table_0_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 127 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 128 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 129 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 130 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln31_7 = sext i15 %dct_coeff_table_3_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 131 'sext' 'sext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 132 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 133 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln31_9 = sext i15 %dct_coeff_table_5_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 134 'sext' 'sext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 135 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln31_10 = sext i15 %dct_coeff_table_6_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 136 'sext' 'sext_ln31_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 137 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 138 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 139 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 140 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 141 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 142 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 143 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 144 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 145 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln34 = mul i29 %sext_ln58_7, i29 %sext_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 146 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln34, i29 4096" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 147 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln31 = mul i29 %sext_ln58, i29 %zext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 148 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_7 = mul i29 %sext_ln58_1, i29 %sext_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 149 'mul' 'mul_ln31_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_8 = mul i29 %sext_ln58_2, i29 %sext_ln31_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 150 'mul' 'mul_ln31_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln31_9 = mul i29 %sext_ln58_3, i29 %sext_ln31_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 151 'mul' 'mul_ln31_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31_10 = mul i29 %sext_ln58_4, i29 %sext_ln31_8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 152 'mul' 'mul_ln31_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_12)   --->   "%mul_ln31_11 = mul i29 %sext_ln58_5, i29 %sext_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 153 'mul' 'mul_ln31_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%mul_ln31_12 = mul i29 %sext_ln58_6, i29 %sext_ln31_10" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31]   --->   Operation 154 'mul' 'mul_ln31_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %mul_ln31_7, i29 %mul_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 155 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln31_8, i29 %mul_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 156 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_12 = add i29 %mul_ln31_10, i29 %mul_ln31_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 157 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln34, i29 4096" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 158 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %add_ln34_13, i29 %mul_ln31_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 159 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i6 %add_ln34" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 163 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln34_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 164 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21]   --->   Operation 165 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %mul_ln31_7, i29 %mul_ln31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 166 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln31_8, i29 %mul_ln31_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 167 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_11 = add i29 %add_ln34_10, i29 %add_ln34_9" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 168 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_12 = add i29 %mul_ln31_10, i29 %mul_ln31_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 169 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %add_ln34_13, i29 %mul_ln31_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 170 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (0.98ns)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %add_ln34_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 171 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i29 %add_ln34_15, i29 %add_ln34_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 172 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_1, i32 13, i32 28" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 173 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln34 = store i16 %trunc_ln34_1, i6 %col_outbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 174 'store' 'store_ln34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln28 = br void %DCT_Inner_Loop.i17.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28]   --->   Operation 175 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln58', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58) [29]  (0.797 ns)
	'select' operation ('select_ln58_2', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58) [39]  (0.384 ns)
	'getelementptr' operation ('col_inbuf_addr', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32) [41]  (0 ns)
	'load' operation ('col_inbuf_load', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58) on array 'col_inbuf' [42]  (1.24 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'load' operation ('col_inbuf_load_7', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58) on array 'col_inbuf' [84]  (1.24 ns)
	'mul' operation of DSP[129] ('mul_ln34', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [124]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln31', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31) [96]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln31', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31) [96]  (0.996 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[129] ('add_ln34_13', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [129]  (0.645 ns)
	'add' operation of DSP[130] ('add_ln34_14', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [130]  (0.645 ns)

 <State 6>: 3.59ns
The critical path consists of the following:
	'add' operation of DSP[128] ('add_ln34_12', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [128]  (0.645 ns)
	'add' operation ('add_ln34_15', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [131]  (0.985 ns)
	'add' operation ('add_ln34_1', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) [132]  (0.723 ns)
	'store' operation ('store_ln34', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34) of variable 'trunc_ln34_1', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 on array 'col_outbuf' [134]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
