{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498316273690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498316273690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 24 11:57:53 2017 " "Processing started: Sat Jun 24 11:57:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498316273690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498316273690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off questao04Arq -c questao04Arq " "Command: quartus_map --read_settings_files=on --write_settings_files=off questao04Arq -c questao04Arq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498316273690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498316274638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao04arq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file questao04arq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 questao04Arq-behav " "Found design unit 1: questao04Arq-behav" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498316275757 ""} { "Info" "ISGN_ENTITY_NAME" "1 questao04Arq " "Found entity 1: questao04Arq" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498316275757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498316275757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "questao04Arq " "Elaborating entity \"questao04Arq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498316275826 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[0\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[0\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[1\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[1\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[2\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[2\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[3\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[3\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[4\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[4\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[5\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[5\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[6\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[6\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[7\] questao04Arq.vhd(12) " "Inferred latch for \"Saida\[7\]\" at questao04Arq.vhd(12)" {  } { { "questao04Arq.vhd" "" { Text "C:/Users/mclar/Desktop/TRABALHOVHDL/Questao04/questao04Arq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498316275842 "|questao04Arq"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498316277199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498316277199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498316277330 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498316277330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498316277330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498316277330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498316277415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 24 11:57:57 2017 " "Processing ended: Sat Jun 24 11:57:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498316277415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498316277415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498316277415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498316277415 ""}
