{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747206591471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747206591471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 01:09:51 2025 " "Processing started: Wed May 14 01:09:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747206591471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206591471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206591471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747206591754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747206591754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "icache.sv(55) " "Verilog HDL information at icache.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747206598320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.sv 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch/fetch.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "execute/alu/fulladder/fulladder.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/execute/alu/fulladder/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "execute/alu/alu.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/execute/alu/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/superalu.v 1 1 " "Found 1 design units, including 1 entities, in source file execute/superalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 superalu " "Found entity 1: superalu" {  } { { "execute/superalu.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/execute/superalu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend/signextend.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/signextend/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/aluctrl/aluctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/shift/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file execute/shift/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "execute/shift/shift.v" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/execute/shift/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/lagarto0_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file include/lagarto0_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lagarto0_pkg (SystemVerilog) " "Found design unit 1: lagarto0_pkg (SystemVerilog)" {  } { { "include/lagarto0_pkg.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include/lagarto0_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decode/decoder.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "memory/registerfile.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory/registerfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iqueue/iqueue.sv 2 2 " "Found 2 design units, including 2 entities, in source file iqueue/iqueue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iqueue " "Found entity 1: iqueue" {  } { { "iqueue/iqueue.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598338 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifocircular_tb " "Found entity 2: fifocircular_tb" {  } { { "iqueue/iqueue.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.sv 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747206598339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206598339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747206598380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_stg " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_stg\"" {  } { { "monociclo.sv" "fetch_stg" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206598381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iqueue fetch:fetch_stg\|iqueue:IQ_Fetch " "Elaborating entity \"iqueue\" for hierarchy \"fetch:fetch_stg\|iqueue:IQ_Fetch\"" {  } { { "fetch/fetch.sv" "IQ_Fetch" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206598391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache icache:icachel1 " "Elaborating entity \"icache\" for hierarchy \"icache:icachel1\"" {  } { { "monociclo.sv" "icachel1" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206598411 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 icache.sv(32) " "Verilog HDL warning at icache.sv(32): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747206598418 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 255 icache.sv(34) " "Verilog HDL warning at icache.sv(34): number of words (16) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(1) " "Verilog HDL assignment warning at tag.hex(1): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(2) " "Verilog HDL assignment warning at tag.hex(2): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(3) " "Verilog HDL assignment warning at tag.hex(3): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(4) " "Verilog HDL assignment warning at tag.hex(4): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(5) " "Verilog HDL assignment warning at tag.hex(5): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(6) " "Verilog HDL assignment warning at tag.hex(6): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(7) " "Verilog HDL assignment warning at tag.hex(7): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(8) " "Verilog HDL assignment warning at tag.hex(8): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(9) " "Verilog HDL assignment warning at tag.hex(9): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(10) " "Verilog HDL assignment warning at tag.hex(10): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(11) " "Verilog HDL assignment warning at tag.hex(11): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(12) " "Verilog HDL assignment warning at tag.hex(12): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(13) " "Verilog HDL assignment warning at tag.hex(13): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598420 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(14) " "Verilog HDL assignment warning at tag.hex(14): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598421 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(15) " "Verilog HDL assignment warning at tag.hex(15): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598421 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 tag.hex(16) " "Verilog HDL assignment warning at tag.hex(16): truncated value with size 32 to match size of target (29)" {  } { { "icache/tag.hex" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/tag.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598421 "|monociclo|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 icache.sv(50) " "Verilog HDL assignment warning at icache.sv(50): truncated value with size 9 to match size of target (8)" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747206598424 "|monociclo|icache:icachel1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "icache.sv(68) " "Verilog HDL warning at icache.sv(68): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "icache/icache.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 68 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1747206598426 "|monociclo|icache:icachel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_stg " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_stg\"" {  } { { "monociclo.sv" "decoder_stg" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206598462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_read_stg " "Elaborating entity \"regfile\" for hierarchy \"regfile:register_read_stg\"" {  } { { "monociclo.sv" "register_read_stg" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206598463 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "icache:icachel1\|tag " "RAM logic \"icache:icachel1\|tag\" is uninferred due to asynchronous read logic" {  } { { "icache/icache.sv" "tag" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747206598701 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "icache:icachel1\|memoria " "RAM logic \"icache:icachel1\|memoria\" is uninferred due to asynchronous read logic" {  } { { "icache/icache.sv" "memoria" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747206598701 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747206598701 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/db/monociclo.ram1_icache_ff572994.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/db/monociclo.ram1_icache_ff572994.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747206598706 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/db/monociclo.ram0_icache_ff572994.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/db/monociclo.ram0_icache_ff572994.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747206598722 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747206598884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[0\] VCC " "Pin \"monitor_o\[0\]\" is stuck at VCC" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[1\] VCC " "Pin \"monitor_o\[1\]\" is stuck at VCC" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[2\] GND " "Pin \"monitor_o\[2\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[3\] GND " "Pin \"monitor_o\[3\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[4\] VCC " "Pin \"monitor_o\[4\]\" is stuck at VCC" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[6\] GND " "Pin \"monitor_o\[6\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[9\] GND " "Pin \"monitor_o\[9\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[12\] GND " "Pin \"monitor_o\[12\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[13\] GND " "Pin \"monitor_o\[13\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[14\] GND " "Pin \"monitor_o\[14\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[15\] GND " "Pin \"monitor_o\[15\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[16\] GND " "Pin \"monitor_o\[16\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[17\] GND " "Pin \"monitor_o\[17\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[19\] GND " "Pin \"monitor_o\[19\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[23\] VCC " "Pin \"monitor_o\[23\]\" is stuck at VCC" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[24\] GND " "Pin \"monitor_o\[24\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[25\] GND " "Pin \"monitor_o\[25\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[26\] GND " "Pin \"monitor_o\[26\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[27\] GND " "Pin \"monitor_o\[27\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[28\] GND " "Pin \"monitor_o\[28\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[29\] GND " "Pin \"monitor_o\[29\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[31\] GND " "Pin \"monitor_o\[31\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747206598916 "|monociclo|monitor_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747206598916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747206598967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747206599197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/output_files/monociclo.map.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/output_files/monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206599228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747206599316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747206599316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747206599350 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747206599350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747206599350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747206599350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747206599365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 01:09:59 2025 " "Processing ended: Wed May 14 01:09:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747206599365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747206599365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747206599365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747206599365 ""}
