<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_IIC_REGContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z017155.htm">U_IIC_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg17156"/><hr/><table>
  <tr l="191" lnk="__HDL_srcfile_11.htm#191" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="191" lnk="__HDL_srcfile_11.htm#191" z="        if (RST) begin" k="17156_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="194" lnk="__HDL_srcfile_11.htm#194" z="        end else begin" k="17156_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17157"/><hr/><table>
  <tr l="201" lnk="__HDL_srcfile_11.htm#201" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="201" lnk="__HDL_srcfile_11.htm#201" z="        if (RST) begin" k="17157_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="204" lnk="__HDL_srcfile_11.htm#204" z="        end else begin" k="17157_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17158"/><hr/><table>
  <tr l="205" lnk="__HDL_srcfile_11.htm#205" z="            if (REG_WR_REQ | REG_RD_REQ) begin" c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="205" lnk="__HDL_srcfile_11.htm#205" z="            if (REG_WR_REQ | REG_RD_REQ) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="205" lnk="__HDL_srcfile_11.htm#205" z="            if (REG_WR_REQ | REG_RD_REQ) begin" k="17158_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17159"/><hr/><table>
  <tr l="208" lnk="__HDL_srcfile_11.htm#208" z="            if (REG_WR_REQ) begin" c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="208" lnk="__HDL_srcfile_11.htm#208" z="            if (REG_WR_REQ) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="208" lnk="__HDL_srcfile_11.htm#208" z="            if (REG_WR_REQ) begin" k="17159_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17160"/><hr/><table>
  <tr l="215" lnk="__HDL_srcfile_11.htm#215" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="215" lnk="__HDL_srcfile_11.htm#215" z="        if (RST) begin" k="17160_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="220" lnk="__HDL_srcfile_11.htm#220" z="        end else begin" k="17160_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17161"/><hr/><table>
  <tr l="260" lnk="__HDL_srcfile_11.htm#260" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="260" lnk="__HDL_srcfile_11.htm#260" z="        if (RST) begin" k="17161_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="267" lnk="__HDL_srcfile_11.htm#267" z="        end else begin" k="17161_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17162"/><hr/><table>
  <tr l="271" lnk="__HDL_srcfile_11.htm#271" z="            if ( r_REG_WEN &amp; s_REG_IIC_CMD_EN) begin" c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="271" lnk="__HDL_srcfile_11.htm#271" z="            if ( r_REG_WEN &amp; s_REG_IIC_CMD_EN) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="271" lnk="__HDL_srcfile_11.htm#271" z="            if ( r_REG_WEN &amp; s_REG_IIC_CMD_EN) begin" k="17162_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17163"/><hr/><table>
  <tr l="281" lnk="__HDL_srcfile_11.htm#281" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="281" lnk="__HDL_srcfile_11.htm#281" z="        if (RST) begin" k="17163_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="285" lnk="__HDL_srcfile_11.htm#285" z="        end else begin" k="17163_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17164"/><hr/><table>
  <tr l="286" lnk="__HDL_srcfile_11.htm#286" z="            if ( r_IIC_WR_REQ )         r_IIC_WR_ACK    &lt;= 'b0 ..." c="R" p="33.33"/><tr/>
  <tr cr="m" t="I" l="286" lnk="__HDL_srcfile_11.htm#286" z="            if ( r_IIC_WR_REQ )         r_IIC_WR_ACK    &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="m" t="T" l="286" lnk="__HDL_srcfile_11.htm#286" z="            if ( r_IIC_WR_REQ )         r_IIC_WR_ACK    &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="c" t="A" l="286" lnk="__HDL_srcfile_11.htm#286" z="            if ( r_IIC_WR_REQ )         r_IIC_WR_ACK    &lt;= 'b0 ..." k="17164_2$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17165"/><hr/><table>
  <tr l="287" lnk="__HDL_srcfile_11.htm#287" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_ACK    &lt;= 'b0 ..." c="R" p="33.33"/><tr/>
  <tr cr="m" t="I" l="287" lnk="__HDL_srcfile_11.htm#287" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_ACK    &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="m" t="T" l="287" lnk="__HDL_srcfile_11.htm#287" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_ACK    &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="c" t="A" l="287" lnk="__HDL_srcfile_11.htm#287" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_ACK    &lt;= 'b0 ..." k="17165_2$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17166"/><hr/><table>
  <tr l="288" lnk="__HDL_srcfile_11.htm#288" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_DATA   &lt;= 'b0 ..." c="R" p="33.33"/><tr/>
  <tr cr="m" t="I" l="288" lnk="__HDL_srcfile_11.htm#288" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_DATA   &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="m" t="T" l="288" lnk="__HDL_srcfile_11.htm#288" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_DATA   &lt;= 'b0 ..." h="0" c="r"/>
  <tr cr="c" t="A" l="288" lnk="__HDL_srcfile_11.htm#288" z="            if ( r_IIC_RD_REQ )         r_IIC_RD_DATA   &lt;= 'b0 ..." k="17166_2$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17167"/><hr/><table>
  <tr l="294" lnk="__HDL_srcfile_11.htm#294" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="294" lnk="__HDL_srcfile_11.htm#294" z="        if (RST) begin" k="17167_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="300" lnk="__HDL_srcfile_11.htm#300" z="        end else begin" k="17167_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17168"/><hr/><table>
  <tr l="313" lnk="__HDL_srcfile_11.htm#313" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL0_EN )    begin   r_R..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="313" lnk="__HDL_srcfile_11.htm#313" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL0_EN )    begin   r_R..." h="0" c="r"/>
  <tr cr="c" t="A" l="313" lnk="__HDL_srcfile_11.htm#313" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL0_EN )    begin   r_R..." k="17168_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17169"/><hr/><table>
  <tr l="314" lnk="__HDL_srcfile_11.htm#314" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL1_EN )    begin   r_R..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="314" lnk="__HDL_srcfile_11.htm#314" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL1_EN )    begin   r_R..." h="0" c="r"/>
  <tr cr="c" t="A" l="314" lnk="__HDL_srcfile_11.htm#314" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL1_EN )    begin   r_R..." k="17169_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17170"/><hr/><table>
  <tr l="315" lnk="__HDL_srcfile_11.htm#315" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL2_EN )    begin   r_R..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="315" lnk="__HDL_srcfile_11.htm#315" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL2_EN )    begin   r_R..." h="0" c="r"/>
  <tr cr="c" t="A" l="315" lnk="__HDL_srcfile_11.htm#315" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL2_EN )    begin   r_R..." k="17170_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17171"/><hr/><table>
  <tr l="316" lnk="__HDL_srcfile_11.htm#316" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL3_EN )    begin   r_R..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="316" lnk="__HDL_srcfile_11.htm#316" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL3_EN )    begin   r_R..." h="0" c="r"/>
  <tr cr="c" t="A" l="316" lnk="__HDL_srcfile_11.htm#316" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL3_EN )    begin   r_R..." k="17171_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17172"/><hr/><table>
  <tr l="317" lnk="__HDL_srcfile_11.htm#317" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL4_EN )    begin   r_R..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="317" lnk="__HDL_srcfile_11.htm#317" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL4_EN )    begin   r_R..." h="0" c="r"/>
  <tr cr="c" t="A" l="317" lnk="__HDL_srcfile_11.htm#317" z="            if ( r_REG_WEN &amp; s_REG_FRS_PLL4_EN )    begin   r_R..." k="17172_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17173"/><hr/><table>
  <tr l="322" lnk="__HDL_srcfile_11.htm#322" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="322" lnk="__HDL_srcfile_11.htm#322" z="        if (RST) begin" k="17173_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="327" lnk="__HDL_srcfile_11.htm#327" z="        end else begin" k="17173_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17174"/><hr/><table>
  <tr l="328" lnk="__HDL_srcfile_11.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT0_EN)    r_REG_DEBUG..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="328" lnk="__HDL_srcfile_11.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT0_EN)    r_REG_DEBUG..." h="0" c="r"/>
  <tr cr="c" t="A" l="328" lnk="__HDL_srcfile_11.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT0_EN)    r_REG_DEBUG..." k="17174_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17175"/><hr/><table>
  <tr l="329" lnk="__HDL_srcfile_11.htm#329" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT1_EN)    r_REG_DEBUG..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="329" lnk="__HDL_srcfile_11.htm#329" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT1_EN)    r_REG_DEBUG..." h="0" c="r"/>
  <tr cr="c" t="A" l="329" lnk="__HDL_srcfile_11.htm#329" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT1_EN)    r_REG_DEBUG..." k="17175_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17176"/><hr/><table>
  <tr l="330" lnk="__HDL_srcfile_11.htm#330" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT2_EN)    r_REG_DEBUG..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="330" lnk="__HDL_srcfile_11.htm#330" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT2_EN)    r_REG_DEBUG..." h="0" c="r"/>
  <tr cr="c" t="A" l="330" lnk="__HDL_srcfile_11.htm#330" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT2_EN)    r_REG_DEBUG..." k="17176_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17177"/><hr/><table>
  <tr l="331" lnk="__HDL_srcfile_11.htm#331" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT3_EN)    r_REG_DEBUG..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="331" lnk="__HDL_srcfile_11.htm#331" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT3_EN)    r_REG_DEBUG..." h="0" c="r"/>
  <tr cr="c" t="A" l="331" lnk="__HDL_srcfile_11.htm#331" z="            if (r_REG_WEN &amp; s_REG_DEBUG_OUT3_EN)    r_REG_DEBUG..." k="17177_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17178"/><hr/><table>
  <tr l="336" lnk="__HDL_srcfile_11.htm#336" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="336" lnk="__HDL_srcfile_11.htm#336" z="        if (RST) begin" k="17178_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="338" lnk="__HDL_srcfile_11.htm#338" z="        end else begin" k="17178_1$017155" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg17179"/><hr/><table>
  <tr l="349" lnk="__HDL_srcfile_11.htm#349" z="    assign s_REG_RDT    =               ( s_REG_DEBUG_OUT0_EN  ..." c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="349" lnk="__HDL_srcfile_11.htm#349" z="    assign s_REG_RDT    =               ( s_REG_DEBUG_OUT0_EN  ..." k="17179_0$017155" h="8" c="g"/>
  <tr cr="m" t="E" l="350" lnk="__HDL_srcfile_11.htm#350" z="                                        ( s_REG_DEBUG_OUT1_EN  ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17180"/><hr/><table>
  <tr l="350" lnk="__HDL_srcfile_11.htm#350" z="                                        ( s_REG_DEBUG_OUT1_EN  ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="350" lnk="__HDL_srcfile_11.htm#350" z="                                        ( s_REG_DEBUG_OUT1_EN  ..." h="0" c="r"/>
  <tr cr="m" t="E" l="351" lnk="__HDL_srcfile_11.htm#351" z="                                        ( s_REG_DEBUG_OUT2_EN  ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17181"/><hr/><table>
  <tr l="351" lnk="__HDL_srcfile_11.htm#351" z="                                        ( s_REG_DEBUG_OUT2_EN  ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="351" lnk="__HDL_srcfile_11.htm#351" z="                                        ( s_REG_DEBUG_OUT2_EN  ..." h="0" c="r"/>
  <tr cr="m" t="E" l="352" lnk="__HDL_srcfile_11.htm#352" z="                                        ( s_REG_DEBUG_OUT3_EN  ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17182"/><hr/><table>
  <tr l="352" lnk="__HDL_srcfile_11.htm#352" z="                                        ( s_REG_DEBUG_OUT3_EN  ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="352" lnk="__HDL_srcfile_11.htm#352" z="                                        ( s_REG_DEBUG_OUT3_EN  ..." h="0" c="r"/>
  <tr cr="m" t="E" l="353" lnk="__HDL_srcfile_11.htm#353" z="                                        ( s_REG_DEBUG_IN0_EN   ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17183"/><hr/><table>
  <tr l="353" lnk="__HDL_srcfile_11.htm#353" z="                                        ( s_REG_DEBUG_IN0_EN   ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="353" lnk="__HDL_srcfile_11.htm#353" z="                                        ( s_REG_DEBUG_IN0_EN   ..." h="0" c="r"/>
  <tr cr="m" t="E" l="354" lnk="__HDL_srcfile_11.htm#354" z="                                        ( s_REG_DEBUG_IN1_EN   ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17184"/><hr/><table>
  <tr l="354" lnk="__HDL_srcfile_11.htm#354" z="                                        ( s_REG_DEBUG_IN1_EN   ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="354" lnk="__HDL_srcfile_11.htm#354" z="                                        ( s_REG_DEBUG_IN1_EN   ..." h="0" c="r"/>
  <tr cr="m" t="E" l="355" lnk="__HDL_srcfile_11.htm#355" z="                                        ( s_REG_DEBUG_IN2_EN   ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17185"/><hr/><table>
  <tr l="355" lnk="__HDL_srcfile_11.htm#355" z="                                        ( s_REG_DEBUG_IN2_EN   ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="355" lnk="__HDL_srcfile_11.htm#355" z="                                        ( s_REG_DEBUG_IN2_EN   ..." h="0" c="r"/>
  <tr cr="m" t="E" l="356" lnk="__HDL_srcfile_11.htm#356" z="                                        ( s_REG_DEBUG_IN3_EN   ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17186"/><hr/><table>
  <tr l="356" lnk="__HDL_srcfile_11.htm#356" z="                                        ( s_REG_DEBUG_IN3_EN   ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="356" lnk="__HDL_srcfile_11.htm#356" z="                                        ( s_REG_DEBUG_IN3_EN   ..." h="0" c="r"/>
  <tr cr="m" t="E" l="358" lnk="__HDL_srcfile_11.htm#358" z="                                        ( s_REG_FRS_PLL0_EN    ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17187"/><hr/><table>
  <tr l="358" lnk="__HDL_srcfile_11.htm#358" z="                                        ( s_REG_FRS_PLL0_EN    ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="358" lnk="__HDL_srcfile_11.htm#358" z="                                        ( s_REG_FRS_PLL0_EN    ..." h="0" c="r"/>
  <tr cr="m" t="E" l="359" lnk="__HDL_srcfile_11.htm#359" z="                                        ( s_REG_FRS_PLL1_EN    ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17188"/><hr/><table>
  <tr l="359" lnk="__HDL_srcfile_11.htm#359" z="                                        ( s_REG_FRS_PLL1_EN    ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="359" lnk="__HDL_srcfile_11.htm#359" z="                                        ( s_REG_FRS_PLL1_EN    ..." h="0" c="r"/>
  <tr cr="m" t="E" l="360" lnk="__HDL_srcfile_11.htm#360" z="                                        ( s_REG_FRS_PLL2_EN    ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17189"/><hr/><table>
  <tr l="360" lnk="__HDL_srcfile_11.htm#360" z="                                        ( s_REG_FRS_PLL2_EN    ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="360" lnk="__HDL_srcfile_11.htm#360" z="                                        ( s_REG_FRS_PLL2_EN    ..." h="0" c="r"/>
  <tr cr="m" t="E" l="361" lnk="__HDL_srcfile_11.htm#361" z="                                        ( s_REG_FRS_PLL3_EN    ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17190"/><hr/><table>
  <tr l="361" lnk="__HDL_srcfile_11.htm#361" z="                                        ( s_REG_FRS_PLL3_EN    ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="361" lnk="__HDL_srcfile_11.htm#361" z="                                        ( s_REG_FRS_PLL3_EN    ..." h="0" c="r"/>
  <tr cr="m" t="E" l="362" lnk="__HDL_srcfile_11.htm#362" z="                                        ( s_REG_FRS_PLL4_EN    ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17191"/><hr/><table>
  <tr l="362" lnk="__HDL_srcfile_11.htm#362" z="                                        ( s_REG_FRS_PLL4_EN    ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="362" lnk="__HDL_srcfile_11.htm#362" z="                                        ( s_REG_FRS_PLL4_EN    ..." h="0" c="r"/>
  <tr cr="m" t="E" l="364" lnk="__HDL_srcfile_11.htm#364" z="                                        ( s_REG_IIC_CMD_EN     ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17192"/><hr/><table>
  <tr l="370" lnk="__HDL_srcfile_11.htm#370" z="                                                               ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="370" lnk="__HDL_srcfile_11.htm#370" z="                                                               ..." h="0" c="r"/>
  <tr cr="m" t="E" l="372" lnk="__HDL_srcfile_11.htm#372" z="                                        ( s_REG_IIC_ACK_EN     ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg17193"/><hr/><table>
  <tr l="376" lnk="__HDL_srcfile_11.htm#376" z="                                                               ..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="376" lnk="__HDL_srcfile_11.htm#376" z="                                                               ..." h="0" c="r"/>
  <tr cr="m" t="E" l="376" lnk="__HDL_srcfile_11.htm#376" z="                                                               ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg17194"/><hr/><table>
  <tr l="379" lnk="__HDL_srcfile_11.htm#379" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="379" lnk="__HDL_srcfile_11.htm#379" z="        if (RST) begin" k="17194_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="381" lnk="__HDL_srcfile_11.htm#381" z="        end else begin" k="17194_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17195"/><hr/><table>
  <tr l="387" lnk="__HDL_srcfile_11.htm#387" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="387" lnk="__HDL_srcfile_11.htm#387" z="        if (RST) begin" k="17195_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="389" lnk="__HDL_srcfile_11.htm#389" z="        end else begin" k="17195_1$017155" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg17196"/><hr/><table>
  <tr l="395" lnk="__HDL_srcfile_11.htm#395" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="395" lnk="__HDL_srcfile_11.htm#395" z="        if (RST) begin" k="17196_0$017155" h="268" c="g"/>
  <tr cr="c" t="E" l="397" lnk="__HDL_srcfile_11.htm#397" z="        end else begin" k="17196_1$017155" h="40158" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
