


                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	clk                  : 144.7 MHz
	CNNMap/DMAControllerMap/windowReadLogicEnt/notClk : 263.0 MHz
	CNNMap/DMAControllerMap/filterReadLogicEnt/notClk : 313.6 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                                        GATE              ARRIVAL              LOAD
-------------------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                                      0.00 (ideal)


CNNMap/configMap/layerTypeRegMap/reg_Q(0)/Q                 dffr        0.00  0.40 up             0.02
CNNMap/ix619/Y                                              buf02       0.32  0.72 up             0.08
CNNMap/DMAControllerMap/ix608/Y                             inv01       0.27  0.99 dn             0.06
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_1_fx/ix70/Y
                                                            xnor2       0.24  1.24 up             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_1_fx/ix1/Y
                                                            inv01       0.10  1.34 dn             0.01
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_1_fx/ix7/Y
                                                            ao22        0.39  1.73 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_2_fx/ix7/Y
                                                            ao22        0.38  2.11 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_3_fx/ix7/Y
                                                            ao22        0.38  2.49 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_4_fx/ix7/Y
                                                            ao22        0.38  2.87 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_5_fx/ix7/Y
                                                            ao22        0.38  3.25 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_6_fx/ix7/Y
                                                            ao22        0.38  3.63 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_7_fx/ix7/Y
                                                            ao22        0.38  4.01 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_8_fx/ix7/Y
                                                            ao22        0.38  4.39 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_9_fx/ix7/Y
                                                            ao22        0.38  4.77 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_10_fx/ix7/Y
                                                            ao22        0.38  5.15 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_11_fx/ix7/Y
                                                            ao22        0.36  5.51 dn             0.03
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_ramAddressIncrement/loop1_12_fx/ix9/Y
                                                            xnor2       0.15  5.66 up             0.01
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_baseAddressLoadMux/ix103/Y
                                                            mux21_ni    0.25  5.91 up             0.01
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_baseAddressCounter/muxloadOrCurrent/ix103/Y
                                                            mux21_ni    0.24  6.16 up             0.01
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_baseAddressCounter/counterReg/ix313/Y
                                                            mux21_ni    0.28  6.44 up             0.02
CNNMap/DMAControllerMap/windowReadLogicEnt/window_g_baseAddressCounter/counterReg/reg_Q(12)/D
                                                            dffr        0.00  6.44 up             0.00
data arrival time                                                             6.44


data required time                                                         not specified
-------------------------------------------------------------------------------------------------------
data required time                                                         not specified
data arrival time                                                             6.44
                                                                           ----------
                                                                        unconstrained path
-------------------------------------------------------------------------------------------------------


