
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106803                       # Number of seconds simulated
sim_ticks                                106803300174                       # Number of ticks simulated
final_tick                               633797197452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110941                       # Simulator instruction rate (inst/s)
host_op_rate                                   139780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5375065                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889392                       # Number of bytes of host memory used
host_seconds                                 19870.14                       # Real time elapsed on the host
sim_insts                                  2204404220                       # Number of instructions simulated
sim_ops                                    2777449129                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9371264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4304640                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13679488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1796864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1796864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33630                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                106871                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14038                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14038                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87743206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40304373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128081136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16824049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16824049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16824049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87743206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40304373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              144905185                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256123023                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21952296                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17789262                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015243                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8979064                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285703                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465555                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91251                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185595827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             122001116                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21952296                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751258                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26727124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6176187                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5780311                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616741                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222220646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195493522     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485083      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961672      0.88%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591361      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998809      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555317      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184808      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741167      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13208907      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222220646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085710                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476338                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183482201                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7954230                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617014                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        91201                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4075994                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780264                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42173                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149627092                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75219                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4075994                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183991791                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2692891                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3751468                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26165282                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1543214                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149489812                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        47178                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        283737                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       542458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       273414                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210313274                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697538545                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697538545                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39617756                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35628                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19084                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4798353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14547403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7204212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134762                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597266                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148411542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139396580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24794517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51633901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2538                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222220646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162087760     72.94%     72.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25794242     11.61%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12505018      5.63%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8339542      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7718975      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590127      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676724      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379267      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       128991      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222220646                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400427     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136160     20.22%     79.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136804     20.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117088499     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113835      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13030044      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147668      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139396580                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544256                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673391                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501833549                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173242133                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135817429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140069971                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       353797                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3313466                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1018                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178486                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4075994                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1798765                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101690                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148447148                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14547403                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7204212                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19072                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238827                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136855566                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12581192                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541012                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19727336                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19405158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146144                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534335                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135817872                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135817429                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80457164                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222068733                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530282                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362307                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25639559                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017096                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218144652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166569199     76.36%     76.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277014     11.13%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10600628      4.86%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015408      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359660      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709660      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326165      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954385      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332533      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218144652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332533                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364261061                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300973983                       # The number of ROB writes
system.switch_cpus0.timesIdled                3025671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33902377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.561230                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.561230                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390437                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390437                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616452419                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189180535                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138165785                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256123023                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22054744                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18100882                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2054522                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9026319                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8664201                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2194282                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197389362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121079539                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22054744                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10858483                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26101116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5720787                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9990126                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11939049                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2045663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237129049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.626035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.983643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211027933     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1961549      0.83%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3528778      1.49%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2077142      0.88%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1704098      0.72%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1495925      0.63%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          839819      0.35%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2084738      0.88%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12409067      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237129049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086110                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.472740                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195744868                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11647040                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26025525                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63379                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3648231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3622213                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148388166                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1223                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3648231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196052430                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         862650                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9877410                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25764273                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       924050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148335718                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97506                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    209006685                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    688455236                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    688455236                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177350938                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31655747                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35288                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17668                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2654989                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13735956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7427650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71826                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689018                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147186231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140250066                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        62107                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17572397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36440557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237129049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.280287                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178729084     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23238445      9.80%     85.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12156875      5.13%     90.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8586550      3.62%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8566071      3.61%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3057050      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2348748      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       273609      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       172617      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237129049                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51529     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166045     44.40%     58.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156423     41.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118330995     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1926898      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17620      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12565839      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7408714      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140250066                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.547589                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             373997                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    518065285                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164794158                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137869678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140624063                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285821                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2211563                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98947                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3648231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         658990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56038                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147221519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        84977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13735956                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7427650                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17668                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1181073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2256864                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138664160                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12473803                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1585906                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19882513                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19642194                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7408710                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.541397                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137869742                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137869678                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80678784                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219719499                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538295                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367190                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103117393                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127107276                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20114518                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2071976                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233480818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544401                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.395179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181588773     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25309192     10.84%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9709100      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5117675      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4339254      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2065069      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972470      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1524602      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2854683      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233480818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103117393                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127107276                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18853096                       # Number of memory references committed
system.switch_cpus1.commit.loads             11524393                       # Number of loads committed
system.switch_cpus1.commit.membars              17620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18441895                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114429425                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2629033                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2854683                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377847929                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298091819                       # The number of ROB writes
system.switch_cpus1.timesIdled                2908071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18993974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103117393                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127107276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103117393                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.483800                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.483800                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402609                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402609                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623524873                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192589362                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137467970                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35240                       # number of misc regfile writes
system.l20.replacements                         80467                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             263                       # Total number of references to valid blocks.
system.l20.sampled_refs                         80531                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.003266                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.693361                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.006882                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    57.268281                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.031475                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.104584                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.894817                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          263                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    263                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7241                       # number of Writeback hits
system.l20.Writeback_hits::total                 7241                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          263                       # number of demand (read+write) hits
system.l20.demand_hits::total                     263                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          263                       # number of overall hits
system.l20.overall_hits::total                    263                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        73213                       # number of ReadReq misses
system.l20.ReadReq_misses::total                73226                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        73213                       # number of demand (read+write) misses
system.l20.demand_misses::total                 73226                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        73213                       # number of overall misses
system.l20.overall_misses::total                73226                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2473492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  15103573616                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    15106047108                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2473492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  15103573616                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     15106047108                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2473492                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  15103573616                       # number of overall miss cycles
system.l20.overall_miss_latency::total    15106047108                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73476                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73489                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7241                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7241                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73476                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73489                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73476                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73489                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.996421                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.996421                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.996421                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.996421                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.996421                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.996421                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206296.335569                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206293.490126                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206296.335569                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206293.490126                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206296.335569                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206293.490126                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6975                       # number of writebacks
system.l20.writebacks::total                     6975                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        73213                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           73226                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        73213                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            73226                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        73213                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           73226                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10713282267                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10714976828                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10713282267                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10714976828                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10713282267                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10714976828                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996421                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.996421                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.996421                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.996421                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.996421                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.996421                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146330.327496                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146327.490618                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146330.327496                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146327.490618                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146330.327496                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146327.490618                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         40953                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             243                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41017                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.005924                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.265216                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.022432                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    51.672934                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.039417                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191644                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000351                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.807390                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000616                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          242                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    242                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7308                       # number of Writeback hits
system.l21.Writeback_hits::total                 7308                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          242                       # number of demand (read+write) hits
system.l21.demand_hits::total                     242                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          242                       # number of overall hits
system.l21.overall_hits::total                    242                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        33630                       # number of ReadReq misses
system.l21.ReadReq_misses::total                33645                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        33630                       # number of demand (read+write) misses
system.l21.demand_misses::total                 33645                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        33630                       # number of overall misses
system.l21.overall_misses::total                33645                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2889409                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6827078644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6829968053                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2889409                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6827078644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6829968053                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2889409                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6827078644                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6829968053                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33887                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7308                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7308                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33872                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33887                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33872                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33887                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.992855                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.992859                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.992855                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.992859                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.992855                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.992859                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203005.609396                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203000.982405                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203005.609396                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203000.982405                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203005.609396                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203000.982405                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7063                       # number of writebacks
system.l21.writebacks::total                     7063                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        33630                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           33645                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        33630                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            33645                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        33630                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           33645                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1986355                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4802777776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4804764131                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1986355                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4802777776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4804764131                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1986355                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4802777776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4804764131                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.992855                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.992859                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.992855                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.992859                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.992855                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.992859                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132423.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142812.303776                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142807.672195                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132423.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142812.303776                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142807.672195                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132423.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142812.303776                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142807.672195                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996690                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624349                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060334.723014                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996690                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616725                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616725                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616725                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616725                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616725                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616725                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100024                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100024                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616741                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616741                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616741                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616741                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73476                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481348                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73732                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2434.239516                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054726                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945274                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417916                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417916                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18839                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18839                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410574                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410574                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410574                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410574                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184675                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184675                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184675                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184675                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41153342907                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41153342907                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41153342907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41153342907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41153342907                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41153342907                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9602591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9602591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16595249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16595249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16595249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16595249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019232                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011128                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222841.981356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222841.981356                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222841.981356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222841.981356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222841.981356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222841.981356                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7241                       # number of writebacks
system.cpu0.dcache.writebacks::total             7241                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111199                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111199                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       111199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       111199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       111199                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       111199                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73476                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73476                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73476                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73476                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73476                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73476                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15745239115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15745239115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15745239115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15745239115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15745239115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15745239115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004428                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004428                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004428                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004428                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214290.912883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214290.912883                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214290.912883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214290.912883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214290.912883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214290.912883                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997029                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013233507                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197903.485900                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997029                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11939032                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11939032                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11939032                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11939032                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11939032                       # number of overall hits
system.cpu1.icache.overall_hits::total       11939032                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3530395                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3530395                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3530395                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3530395                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3530395                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3530395                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11939049                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11939049                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11939049                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11939049                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11939049                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11939049                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 207670.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 207670.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 207670.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3015064                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3015064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3015064                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201004.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33872                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163067935                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34128                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4778.127491                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.271225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.728775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903403                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096597                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9295313                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9295313                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7293463                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7293463                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17650                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16588776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16588776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16588776                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16588776                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87243                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87243                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87243                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19311518722                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19311518722                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19311518722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19311518722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19311518722                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19311518722                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9382556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9382556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7293463                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7293463                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16676019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16676019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16676019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16676019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005232                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005232                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005232                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005232                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 221353.217129                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 221353.217129                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 221353.217129                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 221353.217129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 221353.217129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 221353.217129                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7308                       # number of writebacks
system.cpu1.dcache.writebacks::total             7308                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53371                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53371                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33872                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33872                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7136705886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7136705886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7136705886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7136705886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7136705886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7136705886                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210696.323984                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210696.323984                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210696.323984                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210696.323984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210696.323984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210696.323984                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
