    ori r29 r0 3072
    ori r30 r0 10240
#    main program starts
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    flui f0 0
    # 0.000000
    sw r1 r29 0
    mv r1 r0
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_float_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 60
    or r3 r30 r0
    addi r30 r30 48
    sw r1 r3 40
    sw r1 r3 36
    sw r1 r3 32
    sw r1 r3 28
    sw r0 r3 24
    sw r1 r3 20
    sw r1 r3 16
    sw r0 r3 12
    sw r0 r3 8
    sw r0 r3 4
    sw r0 r3 0
    or r1 r3 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 4
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 1
    flui f0 17279
    # 255.000000
    sw r1 r29 16
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 50
    addi r3 r0 1
    addi r4 r0 -1
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r4
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 24
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 1
    addi r3 r0 1
    lw r4 r1 0
    sw r1 r29 28
    sw r2 r29 32
    mv r2 r4
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 1
    sw r1 r29 40
    mv r1 r2
    mv r2 r0
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 1
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 1
    sw r1 r29 52
    mv r1 r2
    mv r2 r0
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 2
    sw r1 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 2
    sw r1 r29 76
    mv r1 r2
    mv r2 r0
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 88
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    sw r2 r29 112
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r0
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 60
    lw r3 r29 120
    sw r1 r29 124
    mv r1 r2
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r3 r29 124
    sw r3 r2 0
    flui f0 0
    # 0.000000
    sw r1 r29 128
    sw r2 r29 132
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    sw r2 r29 136
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    addi r2 r0 180
    flui f0 0
    # 0.000000
    or r3 r30 r0
    addi r30 r30 16
    swcZ f0 r3 8
    sw r1 r3 4
    sw r0 r3 0
    or r1 r3 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 1
    sw r1 r29 140
    mv r1 r2
    mv r2 r0
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    lui r3 ha16(read_nth_object.2741)
    ori r3 r3 lo16(read_nth_object.2741)
    sw r3 r2 0
    lw r3 r29 4
    sw r3 r2 4
    or r4 r30 r0
    addi r30 r30 16
    lui r5 ha16(read_object.2743)
    ori r5 r5 lo16(read_object.2743)
    sw r5 r4 0
    sw r2 r4 12
    sw r3 r4 8
    lw r2 r29 0
    sw r2 r4 4
    or r5 r30 r0
    addi r30 r30 8
    lui r6 ha16(read_and_network.2751)
    ori r6 r6 lo16(read_and_network.2751)
    sw r6 r5 0
    lw r6 r29 28
    sw r6 r5 4
    or r7 r30 r0
    addi r30 r30 8
    lui r8 ha16(solver_second.2789)
    ori r8 r8 lo16(solver_second.2789)
    sw r8 r7 0
    lw r8 r29 40
    sw r8 r7 4
    or r9 r30 r0
    addi r30 r30 16
    lui r10 ha16(solver.2795)
    ori r10 r10 lo16(solver.2795)
    sw r10 r9 0
    sw r8 r9 8
    sw r3 r9 4
    or r10 r30 r0
    addi r30 r30 16
    lui r11 ha16(solver_fast.2818)
    ori r11 r11 lo16(solver_fast.2818)
    sw r11 r10 0
    sw r8 r10 8
    sw r3 r10 4
    or r11 r30 r0
    addi r30 r30 16
    lui r12 ha16(solver_fast2.2836)
    ori r12 r12 lo16(solver_fast2.2836)
    sw r12 r11 0
    sw r8 r11 8
    sw r3 r11 4
    or r12 r30 r0
    addi r30 r30 8
    lui r13 ha16(iter_setup_dirvec_constants.2848)
    ori r13 r13 lo16(iter_setup_dirvec_constants.2848)
    sw r13 r12 0
    sw r3 r12 4
    or r13 r30 r0
    addi r30 r30 16
    lui r14 ha16(setup_dirvec_constants.2851)
    ori r14 r14 lo16(setup_dirvec_constants.2851)
    sw r14 r13 0
    sw r3 r13 12
    sw r2 r13 8
    sw r12 r13 4
    or r14 r30 r0
    addi r30 r30 8
    lui r15 ha16(setup_startp_constants.2853)
    ori r15 r15 lo16(setup_startp_constants.2853)
    sw r15 r14 0
    sw r3 r14 4
    or r15 r30 r0
    addi r30 r30 24
    lui r16 ha16(setup_startp.2856)
    ori r16 r16 lo16(setup_startp.2856)
    sw r16 r15 0
    lw r16 r29 92
    sw r16 r15 16
    sw r14 r15 12
    sw r3 r15 8
    sw r2 r15 4
    or r17 r30 r0
    addi r30 r30 8
    lui r18 ha16(check_all_inside.2878)
    ori r18 r18 lo16(check_all_inside.2878)
    sw r18 r17 0
    sw r3 r17 4
    or r18 r30 r0
    addi r30 r30 40
    lui r19 ha16(shadow_check_and_group.2884)
    ori r19 r19 lo16(shadow_check_and_group.2884)
    sw r19 r18 0
    lw r19 r29 124
    sw r19 r18 36
    sw r10 r18 32
    sw r8 r18 28
    sw r3 r18 24
    lw r20 r29 132
    sw r20 r18 20
    lw r21 r29 16
    sw r21 r18 16
    lw r22 r29 52
    sw r22 r18 12
    lw r23 r29 128
    sw r23 r18 8
    sw r17 r18 4
    or r24 r30 r0
    addi r30 r30 48
    lui r25 ha16(shadow_check_one_or_group.2887)
    ori r25 r25 lo16(shadow_check_one_or_group.2887)
    sw r25 r24 0
    sw r19 r24 44
    sw r10 r24 40
    sw r8 r24 36
    sw r18 r24 32
    sw r3 r24 28
    sw r20 r24 24
    sw r21 r24 20
    sw r22 r24 16
    sw r23 r24 12
    sw r17 r24 8
    sw r6 r24 4
    or r25 r30 r0
    addi r30 r30 56
    sw r5 r29 144
    lui r5 ha16(shadow_check_one_or_matrix.2890)
    ori r5 r5 lo16(shadow_check_one_or_matrix.2890)
    sw r5 r25 0
    sw r19 r25 48
    sw r10 r25 44
    sw r8 r25 40
    sw r24 r25 36
    sw r18 r25 32
    sw r3 r25 28
    sw r20 r25 24
    sw r21 r25 20
    sw r22 r25 16
    sw r23 r25 12
    sw r17 r25 8
    sw r6 r25 4
    or r5 r30 r0
    addi r30 r30 40
    sw r4 r29 148
    lui r4 ha16(solve_each_element.2893)
    ori r4 r4 lo16(solve_each_element.2893)
    sw r4 r5 0
    lw r4 r29 48
    sw r4 r5 32
    sw r12 r29 152
    lw r12 r29 88
    sw r12 r5 28
    sw r8 r5 24
    sw r3 r5 20
    sw r13 r29 156
    lw r13 r29 44
    sw r13 r5 16
    sw r22 r5 12
    sw r15 r29 160
    lw r15 r29 56
    sw r15 r5 8
    sw r17 r5 4
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r29 164
    lui r1 ha16(solve_one_or_network.2897)
    ori r1 r1 lo16(solve_one_or_network.2897)
    sw r1 r2 0
    sw r4 r2 44
    sw r12 r2 40
    sw r8 r2 36
    sw r9 r2 32
    sw r5 r2 28
    sw r3 r2 24
    sw r13 r2 20
    sw r22 r2 16
    sw r15 r2 12
    sw r17 r2 8
    sw r6 r2 4
    or r1 r30 r0
    addi r30 r30 56
    sw r14 r29 168
    lui r14 ha16(trace_or_matrix.2901)
    ori r14 r14 lo16(trace_or_matrix.2901)
    sw r14 r1 0
    sw r4 r1 52
    sw r12 r1 48
    sw r7 r1 44
    sw r8 r1 40
    sw r9 r1 36
    sw r2 r1 32
    sw r5 r1 28
    sw r3 r1 24
    sw r13 r1 20
    sw r22 r1 16
    sw r15 r1 12
    sw r17 r1 8
    sw r6 r1 4
    or r14 r30 r0
    addi r30 r30 40
    sw r5 r29 172
    lui r5 ha16(solve_each_element_fast.2907)
    ori r5 r5 lo16(solve_each_element_fast.2907)
    sw r5 r14 0
    sw r4 r14 32
    sw r16 r14 28
    sw r8 r14 24
    sw r3 r14 20
    sw r13 r14 16
    sw r22 r14 12
    sw r15 r14 8
    sw r17 r14 4
    or r5 r30 r0
    addi r30 r30 48
    sw r2 r29 176
    lui r2 ha16(solve_one_or_network_fast.2911)
    ori r2 r2 lo16(solve_one_or_network_fast.2911)
    sw r2 r5 0
    sw r4 r5 44
    sw r16 r5 40
    sw r11 r5 36
    sw r8 r5 32
    sw r14 r5 28
    sw r3 r5 24
    sw r13 r5 20
    sw r22 r5 16
    sw r15 r5 12
    sw r17 r5 8
    sw r6 r5 4
    or r2 r30 r0
    addi r30 r30 56
    sw r9 r29 180
    lui r9 ha16(trace_or_matrix_fast.2915)
    ori r9 r9 lo16(trace_or_matrix_fast.2915)
    sw r9 r2 0
    sw r4 r2 48
    sw r16 r2 44
    sw r11 r2 40
    sw r8 r2 36
    sw r5 r2 32
    sw r14 r2 28
    sw r3 r2 24
    sw r13 r2 20
    sw r22 r2 16
    sw r15 r2 12
    sw r17 r2 8
    sw r6 r2 4
    or r9 r30 r0
    addi r30 r30 64
    sw r7 r29 184
    lui r7 ha16(judge_intersection_fast.2919)
    ori r7 r7 lo16(judge_intersection_fast.2919)
    sw r7 r9 0
    sw r2 r9 56
    sw r4 r9 52
    sw r16 r9 48
    sw r11 r9 44
    sw r8 r9 40
    sw r5 r9 36
    sw r14 r9 32
    lw r7 r29 36
    sw r7 r9 28
    sw r3 r9 24
    sw r13 r9 20
    sw r22 r9 16
    sw r15 r9 12
    sw r17 r9 8
    sw r6 r9 4
    or r12 r30 r0
    addi r30 r30 8
    lui r16 ha16(utexture.2930)
    ori r16 r16 lo16(utexture.2930)
    sw r16 r12 0
    lw r16 r29 64
    sw r16 r12 4
    sw r1 r29 188
    or r1 r30 r0
    addi r30 r30 112
    sw r12 r29 192
    lui r12 ha16(trace_reflections.2937)
    ori r12 r12 lo16(trace_reflections.2937)
    sw r12 r1 0
    sw r19 r1 104
    sw r2 r1 100
    sw r4 r1 96
    sw r16 r1 92
    sw r11 r1 88
    sw r10 r1 84
    sw r8 r1 80
    sw r5 r1 76
    sw r14 r1 72
    sw r25 r1 68
    sw r24 r1 64
    sw r18 r1 60
    lw r12 r29 72
    sw r12 r1 56
    sw r14 r29 196
    lw r14 r29 140
    sw r14 r1 52
    sw r7 r1 48
    sw r3 r1 44
    lw r3 r29 60
    sw r3 r1 40
    sw r20 r1 36
    sw r21 r1 32
    sw r9 r1 28
    sw r13 r1 24
    sw r22 r1 20
    sw r15 r1 16
    sw r23 r1 12
    sw r17 r1 8
    sw r6 r1 4
    or r6 r30 r0
    addi r30 r30 160
    sw r17 r29 200
    lui r17 ha16(trace_ray.2942)
    ori r17 r17 lo16(trace_ray.2942)
    sw r17 r6 0
    sw r19 r6 152
    lw r17 r29 192
    sw r17 r6 148
    sw r1 r6 144
    sw r2 r6 140
    sw r1 r29 204
    lw r1 r29 188
    sw r1 r6 136
    sw r4 r6 132
    sw r16 r6 128
    lw r1 r29 92
    sw r1 r6 124
    lw r1 r29 88
    sw r1 r6 120
    lw r1 r29 184
    sw r1 r6 116
    sw r11 r6 112
    sw r10 r6 108
    sw r8 r6 104
    lw r1 r29 180
    sw r1 r6 100
    sw r5 r6 96
    lw r1 r29 176
    sw r1 r6 92
    lw r1 r29 172
    sw r1 r6 88
    sw r25 r6 84
    sw r24 r6 80
    sw r18 r6 76
    lw r1 r29 168
    sw r1 r6 72
    sw r12 r6 68
    sw r14 r6 64
    sw r7 r6 60
    lw r14 r29 4
    sw r14 r6 56
    sw r3 r6 52
    lw r12 r29 164
    sw r12 r6 48
    lw r12 r29 0
    sw r12 r6 44
    sw r20 r6 40
    sw r21 r6 36
    sw r9 r6 32
    sw r13 r6 28
    sw r22 r6 24
    sw r15 r6 20
    sw r23 r6 16
    lw r12 r29 200
    sw r12 r6 12
    lw r1 r29 20
    sw r1 r6 8
    lw r1 r29 28
    sw r1 r6 4
    sw r6 r29 208
    or r6 r30 r0
    addi r30 r30 104
    sw r9 r29 212
    lui r9 ha16(trace_diffuse_ray.2948)
    ori r9 r9 lo16(trace_diffuse_ray.2948)
    sw r9 r6 0
    sw r19 r6 100
    sw r17 r6 96
    sw r2 r6 92
    sw r4 r6 88
    sw r16 r6 84
    sw r11 r6 80
    sw r10 r6 76
    sw r8 r6 72
    sw r5 r6 68
    lw r9 r29 196
    sw r9 r6 64
    sw r25 r6 60
    sw r24 r6 56
    sw r18 r6 52
    sw r7 r6 48
    sw r14 r6 44
    sw r3 r6 40
    sw r20 r6 36
    sw r21 r6 32
    sw r13 r6 28
    sw r22 r6 24
    sw r15 r6 20
    lw r9 r29 68
    sw r9 r6 16
    sw r23 r6 12
    sw r12 r6 8
    sw r1 r6 4
    or r12 r30 r0
    addi r30 r30 104
    lui r1 ha16(iter_trace_diffuse_rays.2951)
    ori r1 r1 lo16(iter_trace_diffuse_rays.2951)
    sw r1 r12 0
    sw r19 r12 100
    sw r17 r12 96
    sw r2 r12 92
    sw r6 r12 88
    sw r4 r12 84
    sw r16 r12 80
    sw r11 r12 76
    sw r10 r12 72
    sw r8 r12 68
    sw r5 r12 64
    sw r25 r12 60
    sw r24 r12 56
    sw r18 r12 52
    sw r7 r12 48
    sw r14 r12 44
    sw r3 r12 40
    sw r20 r12 36
    sw r21 r12 32
    lw r1 r29 212
    sw r1 r12 28
    sw r13 r12 24
    sw r22 r12 20
    sw r15 r12 16
    sw r9 r12 12
    sw r23 r12 8
    lw r5 r29 28
    sw r5 r12 4
    or r11 r30 r0
    addi r30 r30 96
    lui r5 ha16(trace_diffuse_rays.2956)
    ori r5 r5 lo16(trace_diffuse_rays.2956)
    sw r5 r11 0
    sw r17 r11 92
    sw r2 r11 88
    sw r6 r11 84
    sw r4 r11 80
    sw r16 r11 76
    lw r5 r29 92
    sw r5 r11 72
    sw r10 r11 68
    sw r8 r11 64
    sw r25 r11 60
    sw r24 r11 56
    lw r23 r29 168
    sw r23 r11 52
    sw r7 r11 48
    sw r14 r11 44
    sw r3 r11 40
    sw r18 r29 216
    lw r18 r29 0
    sw r18 r11 36
    sw r20 r11 32
    sw r21 r11 28
    sw r1 r11 24
    sw r12 r11 20
    sw r13 r11 16
    sw r22 r11 12
    sw r15 r11 8
    sw r9 r11 4
    or r20 r30 r0
    addi r30 r30 80
    sw r24 r29 220
    lui r24 ha16(trace_diffuse_ray_80percent.2960)
    ori r24 r24 lo16(trace_diffuse_ray_80percent.2960)
    sw r24 r20 0
    sw r17 r20 72
    sw r6 r20 68
    sw r16 r20 64
    sw r5 r20 60
    sw r25 r20 56
    sw r23 r20 52
    sw r7 r20 48
    sw r14 r20 44
    sw r3 r20 40
    sw r18 r20 36
    sw r21 r20 32
    sw r1 r20 28
    sw r12 r20 24
    sw r13 r20 20
    sw r22 r20 16
    sw r15 r20 12
    lw r24 r29 116
    sw r24 r20 8
    sw r9 r20 4
    or r8 r30 r0
    addi r30 r30 40
    sw r10 r29 224
    lui r10 ha16(calc_diffuse_using_1point.2964)
    ori r10 r10 lo16(calc_diffuse_using_1point.2964)
    sw r10 r8 0
    sw r6 r8 32
    sw r5 r8 28
    sw r23 r8 24
    lw r10 r29 72
    sw r10 r8 20
    sw r18 r8 16
    sw r12 r8 12
    sw r24 r8 8
    sw r9 r8 4
    or r4 r30 r0
    addi r30 r30 40
    sw r2 r29 228
    lui r2 ha16(do_without_neighbors.2973)
    ori r2 r2 lo16(do_without_neighbors.2973)
    sw r2 r4 0
    sw r11 r4 32
    sw r20 r4 28
    lw r2 r29 160
    sw r2 r4 24
    sw r10 r4 20
    sw r12 r4 16
    sw r24 r4 12
    sw r9 r4 8
    sw r8 r4 4
    or r19 r30 r0
    addi r30 r30 32
    lui r15 ha16(try_exploit_neighbors.2989)
    ori r15 r15 lo16(try_exploit_neighbors.2989)
    sw r15 r19 0
    sw r11 r19 28
    sw r20 r19 24
    sw r10 r19 20
    sw r4 r19 16
    sw r24 r19 12
    sw r9 r19 8
    sw r8 r19 4
    or r15 r30 r0
    addi r30 r30 88
    sw r8 r29 232
    lui r8 ha16(pretrace_diffuse_rays.3002)
    ori r8 r8 lo16(pretrace_diffuse_rays.3002)
    sw r8 r15 0
    sw r17 r15 80
    sw r11 r15 76
    sw r6 r15 72
    sw r16 r15 68
    sw r5 r15 64
    sw r25 r15 60
    sw r23 r15 56
    sw r2 r15 52
    sw r7 r15 48
    sw r14 r15 44
    sw r3 r15 40
    sw r18 r15 36
    sw r21 r15 32
    sw r1 r15 28
    sw r12 r15 24
    sw r13 r15 20
    sw r22 r15 16
    lw r8 r29 56
    sw r8 r15 12
    sw r24 r15 8
    sw r9 r15 4
    sw r4 r29 236
    or r4 r30 r0
    addi r30 r30 184
    sw r20 r29 240
    lui r20 ha16(pretrace_pixels.3005)
    ori r20 r20 lo16(pretrace_pixels.3005)
    sw r20 r4 0
    lw r20 r29 12
    sw r20 r4 180
    sw r19 r29 244
    lw r19 r29 124
    sw r19 r4 176
    sw r17 r4 172
    lw r17 r29 204
    sw r17 r4 168
    lw r17 r29 208
    sw r17 r4 164
    lw r19 r29 228
    sw r19 r4 160
    lw r19 r29 188
    sw r19 r4 156
    sw r11 r4 152
    sw r6 r4 148
    lw r6 r29 48
    sw r6 r4 144
    sw r16 r4 140
    sw r5 r4 136
    lw r5 r29 88
    sw r5 r4 132
    lw r6 r29 224
    sw r6 r4 128
    lw r6 r29 40
    sw r6 r4 124
    lw r6 r29 180
    sw r6 r4 120
    lw r6 r29 176
    sw r6 r4 116
    sw r25 r4 112
    lw r6 r29 220
    sw r6 r4 108
    lw r6 r29 216
    sw r6 r4 104
    sw r23 r4 100
    sw r2 r4 96
    lw r6 r29 96
    sw r6 r4 92
    lw r16 r29 84
    sw r16 r4 88
    sw r10 r4 84
    lw r19 r29 140
    sw r19 r4 80
    lw r23 r29 108
    sw r23 r4 76
    sw r15 r4 72
    sw r7 r4 68
    sw r14 r4 64
    sw r3 r4 60
    lw r3 r29 164
    sw r3 r4 56
    sw r18 r4 52
    lw r25 r29 132
    sw r25 r4 48
    sw r21 r4 44
    sw r1 r4 40
    sw r12 r4 36
    sw r13 r4 32
    sw r22 r4 28
    sw r8 r4 24
    lw r1 r29 80
    sw r1 r4 20
    sw r24 r4 16
    sw r9 r4 12
    lw r8 r29 128
    sw r8 r4 8
    lw r13 r29 28
    sw r13 r4 4
    or r22 r30 r0
    addi r30 r30 80
    lui r19 ha16(pretrace_line.3012)
    ori r19 r19 lo16(pretrace_line.3012)
    sw r19 r22 0
    sw r20 r22 72
    sw r17 r22 68
    sw r11 r22 64
    sw r5 r22 60
    sw r2 r22 56
    lw r2 r29 104
    sw r2 r22 52
    lw r19 r29 100
    sw r19 r22 48
    sw r6 r22 44
    sw r16 r22 40
    sw r10 r22 36
    sw r23 r22 32
    sw r4 r22 28
    sw r15 r22 24
    sw r12 r22 20
    lw r12 r29 76
    sw r12 r22 16
    sw r1 r22 12
    sw r24 r22 8
    sw r9 r22 4
    or r3 r30 r0
    addi r30 r30 40
    lui r25 ha16(scan_pixel.3016)
    ori r25 r25 lo16(scan_pixel.3016)
    sw r25 r3 0
    lw r25 r29 244
    sw r25 r3 36
    sw r11 r3 32
    lw r11 r29 240
    sw r11 r3 28
    sw r10 r3 24
    sw r12 r3 20
    lw r8 r29 236
    sw r8 r3 16
    sw r24 r3 12
    sw r9 r3 8
    lw r7 r29 232
    sw r7 r3 4
    or r13 r30 r0
    addi r30 r30 88
    lui r21 ha16(scan_line.3022)
    ori r21 r21 lo16(scan_line.3022)
    sw r21 r13 0
    sw r20 r13 80
    sw r25 r13 76
    sw r17 r13 72
    sw r11 r13 68
    sw r5 r13 64
    sw r2 r13 60
    sw r19 r13 56
    sw r6 r13 52
    sw r3 r13 48
    sw r16 r13 44
    sw r10 r13 40
    sw r23 r13 36
    sw r4 r13 32
    sw r22 r13 28
    sw r15 r13 24
    sw r12 r13 20
    sw r1 r13 16
    sw r8 r13 12
    sw r9 r13 8
    sw r7 r13 4
    or r7 r30 r0
    addi r30 r30 8
    lui r9 ha16(calc_dirvec.3042)
    ori r9 r9 lo16(calc_dirvec.3042)
    sw r9 r7 0
    sw r24 r7 4
    or r9 r30 r0
    addi r30 r30 8
    lui r11 ha16(calc_dirvecs.3050)
    ori r11 r11 lo16(calc_dirvecs.3050)
    sw r11 r9 0
    sw r7 r9 4
    or r11 r30 r0
    addi r30 r30 16
    lui r21 ha16(calc_dirvec_rows.3055)
    ori r21 r21 lo16(calc_dirvec_rows.3055)
    sw r21 r11 0
    sw r9 r11 8
    sw r7 r11 4
    or r7 r30 r0
    addi r30 r30 8
    lui r21 ha16(create_dirvec_elements.3061)
    ori r21 r21 lo16(create_dirvec_elements.3061)
    sw r21 r7 0
    sw r18 r7 4
    or r21 r30 r0
    addi r30 r30 16
    sw r13 r29 248
    lui r13 ha16(create_dirvecs.3064)
    ori r13 r13 lo16(create_dirvecs.3064)
    sw r13 r21 0
    sw r18 r21 12
    sw r24 r21 8
    sw r7 r21 4
    or r13 r30 r0
    addi r30 r30 24
    sw r22 r29 252
    lui r22 ha16(init_dirvec_constants.3066)
    ori r22 r22 lo16(init_dirvec_constants.3066)
    sw r22 r13 0
    lw r22 r29 156
    sw r22 r13 16
    sw r14 r13 12
    sw r18 r13 8
    sw r3 r29 256
    lw r3 r29 152
    sw r3 r13 4
    or r25 r30 r0
    addi r30 r30 32
    lui r8 ha16(init_vecset_constants.3069)
    ori r8 r8 lo16(init_vecset_constants.3069)
    sw r8 r25 0
    sw r22 r25 24
    sw r14 r25 20
    sw r18 r25 16
    sw r3 r25 12
    sw r13 r25 8
    sw r24 r25 4
    addi r8 r0 128
    sw r4 r29 260
    addi r4 r0 128
    sw r8 r12 0
    sw r4 r12 4
    addi r4 r0 64
    sw r4 r1 0
    addi r4 r0 64
    sw r4 r1 4
    flui f0 16256
    # 1.000000
    swcZ f0 r16 0
    lw r4 r12 0
    addi r8 r0 3
    flui f0 0
    # 0.000000
    sw r15 r29 264
    sw r25 r29 268
    sw r13 r29 272
    sw r11 r29 276
    sw r9 r29 280
    sw r21 r29 284
    sw r7 r29 288
    sw r4 r29 292
    mv r1 r8
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 296
    mv r1 r2
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 300
    mv r1 r2
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 300
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 300
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 300
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 300
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    addi r2 r0 5
    sw r1 r29 304
    mv r1 r2
    mv r2 r0
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 308
    mv r1 r2
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 312
    mv r1 r2
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 312
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 312
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 312
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 312
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 316
    mv r1 r2
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 316
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 316
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 316
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 316
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 320
    mv r1 r2
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 324
    mv r1 r2
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 320
    sw r2 r1 24
    lw r2 r29 316
    sw r2 r1 20
    lw r2 r29 312
    sw r2 r1 16
    lw r2 r29 308
    sw r2 r1 12
    lw r2 r29 304
    sw r2 r1 8
    lw r2 r29 300
    sw r2 r1 4
    lw r2 r29 296
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 292
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.148903
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 328
    sw r3 r29 332
    mv r1 r4
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 336
    mv r1 r2
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 340
    mv r1 r2
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 5
    sw r1 r29 344
    mv r1 r2
    mv r2 r0
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 348
    mv r1 r2
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 352
    mv r1 r2
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 352
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 352
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 352
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 352
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 356
    mv r1 r2
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 356
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 356
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 356
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 356
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 360
    mv r1 r2
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 364
    mv r1 r2
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 360
    sw r2 r1 24
    lw r2 r29 356
    sw r2 r1 20
    lw r2 r29 352
    sw r2 r1 16
    lw r2 r29 348
    sw r2 r1 12
    lw r2 r29 344
    sw r2 r1 8
    lw r2 r29 340
    sw r2 r1 4
    lw r2 r29 336
    sw r2 r1 0
    lw r2 r29 332
    sll r3 r2 2
    lw r4 r29 328
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 372
    addi r29 r29 376
    jal init_line_elements.3032
    subi r29 r29 376
    lw r31 r29 372
    j ble_cont.148904
ble_else.148903:
ble_cont.148904:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 368
    sw r3 r29 372
    mv r1 r4
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 376
    mv r1 r2
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 380
    mv r1 r2
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 380
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 380
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 380
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 380
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    addi r2 r0 5
    sw r1 r29 384
    mv r1 r2
    mv r2 r0
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 388
    mv r1 r2
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 392
    mv r1 r2
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 392
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 392
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 392
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 392
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 396
    mv r1 r2
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 396
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 396
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 396
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 396
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 400
    mv r1 r2
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 404
    mv r1 r2
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 400
    sw r2 r1 24
    lw r2 r29 396
    sw r2 r1 20
    lw r2 r29 392
    sw r2 r1 16
    lw r2 r29 388
    sw r2 r1 12
    lw r2 r29 384
    sw r2 r1 8
    lw r2 r29 380
    sw r2 r1 4
    lw r2 r29 376
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 372
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.148905
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 408
    sw r3 r29 412
    mv r1 r4
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 416
    mv r1 r2
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 420
    mv r1 r2
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 420
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 420
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 420
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 420
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    addi r2 r0 5
    sw r1 r29 424
    mv r1 r2
    mv r2 r0
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 428
    mv r1 r2
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 432
    mv r1 r2
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 432
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 432
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 432
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 432
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 436
    mv r1 r2
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 436
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 436
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 436
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 436
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 440
    mv r1 r2
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 444
    mv r1 r2
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 440
    sw r2 r1 24
    lw r2 r29 436
    sw r2 r1 20
    lw r2 r29 432
    sw r2 r1 16
    lw r2 r29 428
    sw r2 r1 12
    lw r2 r29 424
    sw r2 r1 8
    lw r2 r29 420
    sw r2 r1 4
    lw r2 r29 416
    sw r2 r1 0
    lw r2 r29 412
    sll r3 r2 2
    lw r4 r29 408
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 452
    addi r29 r29 456
    jal init_line_elements.3032
    subi r29 r29 456
    lw r31 r29 452
    j ble_cont.148906
ble_else.148905:
ble_cont.148906:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 448
    sw r3 r29 452
    mv r1 r4
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 456
    mv r1 r2
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 460
    mv r1 r2
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 460
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 460
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 460
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 460
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_array
    subi r29 r29 472
    lw r31 r29 468
    addi r2 r0 5
    sw r1 r29 464
    mv r1 r2
    mv r2 r0
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_array
    subi r29 r29 472
    lw r31 r29 468
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 468
    mv r1 r2
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 472
    mv r1 r2
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 472
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 472
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 472
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 472
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 476
    mv r1 r2
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 476
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 476
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 476
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 476
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 480
    mv r1 r2
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 484
    mv r1 r2
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 480
    sw r2 r1 24
    lw r2 r29 476
    sw r2 r1 20
    lw r2 r29 472
    sw r2 r1 16
    lw r2 r29 468
    sw r2 r1 12
    lw r2 r29 464
    sw r2 r1 8
    lw r2 r29 460
    sw r2 r1 4
    lw r2 r29 456
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 452
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.148907
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 488
    sw r3 r29 492
    mv r1 r4
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 496
    mv r1 r2
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 500
    mv r1 r2
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    lw r2 r29 500
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    lw r2 r29 500
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    lw r2 r29 500
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    lw r2 r29 500
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    addi r2 r0 5
    sw r1 r29 504
    mv r1 r2
    mv r2 r0
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 508
    mv r1 r2
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 512
    mv r1 r2
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 512
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 512
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 512
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 512
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 516
    mv r1 r2
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 516
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 516
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 516
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 516
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_array
    subi r29 r29 528
    lw r31 r29 524
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 520
    mv r1 r2
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_array
    subi r29 r29 528
    lw r31 r29 524
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 524
    mv r1 r2
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 520
    sw r2 r1 24
    lw r2 r29 516
    sw r2 r1 20
    lw r2 r29 512
    sw r2 r1 16
    lw r2 r29 508
    sw r2 r1 12
    lw r2 r29 504
    sw r2 r1 8
    lw r2 r29 500
    sw r2 r1 4
    lw r2 r29 496
    sw r2 r1 0
    lw r2 r29 492
    sll r3 r2 2
    lw r4 r29 488
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 532
    addi r29 r29 536
    jal init_line_elements.3032
    subi r29 r29 536
    lw r31 r29 532
    j ble_cont.148908
ble_else.148907:
ble_cont.148908:
    inflt f0 r0
    #unknown instruction
    lw r2 r29 8
    swcZ f0 r2 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 8
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.148909
    fneg f1 f0
    j float_ble_cont.148910
float_ble_else.148909:
    fmv f1 f0
float_ble_cont.148910:
    addi r3 r0 3
    sw r1 r29 528
    swcZ f0 r29 532
    mv r1 r3
    fmv  f0 f1
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_float_array
    subi r29 r29 544
    lw r31 r29 540
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 536
    fclt f0 f1
    bc1f float_ble_else.148911
    j float_ble_cont.148912
float_ble_else.148911:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148913
    j float_ble_cont.148914
float_ble_else.148913:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148915
    j float_ble_cont.148916
float_ble_else.148915:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148917
    j float_ble_cont.148918
float_ble_else.148917:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148919
    j float_ble_cont.148920
float_ble_else.148919:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148921
    j float_ble_cont.148922
float_ble_else.148921:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148923
    j float_ble_cont.148924
float_ble_else.148923:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148925
    j float_ble_cont.148926
float_ble_else.148925:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148927
    j float_ble_cont.148928
float_ble_else.148927:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148929
    j float_ble_cont.148930
float_ble_else.148929:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 540
    addi r29 r29 544
    jal reduction_2pi_sub1.2540
    subi r29 r29 544
    lw r31 r29 540
float_ble_cont.148930:
float_ble_cont.148928:
float_ble_cont.148926:
float_ble_cont.148924:
float_ble_cont.148922:
float_ble_cont.148920:
float_ble_cont.148918:
float_ble_cont.148916:
float_ble_cont.148914:
float_ble_cont.148912:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 536
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148931
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148933
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148934
float_ble_else.148933:
float_ble_cont.148934:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148935
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148937
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148938
float_ble_else.148937:
float_ble_cont.148938:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148939
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148941
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148942
float_ble_else.148941:
float_ble_cont.148942:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148943
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148945
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148946
float_ble_else.148945:
float_ble_cont.148946:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148947
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148949
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148950
float_ble_else.148949:
float_ble_cont.148950:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148951
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148953
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148954
float_ble_else.148953:
float_ble_cont.148954:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148955
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148957
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148958
float_ble_else.148957:
float_ble_cont.148958:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148959
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148961
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148962
float_ble_else.148961:
float_ble_cont.148962:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148963
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148965
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148966
float_ble_else.148965:
float_ble_cont.148966:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148967
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148969
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148970
float_ble_else.148969:
float_ble_cont.148970:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 540
    addi r29 r29 544
    jal reduction_2pi_sub2.2542
    subi r29 r29 544
    lw r31 r29 540
    j float_ble_cont.148968
float_ble_else.148967:
float_ble_cont.148968:
    j float_ble_cont.148964
float_ble_else.148963:
float_ble_cont.148964:
    j float_ble_cont.148960
float_ble_else.148959:
float_ble_cont.148960:
    j float_ble_cont.148956
float_ble_else.148955:
float_ble_cont.148956:
    j float_ble_cont.148952
float_ble_else.148951:
float_ble_cont.148952:
    j float_ble_cont.148948
float_ble_else.148947:
float_ble_cont.148948:
    j float_ble_cont.148944
float_ble_else.148943:
float_ble_cont.148944:
    j float_ble_cont.148940
float_ble_else.148939:
float_ble_cont.148940:
    j float_ble_cont.148936
float_ble_else.148935:
float_ble_cont.148936:
    j float_ble_cont.148932
float_ble_else.148931:
float_ble_cont.148932:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 536
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148971
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.148972
float_ble_else.148971:
float_ble_cont.148972:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.148973
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.148974
float_ble_else.148973:
float_ble_cont.148974:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.148975
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.148976
float_ble_else.148975:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.148976:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.148977
    fneg f0 f0
    j float_ble_cont.148978
float_ble_else.148977:
float_ble_cont.148978:
    addi r1 r0 3
    lwcZ f1 r29 532
    swcZ f0 r29 540
    fmv  f0 f1
    sw r31 r29 548
    addi r29 r29 552
    jal min_caml_create_float_array
    subi r29 r29 552
    lw r31 r29 548
    flui f0 0
    # 0.000000
    lwcZ f1 r29 532
    fclt f1 f0
    bc1f float_ble_else.148979
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.148980
float_ble_else.148979:
float_ble_cont.148980:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 544
    fclt f0 f1
    bc1f float_ble_else.148981
    j float_ble_cont.148982
float_ble_else.148981:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148983
    j float_ble_cont.148984
float_ble_else.148983:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148985
    j float_ble_cont.148986
float_ble_else.148985:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148987
    j float_ble_cont.148988
float_ble_else.148987:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148989
    j float_ble_cont.148990
float_ble_else.148989:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148991
    j float_ble_cont.148992
float_ble_else.148991:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148993
    j float_ble_cont.148994
float_ble_else.148993:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148995
    j float_ble_cont.148996
float_ble_else.148995:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148997
    j float_ble_cont.148998
float_ble_else.148997:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.148999
    j float_ble_cont.149000
float_ble_else.148999:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 548
    addi r29 r29 552
    jal reduction_2pi_sub1.2540
    subi r29 r29 552
    lw r31 r29 548
float_ble_cont.149000:
float_ble_cont.148998:
float_ble_cont.148996:
float_ble_cont.148994:
float_ble_cont.148992:
float_ble_cont.148990:
float_ble_cont.148988:
float_ble_cont.148986:
float_ble_cont.148984:
float_ble_cont.148982:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 544
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149001
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149003
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149004
float_ble_else.149003:
float_ble_cont.149004:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149005
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149007
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149008
float_ble_else.149007:
float_ble_cont.149008:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149009
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149011
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149012
float_ble_else.149011:
float_ble_cont.149012:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149013
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149015
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149016
float_ble_else.149015:
float_ble_cont.149016:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149017
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149019
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149020
float_ble_else.149019:
float_ble_cont.149020:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149021
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149023
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149024
float_ble_else.149023:
float_ble_cont.149024:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149025
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149027
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149028
float_ble_else.149027:
float_ble_cont.149028:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149029
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149031
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149032
float_ble_else.149031:
float_ble_cont.149032:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149033
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149035
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149036
float_ble_else.149035:
float_ble_cont.149036:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149037
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149039
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149040
float_ble_else.149039:
float_ble_cont.149040:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 548
    addi r29 r29 552
    jal reduction_2pi_sub2.2542
    subi r29 r29 552
    lw r31 r29 548
    j float_ble_cont.149038
float_ble_else.149037:
float_ble_cont.149038:
    j float_ble_cont.149034
float_ble_else.149033:
float_ble_cont.149034:
    j float_ble_cont.149030
float_ble_else.149029:
float_ble_cont.149030:
    j float_ble_cont.149026
float_ble_else.149025:
float_ble_cont.149026:
    j float_ble_cont.149022
float_ble_else.149021:
float_ble_cont.149022:
    j float_ble_cont.149018
float_ble_else.149017:
float_ble_cont.149018:
    j float_ble_cont.149014
float_ble_else.149013:
float_ble_cont.149014:
    j float_ble_cont.149010
float_ble_else.149009:
float_ble_cont.149010:
    j float_ble_cont.149006
float_ble_else.149005:
float_ble_cont.149006:
    j float_ble_cont.149002
float_ble_else.149001:
float_ble_cont.149002:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 544
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149041
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149042
float_ble_else.149041:
float_ble_cont.149042:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149043
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149044
float_ble_else.149043:
float_ble_cont.149044:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149045
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149046
float_ble_else.149045:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149046:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149047
    fneg f0 f0
    j float_ble_cont.149048
float_ble_else.149047:
float_ble_cont.149048:
    inflt f1 r0
    #unknown instruction
    flui f2 15502
    # 0.017453
    fori f2 f2 -1483
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149049
    fneg f2 f1
    j float_ble_cont.149050
float_ble_else.149049:
    fmv f2 f1
float_ble_cont.149050:
    addi r1 r0 3
    swcZ f0 r29 548
    swcZ f1 r29 552
    fmv  f0 f2
    sw r31 r29 556
    addi r29 r29 560
    jal min_caml_create_float_array
    subi r29 r29 560
    lw r31 r29 556
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 556
    fclt f0 f1
    bc1f float_ble_else.149051
    j float_ble_cont.149052
float_ble_else.149051:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149053
    j float_ble_cont.149054
float_ble_else.149053:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149055
    j float_ble_cont.149056
float_ble_else.149055:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149057
    j float_ble_cont.149058
float_ble_else.149057:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149059
    j float_ble_cont.149060
float_ble_else.149059:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149061
    j float_ble_cont.149062
float_ble_else.149061:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149063
    j float_ble_cont.149064
float_ble_else.149063:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149065
    j float_ble_cont.149066
float_ble_else.149065:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149067
    j float_ble_cont.149068
float_ble_else.149067:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149069
    j float_ble_cont.149070
float_ble_else.149069:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 564
    addi r29 r29 568
    jal reduction_2pi_sub1.2540
    subi r29 r29 568
    lw r31 r29 564
float_ble_cont.149070:
float_ble_cont.149068:
float_ble_cont.149066:
float_ble_cont.149064:
float_ble_cont.149062:
float_ble_cont.149060:
float_ble_cont.149058:
float_ble_cont.149056:
float_ble_cont.149054:
float_ble_cont.149052:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 556
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149071
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149073
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149074
float_ble_else.149073:
float_ble_cont.149074:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149075
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149077
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149078
float_ble_else.149077:
float_ble_cont.149078:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149079
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149081
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149082
float_ble_else.149081:
float_ble_cont.149082:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149083
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149085
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149086
float_ble_else.149085:
float_ble_cont.149086:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149087
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149089
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149090
float_ble_else.149089:
float_ble_cont.149090:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149091
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149093
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149094
float_ble_else.149093:
float_ble_cont.149094:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149095
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149097
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149098
float_ble_else.149097:
float_ble_cont.149098:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149099
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149101
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149102
float_ble_else.149101:
float_ble_cont.149102:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149103
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149105
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149106
float_ble_else.149105:
float_ble_cont.149106:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149107
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149109
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149110
float_ble_else.149109:
float_ble_cont.149110:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 564
    addi r29 r29 568
    jal reduction_2pi_sub2.2542
    subi r29 r29 568
    lw r31 r29 564
    j float_ble_cont.149108
float_ble_else.149107:
float_ble_cont.149108:
    j float_ble_cont.149104
float_ble_else.149103:
float_ble_cont.149104:
    j float_ble_cont.149100
float_ble_else.149099:
float_ble_cont.149100:
    j float_ble_cont.149096
float_ble_else.149095:
float_ble_cont.149096:
    j float_ble_cont.149092
float_ble_else.149091:
float_ble_cont.149092:
    j float_ble_cont.149088
float_ble_else.149087:
float_ble_cont.149088:
    j float_ble_cont.149084
float_ble_else.149083:
float_ble_cont.149084:
    j float_ble_cont.149080
float_ble_else.149079:
float_ble_cont.149080:
    j float_ble_cont.149076
float_ble_else.149075:
float_ble_cont.149076:
    j float_ble_cont.149072
float_ble_else.149071:
float_ble_cont.149072:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 556
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149111
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.149112
float_ble_else.149111:
float_ble_cont.149112:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149113
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149114
float_ble_else.149113:
float_ble_cont.149114:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.149115
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149116
float_ble_else.149115:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149116:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149117
    fneg f0 f0
    j float_ble_cont.149118
float_ble_else.149117:
float_ble_cont.149118:
    addi r1 r0 3
    lwcZ f1 r29 552
    swcZ f0 r29 560
    fmv  f0 f1
    sw r31 r29 564
    addi r29 r29 568
    jal min_caml_create_float_array
    subi r29 r29 568
    lw r31 r29 564
    flui f0 0
    # 0.000000
    lwcZ f1 r29 552
    fclt f1 f0
    bc1f float_ble_else.149119
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149120
float_ble_else.149119:
float_ble_cont.149120:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 564
    fclt f0 f1
    bc1f float_ble_else.149121
    j float_ble_cont.149122
float_ble_else.149121:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149123
    j float_ble_cont.149124
float_ble_else.149123:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149125
    j float_ble_cont.149126
float_ble_else.149125:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149127
    j float_ble_cont.149128
float_ble_else.149127:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149129
    j float_ble_cont.149130
float_ble_else.149129:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149131
    j float_ble_cont.149132
float_ble_else.149131:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149133
    j float_ble_cont.149134
float_ble_else.149133:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149135
    j float_ble_cont.149136
float_ble_else.149135:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149137
    j float_ble_cont.149138
float_ble_else.149137:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149139
    j float_ble_cont.149140
float_ble_else.149139:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 572
    addi r29 r29 576
    jal reduction_2pi_sub1.2540
    subi r29 r29 576
    lw r31 r29 572
float_ble_cont.149140:
float_ble_cont.149138:
float_ble_cont.149136:
float_ble_cont.149134:
float_ble_cont.149132:
float_ble_cont.149130:
float_ble_cont.149128:
float_ble_cont.149126:
float_ble_cont.149124:
float_ble_cont.149122:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 564
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149141
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149143
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149144
float_ble_else.149143:
float_ble_cont.149144:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149145
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149147
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149148
float_ble_else.149147:
float_ble_cont.149148:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149149
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149151
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149152
float_ble_else.149151:
float_ble_cont.149152:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149153
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149155
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149156
float_ble_else.149155:
float_ble_cont.149156:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149157
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149159
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149160
float_ble_else.149159:
float_ble_cont.149160:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149161
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149163
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149164
float_ble_else.149163:
float_ble_cont.149164:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149165
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149167
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149168
float_ble_else.149167:
float_ble_cont.149168:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149169
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149171
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149172
float_ble_else.149171:
float_ble_cont.149172:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149173
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149175
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149176
float_ble_else.149175:
float_ble_cont.149176:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149177
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149179
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149180
float_ble_else.149179:
float_ble_cont.149180:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 572
    addi r29 r29 576
    jal reduction_2pi_sub2.2542
    subi r29 r29 576
    lw r31 r29 572
    j float_ble_cont.149178
float_ble_else.149177:
float_ble_cont.149178:
    j float_ble_cont.149174
float_ble_else.149173:
float_ble_cont.149174:
    j float_ble_cont.149170
float_ble_else.149169:
float_ble_cont.149170:
    j float_ble_cont.149166
float_ble_else.149165:
float_ble_cont.149166:
    j float_ble_cont.149162
float_ble_else.149161:
float_ble_cont.149162:
    j float_ble_cont.149158
float_ble_else.149157:
float_ble_cont.149158:
    j float_ble_cont.149154
float_ble_else.149153:
float_ble_cont.149154:
    j float_ble_cont.149150
float_ble_else.149149:
float_ble_cont.149150:
    j float_ble_cont.149146
float_ble_else.149145:
float_ble_cont.149146:
    j float_ble_cont.149142
float_ble_else.149141:
float_ble_cont.149142:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 564
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149181
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149182
float_ble_else.149181:
float_ble_cont.149182:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149183
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149184
float_ble_else.149183:
float_ble_cont.149184:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149185
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149186
float_ble_else.149185:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149186:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149187
    fneg f0 f0
    j float_ble_cont.149188
float_ble_else.149187:
float_ble_cont.149188:
    lwcZ f1 r29 540
    fmul f2 f1 f0
    flui f3 17224
    # 200.000000
    fmul f2 f2 f3
    lw r1 r29 104
    swcZ f2 r1 0
    flui f2 -15544
    # -200.000000
    lwcZ f3 r29 548
    fmul f2 f3 f2
    swcZ f2 r1 4
    lwcZ f2 r29 560
    fmul f4 f1 f2
    flui f5 17224
    # 200.000000
    fmul f4 f4 f5
    swcZ f4 r1 8
    lw r2 r29 96
    swcZ f2 r2 0
    flui f4 0
    # 0.000000
    swcZ f4 r2 4
    fneg f4 f0
    swcZ f4 r2 8
    fneg f4 f3
    fmul f0 f4 f0
    lw r3 r29 100
    swcZ f0 r3 0
    fneg f0 f1
    swcZ f0 r3 4
    fneg f0 f3
    fmul f0 f0 f2
    swcZ f0 r3 8
    lw r4 r29 8
    lwcZ f0 r4 0
    lwcZ f1 r1 0
    fsub f0 f0 f1
    lw r5 r29 12
    swcZ f0 r5 0
    lwcZ f0 r4 4
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r4 8
    lwcZ f1 r1 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    inint r4 r0
    #unknown instruction
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    addi r4 r0 3
    swcZ f0 r29 568
    mv r1 r4
    sw r31 r29 572
    addi r29 r29 576
    jal min_caml_create_float_array
    subi r29 r29 576
    lw r31 r29 572
    flui f0 0
    # 0.000000
    lwcZ f1 r29 568
    fclt f1 f0
    bc1f float_ble_else.149189
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149190
float_ble_else.149189:
float_ble_cont.149190:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 572
    fclt f0 f2
    bc1f float_ble_else.149191
    j float_ble_cont.149192
float_ble_else.149191:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149193
    j float_ble_cont.149194
float_ble_else.149193:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149195
    j float_ble_cont.149196
float_ble_else.149195:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149197
    j float_ble_cont.149198
float_ble_else.149197:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149199
    j float_ble_cont.149200
float_ble_else.149199:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149201
    j float_ble_cont.149202
float_ble_else.149201:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149203
    j float_ble_cont.149204
float_ble_else.149203:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149205
    j float_ble_cont.149206
float_ble_else.149205:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149207
    j float_ble_cont.149208
float_ble_else.149207:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149209
    j float_ble_cont.149210
float_ble_else.149209:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 580
    addi r29 r29 584
    jal reduction_2pi_sub1.2540
    subi r29 r29 584
    lw r31 r29 580
float_ble_cont.149210:
float_ble_cont.149208:
float_ble_cont.149206:
float_ble_cont.149204:
float_ble_cont.149202:
float_ble_cont.149200:
float_ble_cont.149198:
float_ble_cont.149196:
float_ble_cont.149194:
float_ble_cont.149192:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 572
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149211
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149213
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149214
float_ble_else.149213:
float_ble_cont.149214:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149215
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149217
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149218
float_ble_else.149217:
float_ble_cont.149218:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149219
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149221
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149222
float_ble_else.149221:
float_ble_cont.149222:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149223
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149225
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149226
float_ble_else.149225:
float_ble_cont.149226:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149227
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149229
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149230
float_ble_else.149229:
float_ble_cont.149230:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149231
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149233
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149234
float_ble_else.149233:
float_ble_cont.149234:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149235
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149237
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149238
float_ble_else.149237:
float_ble_cont.149238:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149239
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149241
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149242
float_ble_else.149241:
float_ble_cont.149242:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149243
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149245
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149246
float_ble_else.149245:
float_ble_cont.149246:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149247
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149249
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149250
float_ble_else.149249:
float_ble_cont.149250:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 580
    addi r29 r29 584
    jal reduction_2pi_sub2.2542
    subi r29 r29 584
    lw r31 r29 580
    j float_ble_cont.149248
float_ble_else.149247:
float_ble_cont.149248:
    j float_ble_cont.149244
float_ble_else.149243:
float_ble_cont.149244:
    j float_ble_cont.149240
float_ble_else.149239:
float_ble_cont.149240:
    j float_ble_cont.149236
float_ble_else.149235:
float_ble_cont.149236:
    j float_ble_cont.149232
float_ble_else.149231:
float_ble_cont.149232:
    j float_ble_cont.149228
float_ble_else.149227:
float_ble_cont.149228:
    j float_ble_cont.149224
float_ble_else.149223:
float_ble_cont.149224:
    j float_ble_cont.149220
float_ble_else.149219:
float_ble_cont.149220:
    j float_ble_cont.149216
float_ble_else.149215:
float_ble_cont.149216:
    j float_ble_cont.149212
float_ble_else.149211:
float_ble_cont.149212:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 572
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149251
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149252
float_ble_else.149251:
float_ble_cont.149252:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149253
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149254
float_ble_else.149253:
float_ble_cont.149254:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149255
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149256
float_ble_else.149255:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149256:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149257
    fneg f0 f0
    j float_ble_cont.149258
float_ble_else.149257:
float_ble_cont.149258:
    fneg f0 f0
    lw r1 r29 16
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    lwcZ f2 r29 568
    fclt f2 f1
    bc1f float_ble_else.149259
    fneg f1 f2
    j float_ble_cont.149260
float_ble_else.149259:
    fmv f1 f2
float_ble_cont.149260:
    addi r2 r0 3
    swcZ f0 r29 576
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 580
    addi r29 r29 584
    jal min_caml_create_float_array
    subi r29 r29 584
    lw r31 r29 580
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 580
    fclt f0 f1
    bc1f float_ble_else.149261
    j float_ble_cont.149262
float_ble_else.149261:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149263
    j float_ble_cont.149264
float_ble_else.149263:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149265
    j float_ble_cont.149266
float_ble_else.149265:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149267
    j float_ble_cont.149268
float_ble_else.149267:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149269
    j float_ble_cont.149270
float_ble_else.149269:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149271
    j float_ble_cont.149272
float_ble_else.149271:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149273
    j float_ble_cont.149274
float_ble_else.149273:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149275
    j float_ble_cont.149276
float_ble_else.149275:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149277
    j float_ble_cont.149278
float_ble_else.149277:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149279
    j float_ble_cont.149280
float_ble_else.149279:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 588
    addi r29 r29 592
    jal reduction_2pi_sub1.2540
    subi r29 r29 592
    lw r31 r29 588
float_ble_cont.149280:
float_ble_cont.149278:
float_ble_cont.149276:
float_ble_cont.149274:
float_ble_cont.149272:
float_ble_cont.149270:
float_ble_cont.149268:
float_ble_cont.149266:
float_ble_cont.149264:
float_ble_cont.149262:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 580
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149281
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149283
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149284
float_ble_else.149283:
float_ble_cont.149284:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149285
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149287
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149288
float_ble_else.149287:
float_ble_cont.149288:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149289
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149291
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149292
float_ble_else.149291:
float_ble_cont.149292:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149293
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149295
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149296
float_ble_else.149295:
float_ble_cont.149296:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149297
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149299
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149300
float_ble_else.149299:
float_ble_cont.149300:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149301
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149303
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149304
float_ble_else.149303:
float_ble_cont.149304:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149305
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149307
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149308
float_ble_else.149307:
float_ble_cont.149308:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149309
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149311
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149312
float_ble_else.149311:
float_ble_cont.149312:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149313
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149315
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149316
float_ble_else.149315:
float_ble_cont.149316:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149317
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149319
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149320
float_ble_else.149319:
float_ble_cont.149320:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 588
    addi r29 r29 592
    jal reduction_2pi_sub2.2542
    subi r29 r29 592
    lw r31 r29 588
    j float_ble_cont.149318
float_ble_else.149317:
float_ble_cont.149318:
    j float_ble_cont.149314
float_ble_else.149313:
float_ble_cont.149314:
    j float_ble_cont.149310
float_ble_else.149309:
float_ble_cont.149310:
    j float_ble_cont.149306
float_ble_else.149305:
float_ble_cont.149306:
    j float_ble_cont.149302
float_ble_else.149301:
float_ble_cont.149302:
    j float_ble_cont.149298
float_ble_else.149297:
float_ble_cont.149298:
    j float_ble_cont.149294
float_ble_else.149293:
float_ble_cont.149294:
    j float_ble_cont.149290
float_ble_else.149289:
float_ble_cont.149290:
    j float_ble_cont.149286
float_ble_else.149285:
float_ble_cont.149286:
    j float_ble_cont.149282
float_ble_else.149281:
float_ble_cont.149282:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 580
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149321
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.149322
float_ble_else.149321:
float_ble_cont.149322:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149323
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149324
float_ble_else.149323:
float_ble_cont.149324:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.149325
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149326
float_ble_else.149325:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149326:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149327
    fneg f0 f0
    j float_ble_cont.149328
float_ble_else.149327:
float_ble_cont.149328:
    addi r1 r0 3
    lwcZ f1 r29 576
    swcZ f0 r29 584
    fmv  f0 f1
    sw r31 r29 588
    addi r29 r29 592
    jal min_caml_create_float_array
    subi r29 r29 592
    lw r31 r29 588
    flui f0 0
    # 0.000000
    lwcZ f1 r29 576
    fclt f1 f0
    bc1f float_ble_else.149329
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149330
float_ble_else.149329:
float_ble_cont.149330:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 588
    fclt f0 f2
    bc1f float_ble_else.149331
    j float_ble_cont.149332
float_ble_else.149331:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149333
    j float_ble_cont.149334
float_ble_else.149333:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149335
    j float_ble_cont.149336
float_ble_else.149335:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149337
    j float_ble_cont.149338
float_ble_else.149337:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149339
    j float_ble_cont.149340
float_ble_else.149339:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149341
    j float_ble_cont.149342
float_ble_else.149341:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149343
    j float_ble_cont.149344
float_ble_else.149343:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149345
    j float_ble_cont.149346
float_ble_else.149345:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149347
    j float_ble_cont.149348
float_ble_else.149347:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.149349
    j float_ble_cont.149350
float_ble_else.149349:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub1.2540
    subi r29 r29 600
    lw r31 r29 596
float_ble_cont.149350:
float_ble_cont.149348:
float_ble_cont.149346:
float_ble_cont.149344:
float_ble_cont.149342:
float_ble_cont.149340:
float_ble_cont.149338:
float_ble_cont.149336:
float_ble_cont.149334:
float_ble_cont.149332:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 588
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149351
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149353
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149354
float_ble_else.149353:
float_ble_cont.149354:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149355
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149357
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149358
float_ble_else.149357:
float_ble_cont.149358:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149359
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149361
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149362
float_ble_else.149361:
float_ble_cont.149362:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149363
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149365
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149366
float_ble_else.149365:
float_ble_cont.149366:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149367
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149369
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149370
float_ble_else.149369:
float_ble_cont.149370:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149371
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149373
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149374
float_ble_else.149373:
float_ble_cont.149374:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149375
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149377
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149378
float_ble_else.149377:
float_ble_cont.149378:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149379
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149381
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149382
float_ble_else.149381:
float_ble_cont.149382:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149383
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149385
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149386
float_ble_else.149385:
float_ble_cont.149386:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149387
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149389
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149390
float_ble_else.149389:
float_ble_cont.149390:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub2.2542
    subi r29 r29 600
    lw r31 r29 596
    j float_ble_cont.149388
float_ble_else.149387:
float_ble_cont.149388:
    j float_ble_cont.149384
float_ble_else.149383:
float_ble_cont.149384:
    j float_ble_cont.149380
float_ble_else.149379:
float_ble_cont.149380:
    j float_ble_cont.149376
float_ble_else.149375:
float_ble_cont.149376:
    j float_ble_cont.149372
float_ble_else.149371:
float_ble_cont.149372:
    j float_ble_cont.149368
float_ble_else.149367:
float_ble_cont.149368:
    j float_ble_cont.149364
float_ble_else.149363:
float_ble_cont.149364:
    j float_ble_cont.149360
float_ble_else.149359:
float_ble_cont.149360:
    j float_ble_cont.149356
float_ble_else.149355:
float_ble_cont.149356:
    j float_ble_cont.149352
float_ble_else.149351:
float_ble_cont.149352:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 588
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149391
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149392
float_ble_else.149391:
float_ble_cont.149392:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149393
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149394
float_ble_else.149393:
float_ble_cont.149394:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149395
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149396
float_ble_else.149395:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149396:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149397
    fneg f0 f0
    j float_ble_cont.149398
float_ble_else.149397:
float_ble_cont.149398:
    lwcZ f1 r29 584
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 0
    flui f0 0
    # 0.000000
    lwcZ f2 r29 576
    fclt f2 f0
    bc1f float_ble_else.149399
    fneg f0 f2
    j float_ble_cont.149400
float_ble_else.149399:
    fmv f0 f2
float_ble_cont.149400:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 596
    addi r29 r29 600
    jal min_caml_create_float_array
    subi r29 r29 600
    lw r31 r29 596
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 592
    fclt f0 f1
    bc1f float_ble_else.149401
    j float_ble_cont.149402
float_ble_else.149401:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149403
    j float_ble_cont.149404
float_ble_else.149403:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149405
    j float_ble_cont.149406
float_ble_else.149405:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149407
    j float_ble_cont.149408
float_ble_else.149407:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149409
    j float_ble_cont.149410
float_ble_else.149409:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149411
    j float_ble_cont.149412
float_ble_else.149411:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149413
    j float_ble_cont.149414
float_ble_else.149413:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149415
    j float_ble_cont.149416
float_ble_else.149415:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149417
    j float_ble_cont.149418
float_ble_else.149417:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.149419
    j float_ble_cont.149420
float_ble_else.149419:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub1.2540
    subi r29 r29 600
    lw r31 r29 596
float_ble_cont.149420:
float_ble_cont.149418:
float_ble_cont.149416:
float_ble_cont.149414:
float_ble_cont.149412:
float_ble_cont.149410:
float_ble_cont.149408:
float_ble_cont.149406:
float_ble_cont.149404:
float_ble_cont.149402:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 592
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149421
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149423
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149424
float_ble_else.149423:
float_ble_cont.149424:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149425
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149427
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149428
float_ble_else.149427:
float_ble_cont.149428:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149429
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149431
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149432
float_ble_else.149431:
float_ble_cont.149432:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149433
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149435
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149436
float_ble_else.149435:
float_ble_cont.149436:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149437
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149439
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149440
float_ble_else.149439:
float_ble_cont.149440:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149441
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149443
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149444
float_ble_else.149443:
float_ble_cont.149444:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149445
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149447
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149448
float_ble_else.149447:
float_ble_cont.149448:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149449
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149451
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149452
float_ble_else.149451:
float_ble_cont.149452:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149453
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149455
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149456
float_ble_else.149455:
float_ble_cont.149456:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149457
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149459
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.149460
float_ble_else.149459:
float_ble_cont.149460:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub2.2542
    subi r29 r29 600
    lw r31 r29 596
    j float_ble_cont.149458
float_ble_else.149457:
float_ble_cont.149458:
    j float_ble_cont.149454
float_ble_else.149453:
float_ble_cont.149454:
    j float_ble_cont.149450
float_ble_else.149449:
float_ble_cont.149450:
    j float_ble_cont.149446
float_ble_else.149445:
float_ble_cont.149446:
    j float_ble_cont.149442
float_ble_else.149441:
float_ble_cont.149442:
    j float_ble_cont.149438
float_ble_else.149437:
float_ble_cont.149438:
    j float_ble_cont.149434
float_ble_else.149433:
float_ble_cont.149434:
    j float_ble_cont.149430
float_ble_else.149429:
float_ble_cont.149430:
    j float_ble_cont.149426
float_ble_else.149425:
float_ble_cont.149426:
    j float_ble_cont.149422
float_ble_else.149421:
float_ble_cont.149422:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 592
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149461
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.149462
float_ble_else.149461:
float_ble_cont.149462:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.149463
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.149464
float_ble_else.149463:
float_ble_cont.149464:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.149465
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.149466
float_ble_else.149465:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.149466:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.149467
    fneg f0 f0
    j float_ble_cont.149468
float_ble_else.149467:
float_ble_cont.149468:
    lwcZ f1 r29 584
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    lw r2 r29 20
    swcZ f0 r2 0
    lw r25 r29 148
    mv r1 r0
    sw r31 r29 596
    addi r29 r29 600
    lw r26 r25 0
    jalr r26
    subi r29 r29 600
    lw r31 r29 596
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149469
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 596
    addi r29 r29 600
    jal min_caml_create_array
    subi r29 r29 600
    lw r31 r29 596
    j beq_cont.149470
beq_else.149469:
    inint r2 r0
    #unknown instruction
    sw r1 r29 596
    addi r28 r0 -1
    bne r2 r28 beq_else.149471
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 604
    addi r29 r29 608
    jal min_caml_create_array
    subi r29 r29 608
    lw r31 r29 604
    j beq_cont.149472
beq_else.149471:
    inint r3 r0
    #unknown instruction
    sw r2 r29 600
    addi r28 r0 -1
    bne r3 r28 beq_else.149473
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 604
    addi r29 r29 608
    jal min_caml_create_array
    subi r29 r29 608
    lw r31 r29 604
    j beq_cont.149474
beq_else.149473:
    inint r4 r0
    #unknown instruction
    sw r3 r29 604
    addi r28 r0 -1
    bne r4 r28 beq_else.149475
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 612
    addi r29 r29 616
    jal min_caml_create_array
    subi r29 r29 616
    lw r31 r29 612
    j beq_cont.149476
beq_else.149475:
    inint r5 r0
    #unknown instruction
    sw r4 r29 608
    addi r28 r0 -1
    bne r5 r28 beq_else.149477
    addi r5 r0 5
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 612
    addi r29 r29 616
    jal min_caml_create_array
    subi r29 r29 616
    lw r31 r29 612
    j beq_cont.149478
beq_else.149477:
    inint r6 r0
    #unknown instruction
    sw r5 r29 612
    addi r28 r0 -1
    bne r6 r28 beq_else.149479
    addi r6 r0 6
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 620
    addi r29 r29 624
    jal min_caml_create_array
    subi r29 r29 624
    lw r31 r29 620
    j beq_cont.149480
beq_else.149479:
    inint r7 r0
    #unknown instruction
    sw r6 r29 616
    addi r28 r0 -1
    bne r7 r28 beq_else.149481
    addi r7 r0 7
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 620
    addi r29 r29 624
    jal min_caml_create_array
    subi r29 r29 624
    lw r31 r29 620
    j beq_cont.149482
beq_else.149481:
    inint r8 r0
    #unknown instruction
    sw r7 r29 620
    addi r28 r0 -1
    bne r8 r28 beq_else.149483
    addi r8 r0 8
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 628
    addi r29 r29 632
    jal min_caml_create_array
    subi r29 r29 632
    lw r31 r29 628
    j beq_cont.149484
beq_else.149483:
    inint r9 r0
    #unknown instruction
    sw r8 r29 624
    addi r28 r0 -1
    bne r9 r28 beq_else.149485
    addi r9 r0 9
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 628
    addi r29 r29 632
    jal min_caml_create_array
    subi r29 r29 632
    lw r31 r29 628
    j beq_cont.149486
beq_else.149485:
    inint r10 r0
    #unknown instruction
    sw r9 r29 628
    addi r28 r0 -1
    bne r10 r28 beq_else.149487
    addi r10 r0 10
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 636
    addi r29 r29 640
    jal min_caml_create_array
    subi r29 r29 640
    lw r31 r29 636
    j beq_cont.149488
beq_else.149487:
    inint r11 r0
    #unknown instruction
    sw r10 r29 632
    addi r28 r0 -1
    bne r11 r28 beq_else.149489
    addi r11 r0 11
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 636
    addi r29 r29 640
    jal min_caml_create_array
    subi r29 r29 640
    lw r31 r29 636
    j beq_cont.149490
beq_else.149489:
    inint r12 r0
    #unknown instruction
    sw r11 r29 636
    addi r28 r0 -1
    bne r12 r28 beq_else.149491
    addi r12 r0 12
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 644
    addi r29 r29 648
    jal min_caml_create_array
    subi r29 r29 648
    lw r31 r29 644
    j beq_cont.149492
beq_else.149491:
    addi r13 r0 12
    sw r12 r29 640
    mv r1 r13
    sw r31 r29 644
    addi r29 r29 648
    jal read_net_item.2747
    subi r29 r29 648
    lw r31 r29 644
    lw r2 r29 640
    sw r2 r1 44
beq_cont.149492:
    lw r2 r29 636
    sw r2 r1 40
beq_cont.149490:
    lw r2 r29 632
    sw r2 r1 36
beq_cont.149488:
    lw r2 r29 628
    sw r2 r1 32
beq_cont.149486:
    lw r2 r29 624
    sw r2 r1 28
beq_cont.149484:
    lw r2 r29 620
    sw r2 r1 24
beq_cont.149482:
    lw r2 r29 616
    sw r2 r1 20
beq_cont.149480:
    lw r2 r29 612
    sw r2 r1 16
beq_cont.149478:
    lw r2 r29 608
    sw r2 r1 12
beq_cont.149476:
    lw r2 r29 604
    sw r2 r1 8
beq_cont.149474:
    lw r2 r29 600
    sw r2 r1 4
beq_cont.149472:
    lw r2 r29 596
    sw r2 r1 0
beq_cont.149470:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.149493
    j beq_cont.149494
beq_else.149493:
    lw r2 r29 28
    sw r1 r2 0
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149495
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 644
    addi r29 r29 648
    jal min_caml_create_array
    subi r29 r29 648
    lw r31 r29 644
    j beq_cont.149496
beq_else.149495:
    inint r3 r0
    #unknown instruction
    sw r1 r29 644
    addi r28 r0 -1
    bne r3 r28 beq_else.149497
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 652
    addi r29 r29 656
    jal min_caml_create_array
    subi r29 r29 656
    lw r31 r29 652
    j beq_cont.149498
beq_else.149497:
    inint r4 r0
    #unknown instruction
    sw r3 r29 648
    addi r28 r0 -1
    bne r4 r28 beq_else.149499
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 652
    addi r29 r29 656
    jal min_caml_create_array
    subi r29 r29 656
    lw r31 r29 652
    j beq_cont.149500
beq_else.149499:
    inint r5 r0
    #unknown instruction
    sw r4 r29 652
    addi r28 r0 -1
    bne r5 r28 beq_else.149501
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 660
    addi r29 r29 664
    jal min_caml_create_array
    subi r29 r29 664
    lw r31 r29 660
    j beq_cont.149502
beq_else.149501:
    inint r6 r0
    #unknown instruction
    sw r5 r29 656
    addi r28 r0 -1
    bne r6 r28 beq_else.149503
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 660
    addi r29 r29 664
    jal min_caml_create_array
    subi r29 r29 664
    lw r31 r29 660
    j beq_cont.149504
beq_else.149503:
    inint r7 r0
    #unknown instruction
    sw r6 r29 660
    addi r28 r0 -1
    bne r7 r28 beq_else.149505
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 668
    addi r29 r29 672
    jal min_caml_create_array
    subi r29 r29 672
    lw r31 r29 668
    j beq_cont.149506
beq_else.149505:
    inint r8 r0
    #unknown instruction
    sw r7 r29 664
    addi r28 r0 -1
    bne r8 r28 beq_else.149507
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 668
    addi r29 r29 672
    jal min_caml_create_array
    subi r29 r29 672
    lw r31 r29 668
    j beq_cont.149508
beq_else.149507:
    inint r9 r0
    #unknown instruction
    sw r8 r29 668
    addi r28 r0 -1
    bne r9 r28 beq_else.149509
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 676
    addi r29 r29 680
    jal min_caml_create_array
    subi r29 r29 680
    lw r31 r29 676
    j beq_cont.149510
beq_else.149509:
    inint r10 r0
    #unknown instruction
    sw r9 r29 672
    addi r28 r0 -1
    bne r10 r28 beq_else.149511
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 676
    addi r29 r29 680
    jal min_caml_create_array
    subi r29 r29 680
    lw r31 r29 676
    j beq_cont.149512
beq_else.149511:
    inint r11 r0
    #unknown instruction
    sw r10 r29 676
    addi r28 r0 -1
    bne r11 r28 beq_else.149513
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    j beq_cont.149514
beq_else.149513:
    inint r12 r0
    #unknown instruction
    sw r11 r29 680
    addi r28 r0 -1
    bne r12 r28 beq_else.149515
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    j beq_cont.149516
beq_else.149515:
    addi r13 r0 11
    sw r12 r29 684
    mv r1 r13
    sw r31 r29 692
    addi r29 r29 696
    jal read_net_item.2747
    subi r29 r29 696
    lw r31 r29 692
    lw r2 r29 684
    sw r2 r1 40
beq_cont.149516:
    lw r2 r29 680
    sw r2 r1 36
beq_cont.149514:
    lw r2 r29 676
    sw r2 r1 32
beq_cont.149512:
    lw r2 r29 672
    sw r2 r1 28
beq_cont.149510:
    lw r2 r29 668
    sw r2 r1 24
beq_cont.149508:
    lw r2 r29 664
    sw r2 r1 20
beq_cont.149506:
    lw r2 r29 660
    sw r2 r1 16
beq_cont.149504:
    lw r2 r29 656
    sw r2 r1 12
beq_cont.149502:
    lw r2 r29 652
    sw r2 r1 8
beq_cont.149500:
    lw r2 r29 648
    sw r2 r1 4
beq_cont.149498:
    lw r2 r29 644
    sw r2 r1 0
beq_cont.149496:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.149517
    j beq_cont.149518
beq_else.149517:
    lw r2 r29 28
    sw r1 r2 4
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149519
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_array
    subi r29 r29 696
    lw r31 r29 692
    j beq_cont.149520
beq_else.149519:
    inint r3 r0
    #unknown instruction
    sw r1 r29 688
    addi r28 r0 -1
    bne r3 r28 beq_else.149521
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_array
    subi r29 r29 696
    lw r31 r29 692
    j beq_cont.149522
beq_else.149521:
    inint r4 r0
    #unknown instruction
    sw r3 r29 692
    addi r28 r0 -1
    bne r4 r28 beq_else.149523
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_array
    subi r29 r29 704
    lw r31 r29 700
    j beq_cont.149524
beq_else.149523:
    inint r5 r0
    #unknown instruction
    sw r4 r29 696
    addi r28 r0 -1
    bne r5 r28 beq_else.149525
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_array
    subi r29 r29 704
    lw r31 r29 700
    j beq_cont.149526
beq_else.149525:
    inint r6 r0
    #unknown instruction
    sw r5 r29 700
    addi r28 r0 -1
    bne r6 r28 beq_else.149527
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 708
    addi r29 r29 712
    jal min_caml_create_array
    subi r29 r29 712
    lw r31 r29 708
    j beq_cont.149528
beq_else.149527:
    inint r7 r0
    #unknown instruction
    sw r6 r29 704
    addi r28 r0 -1
    bne r7 r28 beq_else.149529
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 708
    addi r29 r29 712
    jal min_caml_create_array
    subi r29 r29 712
    lw r31 r29 708
    j beq_cont.149530
beq_else.149529:
    inint r8 r0
    #unknown instruction
    sw r7 r29 708
    addi r28 r0 -1
    bne r8 r28 beq_else.149531
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 716
    addi r29 r29 720
    jal min_caml_create_array
    subi r29 r29 720
    lw r31 r29 716
    j beq_cont.149532
beq_else.149531:
    inint r9 r0
    #unknown instruction
    sw r8 r29 712
    addi r28 r0 -1
    bne r9 r28 beq_else.149533
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 716
    addi r29 r29 720
    jal min_caml_create_array
    subi r29 r29 720
    lw r31 r29 716
    j beq_cont.149534
beq_else.149533:
    inint r10 r0
    #unknown instruction
    sw r9 r29 716
    addi r28 r0 -1
    bne r10 r28 beq_else.149535
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 724
    addi r29 r29 728
    jal min_caml_create_array
    subi r29 r29 728
    lw r31 r29 724
    j beq_cont.149536
beq_else.149535:
    inint r11 r0
    #unknown instruction
    sw r10 r29 720
    addi r28 r0 -1
    bne r11 r28 beq_else.149537
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 724
    addi r29 r29 728
    jal min_caml_create_array
    subi r29 r29 728
    lw r31 r29 724
    j beq_cont.149538
beq_else.149537:
    addi r12 r0 10
    sw r11 r29 724
    mv r1 r12
    sw r31 r29 732
    addi r29 r29 736
    jal read_net_item.2747
    subi r29 r29 736
    lw r31 r29 732
    lw r2 r29 724
    sw r2 r1 36
beq_cont.149538:
    lw r2 r29 720
    sw r2 r1 32
beq_cont.149536:
    lw r2 r29 716
    sw r2 r1 28
beq_cont.149534:
    lw r2 r29 712
    sw r2 r1 24
beq_cont.149532:
    lw r2 r29 708
    sw r2 r1 20
beq_cont.149530:
    lw r2 r29 704
    sw r2 r1 16
beq_cont.149528:
    lw r2 r29 700
    sw r2 r1 12
beq_cont.149526:
    lw r2 r29 696
    sw r2 r1 8
beq_cont.149524:
    lw r2 r29 692
    sw r2 r1 4
beq_cont.149522:
    lw r2 r29 688
    sw r2 r1 0
beq_cont.149520:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.149539
    j beq_cont.149540
beq_else.149539:
    lw r2 r29 28
    sw r1 r2 8
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149541
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 732
    addi r29 r29 736
    jal min_caml_create_array
    subi r29 r29 736
    lw r31 r29 732
    j beq_cont.149542
beq_else.149541:
    inint r3 r0
    #unknown instruction
    sw r1 r29 728
    addi r28 r0 -1
    bne r3 r28 beq_else.149543
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 732
    addi r29 r29 736
    jal min_caml_create_array
    subi r29 r29 736
    lw r31 r29 732
    j beq_cont.149544
beq_else.149543:
    inint r4 r0
    #unknown instruction
    sw r3 r29 732
    addi r28 r0 -1
    bne r4 r28 beq_else.149545
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 740
    addi r29 r29 744
    jal min_caml_create_array
    subi r29 r29 744
    lw r31 r29 740
    j beq_cont.149546
beq_else.149545:
    inint r5 r0
    #unknown instruction
    sw r4 r29 736
    addi r28 r0 -1
    bne r5 r28 beq_else.149547
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 740
    addi r29 r29 744
    jal min_caml_create_array
    subi r29 r29 744
    lw r31 r29 740
    j beq_cont.149548
beq_else.149547:
    inint r6 r0
    #unknown instruction
    sw r5 r29 740
    addi r28 r0 -1
    bne r6 r28 beq_else.149549
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 748
    addi r29 r29 752
    jal min_caml_create_array
    subi r29 r29 752
    lw r31 r29 748
    j beq_cont.149550
beq_else.149549:
    inint r7 r0
    #unknown instruction
    sw r6 r29 744
    addi r28 r0 -1
    bne r7 r28 beq_else.149551
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 748
    addi r29 r29 752
    jal min_caml_create_array
    subi r29 r29 752
    lw r31 r29 748
    j beq_cont.149552
beq_else.149551:
    inint r8 r0
    #unknown instruction
    sw r7 r29 748
    addi r28 r0 -1
    bne r8 r28 beq_else.149553
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 756
    addi r29 r29 760
    jal min_caml_create_array
    subi r29 r29 760
    lw r31 r29 756
    j beq_cont.149554
beq_else.149553:
    inint r9 r0
    #unknown instruction
    sw r8 r29 752
    addi r28 r0 -1
    bne r9 r28 beq_else.149555
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 756
    addi r29 r29 760
    jal min_caml_create_array
    subi r29 r29 760
    lw r31 r29 756
    j beq_cont.149556
beq_else.149555:
    inint r10 r0
    #unknown instruction
    sw r9 r29 756
    addi r28 r0 -1
    bne r10 r28 beq_else.149557
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 764
    addi r29 r29 768
    jal min_caml_create_array
    subi r29 r29 768
    lw r31 r29 764
    j beq_cont.149558
beq_else.149557:
    addi r11 r0 9
    sw r10 r29 760
    mv r1 r11
    sw r31 r29 764
    addi r29 r29 768
    jal read_net_item.2747
    subi r29 r29 768
    lw r31 r29 764
    lw r2 r29 760
    sw r2 r1 32
beq_cont.149558:
    lw r2 r29 756
    sw r2 r1 28
beq_cont.149556:
    lw r2 r29 752
    sw r2 r1 24
beq_cont.149554:
    lw r2 r29 748
    sw r2 r1 20
beq_cont.149552:
    lw r2 r29 744
    sw r2 r1 16
beq_cont.149550:
    lw r2 r29 740
    sw r2 r1 12
beq_cont.149548:
    lw r2 r29 736
    sw r2 r1 8
beq_cont.149546:
    lw r2 r29 732
    sw r2 r1 4
beq_cont.149544:
    lw r2 r29 728
    sw r2 r1 0
beq_cont.149542:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.149559
    j beq_cont.149560
beq_else.149559:
    lw r2 r29 28
    sw r1 r2 12
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149561
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 764
    addi r29 r29 768
    jal min_caml_create_array
    subi r29 r29 768
    lw r31 r29 764
    j beq_cont.149562
beq_else.149561:
    inint r3 r0
    #unknown instruction
    sw r1 r29 764
    addi r28 r0 -1
    bne r3 r28 beq_else.149563
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 772
    addi r29 r29 776
    jal min_caml_create_array
    subi r29 r29 776
    lw r31 r29 772
    j beq_cont.149564
beq_else.149563:
    inint r4 r0
    #unknown instruction
    sw r3 r29 768
    addi r28 r0 -1
    bne r4 r28 beq_else.149565
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 772
    addi r29 r29 776
    jal min_caml_create_array
    subi r29 r29 776
    lw r31 r29 772
    j beq_cont.149566
beq_else.149565:
    inint r5 r0
    #unknown instruction
    sw r4 r29 772
    addi r28 r0 -1
    bne r5 r28 beq_else.149567
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 780
    addi r29 r29 784
    jal min_caml_create_array
    subi r29 r29 784
    lw r31 r29 780
    j beq_cont.149568
beq_else.149567:
    inint r6 r0
    #unknown instruction
    sw r5 r29 776
    addi r28 r0 -1
    bne r6 r28 beq_else.149569
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 780
    addi r29 r29 784
    jal min_caml_create_array
    subi r29 r29 784
    lw r31 r29 780
    j beq_cont.149570
beq_else.149569:
    inint r7 r0
    #unknown instruction
    sw r6 r29 780
    addi r28 r0 -1
    bne r7 r28 beq_else.149571
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 788
    addi r29 r29 792
    jal min_caml_create_array
    subi r29 r29 792
    lw r31 r29 788
    j beq_cont.149572
beq_else.149571:
    inint r8 r0
    #unknown instruction
    sw r7 r29 784
    addi r28 r0 -1
    bne r8 r28 beq_else.149573
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 788
    addi r29 r29 792
    jal min_caml_create_array
    subi r29 r29 792
    lw r31 r29 788
    j beq_cont.149574
beq_else.149573:
    inint r9 r0
    #unknown instruction
    sw r8 r29 788
    addi r28 r0 -1
    bne r9 r28 beq_else.149575
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 796
    addi r29 r29 800
    jal min_caml_create_array
    subi r29 r29 800
    lw r31 r29 796
    j beq_cont.149576
beq_else.149575:
    addi r10 r0 8
    sw r9 r29 792
    mv r1 r10
    sw r31 r29 796
    addi r29 r29 800
    jal read_net_item.2747
    subi r29 r29 800
    lw r31 r29 796
    lw r2 r29 792
    sw r2 r1 28
beq_cont.149576:
    lw r2 r29 788
    sw r2 r1 24
beq_cont.149574:
    lw r2 r29 784
    sw r2 r1 20
beq_cont.149572:
    lw r2 r29 780
    sw r2 r1 16
beq_cont.149570:
    lw r2 r29 776
    sw r2 r1 12
beq_cont.149568:
    lw r2 r29 772
    sw r2 r1 8
beq_cont.149566:
    lw r2 r29 768
    sw r2 r1 4
beq_cont.149564:
    lw r2 r29 764
    sw r2 r1 0
beq_cont.149562:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.149577
    j beq_cont.149578
beq_else.149577:
    lw r2 r29 28
    sw r1 r2 16
    addi r1 r0 5
    lw r25 r29 144
    sw r31 r29 796
    addi r29 r29 800
    lw r26 r25 0
    jalr r26
    subi r29 r29 800
    lw r31 r29 796
beq_cont.149578:
beq_cont.149560:
beq_cont.149540:
beq_cont.149518:
beq_cont.149494:
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.149579
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 796
    addi r29 r29 800
    jal min_caml_create_array
    subi r29 r29 800
    lw r31 r29 796
    or r2 r0 r1
    j beq_cont.149580
beq_else.149579:
    inint r2 r0
    #unknown instruction
    sw r1 r29 796
    addi r28 r0 -1
    bne r2 r28 beq_else.149581
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 804
    addi r29 r29 808
    jal min_caml_create_array
    subi r29 r29 808
    lw r31 r29 804
    j beq_cont.149582
beq_else.149581:
    inint r3 r0
    #unknown instruction
    sw r2 r29 800
    addi r28 r0 -1
    bne r3 r28 beq_else.149583
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 804
    addi r29 r29 808
    jal min_caml_create_array
    subi r29 r29 808
    lw r31 r29 804
    j beq_cont.149584
beq_else.149583:
    inint r4 r0
    #unknown instruction
    sw r3 r29 804
    addi r28 r0 -1
    bne r4 r28 beq_else.149585
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 812
    addi r29 r29 816
    jal min_caml_create_array
    subi r29 r29 816
    lw r31 r29 812
    j beq_cont.149586
beq_else.149585:
    inint r5 r0
    #unknown instruction
    sw r4 r29 808
    addi r28 r0 -1
    bne r5 r28 beq_else.149587
    addi r5 r0 5
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 812
    addi r29 r29 816
    jal min_caml_create_array
    subi r29 r29 816
    lw r31 r29 812
    j beq_cont.149588
beq_else.149587:
    inint r6 r0
    #unknown instruction
    sw r5 r29 812
    addi r28 r0 -1
    bne r6 r28 beq_else.149589
    addi r6 r0 6
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 820
    addi r29 r29 824
    jal min_caml_create_array
    subi r29 r29 824
    lw r31 r29 820
    j beq_cont.149590
beq_else.149589:
    inint r7 r0
    #unknown instruction
    sw r6 r29 816
    addi r28 r0 -1
    bne r7 r28 beq_else.149591
    addi r7 r0 7
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 820
    addi r29 r29 824
    jal min_caml_create_array
    subi r29 r29 824
    lw r31 r29 820
    j beq_cont.149592
beq_else.149591:
    inint r8 r0
    #unknown instruction
    sw r7 r29 820
    addi r28 r0 -1
    bne r8 r28 beq_else.149593
    addi r8 r0 8
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 828
    addi r29 r29 832
    jal min_caml_create_array
    subi r29 r29 832
    lw r31 r29 828
    j beq_cont.149594
beq_else.149593:
    inint r9 r0
    #unknown instruction
    sw r8 r29 824
    addi r28 r0 -1
    bne r9 r28 beq_else.149595
    addi r9 r0 9
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 828
    addi r29 r29 832
    jal min_caml_create_array
    subi r29 r29 832
    lw r31 r29 828
    j beq_cont.149596
beq_else.149595:
    inint r10 r0
    #unknown instruction
    sw r9 r29 828
    addi r28 r0 -1
    bne r10 r28 beq_else.149597
    addi r10 r0 10
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 836
    addi r29 r29 840
    jal min_caml_create_array
    subi r29 r29 840
    lw r31 r29 836
    j beq_cont.149598
beq_else.149597:
    inint r11 r0
    #unknown instruction
    sw r10 r29 832
    addi r28 r0 -1
    bne r11 r28 beq_else.149599
    addi r11 r0 11
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 836
    addi r29 r29 840
    jal min_caml_create_array
    subi r29 r29 840
    lw r31 r29 836
    j beq_cont.149600
beq_else.149599:
    inint r12 r0
    #unknown instruction
    sw r11 r29 836
    addi r28 r0 -1
    bne r12 r28 beq_else.149601
    addi r12 r0 12
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 844
    addi r29 r29 848
    jal min_caml_create_array
    subi r29 r29 848
    lw r31 r29 844
    j beq_cont.149602
beq_else.149601:
    addi r13 r0 12
    sw r12 r29 840
    mv r1 r13
    sw r31 r29 844
    addi r29 r29 848
    jal read_net_item.2747
    subi r29 r29 848
    lw r31 r29 844
    lw r2 r29 840
    sw r2 r1 44
beq_cont.149602:
    lw r2 r29 836
    sw r2 r1 40
beq_cont.149600:
    lw r2 r29 832
    sw r2 r1 36
beq_cont.149598:
    lw r2 r29 828
    sw r2 r1 32
beq_cont.149596:
    lw r2 r29 824
    sw r2 r1 28
beq_cont.149594:
    lw r2 r29 820
    sw r2 r1 24
beq_cont.149592:
    lw r2 r29 816
    sw r2 r1 20
beq_cont.149590:
    lw r2 r29 812
    sw r2 r1 16
beq_cont.149588:
    lw r2 r29 808
    sw r2 r1 12
beq_cont.149586:
    lw r2 r29 804
    sw r2 r1 8
beq_cont.149584:
    lw r2 r29 800
    sw r2 r1 4
beq_cont.149582:
    lw r2 r29 796
    sw r2 r1 0
    or r2 r1 r0
beq_cont.149580:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.149603
    addi r1 r0 1
    sw r31 r29 844
    addi r29 r29 848
    jal min_caml_create_array
    subi r29 r29 848
    lw r31 r29 844
    j beq_cont.149604
beq_else.149603:
    inint r1 r0
    #unknown instruction
    sw r2 r29 844
    addi r28 r0 -1
    bne r1 r28 beq_else.149605
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 852
    addi r29 r29 856
    jal min_caml_create_array
    subi r29 r29 856
    lw r31 r29 852
    or r2 r0 r1
    j beq_cont.149606
beq_else.149605:
    inint r3 r0
    #unknown instruction
    sw r1 r29 848
    addi r28 r0 -1
    bne r3 r28 beq_else.149607
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 852
    addi r29 r29 856
    jal min_caml_create_array
    subi r29 r29 856
    lw r31 r29 852
    j beq_cont.149608
beq_else.149607:
    inint r4 r0
    #unknown instruction
    sw r3 r29 852
    addi r28 r0 -1
    bne r4 r28 beq_else.149609
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 860
    addi r29 r29 864
    jal min_caml_create_array
    subi r29 r29 864
    lw r31 r29 860
    j beq_cont.149610
beq_else.149609:
    inint r5 r0
    #unknown instruction
    sw r4 r29 856
    addi r28 r0 -1
    bne r5 r28 beq_else.149611
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 860
    addi r29 r29 864
    jal min_caml_create_array
    subi r29 r29 864
    lw r31 r29 860
    j beq_cont.149612
beq_else.149611:
    inint r6 r0
    #unknown instruction
    sw r5 r29 860
    addi r28 r0 -1
    bne r6 r28 beq_else.149613
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 868
    addi r29 r29 872
    jal min_caml_create_array
    subi r29 r29 872
    lw r31 r29 868
    j beq_cont.149614
beq_else.149613:
    inint r7 r0
    #unknown instruction
    sw r6 r29 864
    addi r28 r0 -1
    bne r7 r28 beq_else.149615
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 868
    addi r29 r29 872
    jal min_caml_create_array
    subi r29 r29 872
    lw r31 r29 868
    j beq_cont.149616
beq_else.149615:
    inint r8 r0
    #unknown instruction
    sw r7 r29 868
    addi r28 r0 -1
    bne r8 r28 beq_else.149617
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 876
    addi r29 r29 880
    jal min_caml_create_array
    subi r29 r29 880
    lw r31 r29 876
    j beq_cont.149618
beq_else.149617:
    inint r9 r0
    #unknown instruction
    sw r8 r29 872
    addi r28 r0 -1
    bne r9 r28 beq_else.149619
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 876
    addi r29 r29 880
    jal min_caml_create_array
    subi r29 r29 880
    lw r31 r29 876
    j beq_cont.149620
beq_else.149619:
    inint r10 r0
    #unknown instruction
    sw r9 r29 876
    addi r28 r0 -1
    bne r10 r28 beq_else.149621
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 884
    addi r29 r29 888
    jal min_caml_create_array
    subi r29 r29 888
    lw r31 r29 884
    j beq_cont.149622
beq_else.149621:
    inint r11 r0
    #unknown instruction
    sw r10 r29 880
    addi r28 r0 -1
    bne r11 r28 beq_else.149623
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 884
    addi r29 r29 888
    jal min_caml_create_array
    subi r29 r29 888
    lw r31 r29 884
    j beq_cont.149624
beq_else.149623:
    inint r12 r0
    #unknown instruction
    sw r11 r29 884
    addi r28 r0 -1
    bne r12 r28 beq_else.149625
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 892
    addi r29 r29 896
    jal min_caml_create_array
    subi r29 r29 896
    lw r31 r29 892
    j beq_cont.149626
beq_else.149625:
    addi r13 r0 11
    sw r12 r29 888
    mv r1 r13
    sw r31 r29 892
    addi r29 r29 896
    jal read_net_item.2747
    subi r29 r29 896
    lw r31 r29 892
    lw r2 r29 888
    sw r2 r1 40
beq_cont.149626:
    lw r2 r29 884
    sw r2 r1 36
beq_cont.149624:
    lw r2 r29 880
    sw r2 r1 32
beq_cont.149622:
    lw r2 r29 876
    sw r2 r1 28
beq_cont.149620:
    lw r2 r29 872
    sw r2 r1 24
beq_cont.149618:
    lw r2 r29 868
    sw r2 r1 20
beq_cont.149616:
    lw r2 r29 864
    sw r2 r1 16
beq_cont.149614:
    lw r2 r29 860
    sw r2 r1 12
beq_cont.149612:
    lw r2 r29 856
    sw r2 r1 8
beq_cont.149610:
    lw r2 r29 852
    sw r2 r1 4
beq_cont.149608:
    lw r2 r29 848
    sw r2 r1 0
    or r2 r1 r0
beq_cont.149606:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.149627
    addi r1 r0 2
    sw r31 r29 892
    addi r29 r29 896
    jal min_caml_create_array
    subi r29 r29 896
    lw r31 r29 892
    j beq_cont.149628
beq_else.149627:
    inint r1 r0
    #unknown instruction
    sw r2 r29 892
    addi r28 r0 -1
    bne r1 r28 beq_else.149629
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 900
    addi r29 r29 904
    jal min_caml_create_array
    subi r29 r29 904
    lw r31 r29 900
    or r2 r0 r1
    j beq_cont.149630
beq_else.149629:
    inint r3 r0
    #unknown instruction
    sw r1 r29 896
    addi r28 r0 -1
    bne r3 r28 beq_else.149631
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 900
    addi r29 r29 904
    jal min_caml_create_array
    subi r29 r29 904
    lw r31 r29 900
    j beq_cont.149632
beq_else.149631:
    inint r4 r0
    #unknown instruction
    sw r3 r29 900
    addi r28 r0 -1
    bne r4 r28 beq_else.149633
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 908
    addi r29 r29 912
    jal min_caml_create_array
    subi r29 r29 912
    lw r31 r29 908
    j beq_cont.149634
beq_else.149633:
    inint r5 r0
    #unknown instruction
    sw r4 r29 904
    addi r28 r0 -1
    bne r5 r28 beq_else.149635
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 908
    addi r29 r29 912
    jal min_caml_create_array
    subi r29 r29 912
    lw r31 r29 908
    j beq_cont.149636
beq_else.149635:
    inint r6 r0
    #unknown instruction
    sw r5 r29 908
    addi r28 r0 -1
    bne r6 r28 beq_else.149637
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 916
    addi r29 r29 920
    jal min_caml_create_array
    subi r29 r29 920
    lw r31 r29 916
    j beq_cont.149638
beq_else.149637:
    inint r7 r0
    #unknown instruction
    sw r6 r29 912
    addi r28 r0 -1
    bne r7 r28 beq_else.149639
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 916
    addi r29 r29 920
    jal min_caml_create_array
    subi r29 r29 920
    lw r31 r29 916
    j beq_cont.149640
beq_else.149639:
    inint r8 r0
    #unknown instruction
    sw r7 r29 916
    addi r28 r0 -1
    bne r8 r28 beq_else.149641
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 924
    addi r29 r29 928
    jal min_caml_create_array
    subi r29 r29 928
    lw r31 r29 924
    j beq_cont.149642
beq_else.149641:
    inint r9 r0
    #unknown instruction
    sw r8 r29 920
    addi r28 r0 -1
    bne r9 r28 beq_else.149643
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 924
    addi r29 r29 928
    jal min_caml_create_array
    subi r29 r29 928
    lw r31 r29 924
    j beq_cont.149644
beq_else.149643:
    inint r10 r0
    #unknown instruction
    sw r9 r29 924
    addi r28 r0 -1
    bne r10 r28 beq_else.149645
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 932
    addi r29 r29 936
    jal min_caml_create_array
    subi r29 r29 936
    lw r31 r29 932
    j beq_cont.149646
beq_else.149645:
    inint r11 r0
    #unknown instruction
    sw r10 r29 928
    addi r28 r0 -1
    bne r11 r28 beq_else.149647
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 932
    addi r29 r29 936
    jal min_caml_create_array
    subi r29 r29 936
    lw r31 r29 932
    j beq_cont.149648
beq_else.149647:
    addi r12 r0 10
    sw r11 r29 932
    mv r1 r12
    sw r31 r29 940
    addi r29 r29 944
    jal read_net_item.2747
    subi r29 r29 944
    lw r31 r29 940
    lw r2 r29 932
    sw r2 r1 36
beq_cont.149648:
    lw r2 r29 928
    sw r2 r1 32
beq_cont.149646:
    lw r2 r29 924
    sw r2 r1 28
beq_cont.149644:
    lw r2 r29 920
    sw r2 r1 24
beq_cont.149642:
    lw r2 r29 916
    sw r2 r1 20
beq_cont.149640:
    lw r2 r29 912
    sw r2 r1 16
beq_cont.149638:
    lw r2 r29 908
    sw r2 r1 12
beq_cont.149636:
    lw r2 r29 904
    sw r2 r1 8
beq_cont.149634:
    lw r2 r29 900
    sw r2 r1 4
beq_cont.149632:
    lw r2 r29 896
    sw r2 r1 0
    or r2 r1 r0
beq_cont.149630:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.149649
    addi r1 r0 3
    sw r31 r29 940
    addi r29 r29 944
    jal min_caml_create_array
    subi r29 r29 944
    lw r31 r29 940
    j beq_cont.149650
beq_else.149649:
    inint r1 r0
    #unknown instruction
    sw r2 r29 936
    addi r28 r0 -1
    bne r1 r28 beq_else.149651
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 940
    addi r29 r29 944
    jal min_caml_create_array
    subi r29 r29 944
    lw r31 r29 940
    or r2 r0 r1
    j beq_cont.149652
beq_else.149651:
    inint r3 r0
    #unknown instruction
    sw r1 r29 940
    addi r28 r0 -1
    bne r3 r28 beq_else.149653
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 948
    addi r29 r29 952
    jal min_caml_create_array
    subi r29 r29 952
    lw r31 r29 948
    j beq_cont.149654
beq_else.149653:
    inint r4 r0
    #unknown instruction
    sw r3 r29 944
    addi r28 r0 -1
    bne r4 r28 beq_else.149655
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 948
    addi r29 r29 952
    jal min_caml_create_array
    subi r29 r29 952
    lw r31 r29 948
    j beq_cont.149656
beq_else.149655:
    inint r5 r0
    #unknown instruction
    sw r4 r29 948
    addi r28 r0 -1
    bne r5 r28 beq_else.149657
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 956
    addi r29 r29 960
    jal min_caml_create_array
    subi r29 r29 960
    lw r31 r29 956
    j beq_cont.149658
beq_else.149657:
    inint r6 r0
    #unknown instruction
    sw r5 r29 952
    addi r28 r0 -1
    bne r6 r28 beq_else.149659
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 956
    addi r29 r29 960
    jal min_caml_create_array
    subi r29 r29 960
    lw r31 r29 956
    j beq_cont.149660
beq_else.149659:
    inint r7 r0
    #unknown instruction
    sw r6 r29 956
    addi r28 r0 -1
    bne r7 r28 beq_else.149661
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 964
    addi r29 r29 968
    jal min_caml_create_array
    subi r29 r29 968
    lw r31 r29 964
    j beq_cont.149662
beq_else.149661:
    inint r8 r0
    #unknown instruction
    sw r7 r29 960
    addi r28 r0 -1
    bne r8 r28 beq_else.149663
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 964
    addi r29 r29 968
    jal min_caml_create_array
    subi r29 r29 968
    lw r31 r29 964
    j beq_cont.149664
beq_else.149663:
    inint r9 r0
    #unknown instruction
    sw r8 r29 964
    addi r28 r0 -1
    bne r9 r28 beq_else.149665
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 972
    addi r29 r29 976
    jal min_caml_create_array
    subi r29 r29 976
    lw r31 r29 972
    j beq_cont.149666
beq_else.149665:
    inint r10 r0
    #unknown instruction
    sw r9 r29 968
    addi r28 r0 -1
    bne r10 r28 beq_else.149667
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 972
    addi r29 r29 976
    jal min_caml_create_array
    subi r29 r29 976
    lw r31 r29 972
    j beq_cont.149668
beq_else.149667:
    addi r11 r0 9
    sw r10 r29 972
    mv r1 r11
    sw r31 r29 980
    addi r29 r29 984
    jal read_net_item.2747
    subi r29 r29 984
    lw r31 r29 980
    lw r2 r29 972
    sw r2 r1 32
beq_cont.149668:
    lw r2 r29 968
    sw r2 r1 28
beq_cont.149666:
    lw r2 r29 964
    sw r2 r1 24
beq_cont.149664:
    lw r2 r29 960
    sw r2 r1 20
beq_cont.149662:
    lw r2 r29 956
    sw r2 r1 16
beq_cont.149660:
    lw r2 r29 952
    sw r2 r1 12
beq_cont.149658:
    lw r2 r29 948
    sw r2 r1 8
beq_cont.149656:
    lw r2 r29 944
    sw r2 r1 4
beq_cont.149654:
    lw r2 r29 940
    sw r2 r1 0
    or r2 r1 r0
beq_cont.149652:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.149669
    addi r1 r0 4
    sw r31 r29 980
    addi r29 r29 984
    jal min_caml_create_array
    subi r29 r29 984
    lw r31 r29 980
    j beq_cont.149670
beq_else.149669:
    inint r1 r0
    #unknown instruction
    sw r2 r29 976
    addi r28 r0 -1
    bne r1 r28 beq_else.149671
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 980
    addi r29 r29 984
    jal min_caml_create_array
    subi r29 r29 984
    lw r31 r29 980
    or r2 r0 r1
    j beq_cont.149672
beq_else.149671:
    inint r3 r0
    #unknown instruction
    sw r1 r29 980
    addi r28 r0 -1
    bne r3 r28 beq_else.149673
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 988
    addi r29 r29 992
    jal min_caml_create_array
    subi r29 r29 992
    lw r31 r29 988
    j beq_cont.149674
beq_else.149673:
    inint r4 r0
    #unknown instruction
    sw r3 r29 984
    addi r28 r0 -1
    bne r4 r28 beq_else.149675
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 988
    addi r29 r29 992
    jal min_caml_create_array
    subi r29 r29 992
    lw r31 r29 988
    j beq_cont.149676
beq_else.149675:
    inint r5 r0
    #unknown instruction
    sw r4 r29 988
    addi r28 r0 -1
    bne r5 r28 beq_else.149677
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 996
    addi r29 r29 1000
    jal min_caml_create_array
    subi r29 r29 1000
    lw r31 r29 996
    j beq_cont.149678
beq_else.149677:
    inint r6 r0
    #unknown instruction
    sw r5 r29 992
    addi r28 r0 -1
    bne r6 r28 beq_else.149679
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 996
    addi r29 r29 1000
    jal min_caml_create_array
    subi r29 r29 1000
    lw r31 r29 996
    j beq_cont.149680
beq_else.149679:
    inint r7 r0
    #unknown instruction
    sw r6 r29 996
    addi r28 r0 -1
    bne r7 r28 beq_else.149681
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 1004
    addi r29 r29 1008
    jal min_caml_create_array
    subi r29 r29 1008
    lw r31 r29 1004
    j beq_cont.149682
beq_else.149681:
    inint r8 r0
    #unknown instruction
    sw r7 r29 1000
    addi r28 r0 -1
    bne r8 r28 beq_else.149683
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 1004
    addi r29 r29 1008
    jal min_caml_create_array
    subi r29 r29 1008
    lw r31 r29 1004
    j beq_cont.149684
beq_else.149683:
    inint r9 r0
    #unknown instruction
    sw r8 r29 1004
    addi r28 r0 -1
    bne r9 r28 beq_else.149685
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 1012
    addi r29 r29 1016
    jal min_caml_create_array
    subi r29 r29 1016
    lw r31 r29 1012
    j beq_cont.149686
beq_else.149685:
    addi r10 r0 8
    sw r9 r29 1008
    mv r1 r10
    sw r31 r29 1012
    addi r29 r29 1016
    jal read_net_item.2747
    subi r29 r29 1016
    lw r31 r29 1012
    lw r2 r29 1008
    sw r2 r1 28
beq_cont.149686:
    lw r2 r29 1004
    sw r2 r1 24
beq_cont.149684:
    lw r2 r29 1000
    sw r2 r1 20
beq_cont.149682:
    lw r2 r29 996
    sw r2 r1 16
beq_cont.149680:
    lw r2 r29 992
    sw r2 r1 12
beq_cont.149678:
    lw r2 r29 988
    sw r2 r1 8
beq_cont.149676:
    lw r2 r29 984
    sw r2 r1 4
beq_cont.149674:
    lw r2 r29 980
    sw r2 r1 0
    or r2 r1 r0
beq_cont.149672:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.149687
    addi r1 r0 5
    sw r31 r29 1012
    addi r29 r29 1016
    jal min_caml_create_array
    subi r29 r29 1016
    lw r31 r29 1012
    j beq_cont.149688
beq_else.149687:
    addi r1 r0 5
    sw r2 r29 1012
    sw r31 r29 1020
    addi r29 r29 1024
    jal read_or_network.2749
    subi r29 r29 1024
    lw r31 r29 1020
    lw r2 r29 1012
    sw r2 r1 16
beq_cont.149688:
    lw r2 r29 976
    sw r2 r1 12
beq_cont.149670:
    lw r2 r29 936
    sw r2 r1 8
beq_cont.149650:
    lw r2 r29 892
    sw r2 r1 4
beq_cont.149628:
    lw r2 r29 844
    sw r2 r1 0
beq_cont.149604:
    lw r2 r29 36
    sw r1 r2 0
    out r0 80
    out r0 54
    out r0 10
    lw r1 r29 76
    lw r2 r1 0
    slt r28 r2 r0
    bne r0 r28 ble_else.149689
    j ble_cont.149690
ble_else.149689:
    out r0 45
    sub r2 r0 r2
ble_cont.149690:
    slti r28 r2 10
    bne r0 r28 bge_else.149691
    div10 r3 r2
    slt r28 r3 r0
    bne r0 r28 ble_else.149693
    or r4 r3 r0
    j ble_cont.149694
ble_else.149693:
    out r0 45
    sub r4 r0 r3
ble_cont.149694:
    sw r2 r29 1016
    sw r3 r29 1020
    slti r28 r4 10
    bne r0 r28 bge_else.149695
    div10 r5 r4
    slt r28 r5 r0
    bne r0 r28 ble_else.149697
    or r6 r5 r0
    j ble_cont.149698
ble_else.149697:
    out r0 45
    sub r6 r0 r5
ble_cont.149698:
    sw r4 r29 1024
    sw r5 r29 1028
    slti r28 r6 10
    bne r0 r28 bge_else.149699
    div10 r7 r6
    slt r28 r7 r0
    bne r0 r28 ble_else.149701
    or r8 r7 r0
    j ble_cont.149702
ble_else.149701:
    out r0 45
    sub r8 r0 r7
ble_cont.149702:
    sw r6 r29 1032
    sw r7 r29 1036
    slti r28 r8 10
    bne r0 r28 bge_else.149703
    div10 r9 r8
    slt r28 r9 r0
    bne r0 r28 ble_else.149705
    or r10 r9 r0
    j ble_cont.149706
ble_else.149705:
    out r0 45
    sub r10 r0 r9
ble_cont.149706:
    sw r8 r29 1040
    sw r9 r29 1044
    slti r28 r10 10
    bne r0 r28 bge_else.149707
    div10 r11 r10
    slt r28 r11 r0
    bne r0 r28 ble_else.149709
    or r12 r11 r0
    j ble_cont.149710
ble_else.149709:
    out r0 45
    sub r12 r0 r11
ble_cont.149710:
    sw r10 r29 1048
    sw r11 r29 1052
    slti r28 r12 10
    bne r0 r28 bge_else.149711
    div10 r13 r12
    slt r28 r13 r0
    bne r0 r28 ble_else.149713
    or r14 r13 r0
    j ble_cont.149714
ble_else.149713:
    out r0 45
    sub r14 r0 r13
ble_cont.149714:
    sw r12 r29 1056
    sw r13 r29 1060
    slti r28 r14 10
    bne r0 r28 bge_else.149715
    div10 r15 r14
    slt r28 r15 r0
    bne r0 r28 ble_else.149717
    or r16 r15 r0
    j ble_cont.149718
ble_else.149717:
    out r0 45
    sub r16 r0 r15
ble_cont.149718:
    sw r14 r29 1064
    sw r15 r29 1068
    slti r28 r16 10
    bne r0 r28 bge_else.149719
    div10 r17 r16
    slt r28 r17 r0
    bne r0 r28 ble_else.149721
    or r18 r17 r0
    j ble_cont.149722
ble_else.149721:
    out r0 45
    sub r18 r0 r17
ble_cont.149722:
    sw r16 r29 1072
    sw r17 r29 1076
    slti r28 r18 10
    bne r0 r28 bge_else.149723
    div10 r19 r18
    slt r28 r19 r0
    bne r0 r28 ble_else.149725
    or r20 r19 r0
    j ble_cont.149726
ble_else.149725:
    out r0 45
    sub r20 r0 r19
ble_cont.149726:
    sw r18 r29 1080
    sw r19 r29 1084
    slti r28 r20 10
    bne r0 r28 bge_else.149727
    div10 r21 r20
    slt r28 r21 r0
    bne r0 r28 ble_else.149729
    or r22 r21 r0
    j ble_cont.149730
ble_else.149729:
    out r0 45
    sub r22 r0 r21
ble_cont.149730:
    sw r20 r29 1088
    sw r21 r29 1092
    slti r28 r22 10
    bne r0 r28 bge_else.149731
    div10 r23 r22
    slt r28 r23 r0
    bne r0 r28 ble_else.149733
    or r24 r23 r0
    j ble_cont.149734
ble_else.149733:
    out r0 45
    sub r24 r0 r23
ble_cont.149734:
    sw r22 r29 1096
    sw r23 r29 1100
    slti r28 r24 10
    bne r0 r28 bge_else.149735
    div10 r25 r24
    slt r28 r25 r0
    bne r0 r28 ble_else.149737
    or r1 r25 r0
    j ble_cont.149738
ble_else.149737:
    out r0 45
    sub r1 r0 r25
ble_cont.149738:
    sw r24 r29 1104
    sw r25 r29 1108
    slti r28 r1 10
    bne r0 r28 bge_else.149739
    div10 r2 r1
    slt r28 r2 r0
    bne r0 r28 ble_else.149741
    or r3 r2 r0
    j ble_cont.149742
ble_else.149741:
    out r0 45
    sub r3 r0 r2
ble_cont.149742:
    sw r1 r29 1112
    sw r2 r29 1116
    slti r28 r3 10
    bne r0 r28 bge_else.149743
    div10 r4 r3
    slt r28 r4 r0
    bne r0 r28 ble_else.149745
    or r5 r4 r0
    j ble_cont.149746
ble_else.149745:
    out r0 45
    sub r5 r0 r4
ble_cont.149746:
    sw r3 r29 1120
    sw r4 r29 1124
    slti r28 r5 10
    bne r0 r28 bge_else.149747
    div10 r6 r5
    slt r28 r6 r0
    bne r0 r28 ble_else.149749
    or r7 r6 r0
    j ble_cont.149750
ble_else.149749:
    out r0 45
    sub r7 r0 r6
ble_cont.149750:
    sw r5 r29 1128
    sw r6 r29 1132
    slti r28 r7 10
    bne r0 r28 bge_else.149751
    div10 r8 r7
    slt r28 r8 r0
    bne r0 r28 ble_else.149753
    or r9 r8 r0
    j ble_cont.149754
ble_else.149753:
    out r0 45
    sub r9 r0 r8
ble_cont.149754:
    sw r7 r29 1136
    sw r8 r29 1140
    slti r28 r9 10
    bne r0 r28 bge_else.149755
    div10 r10 r9
    slt r28 r10 r0
    bne r0 r28 ble_else.149757
    or r11 r10 r0
    j ble_cont.149758
ble_else.149757:
    out r0 45
    sub r11 r0 r10
ble_cont.149758:
    sw r9 r29 1144
    sw r10 r29 1148
    slti r28 r11 10
    bne r0 r28 bge_else.149759
    div10 r12 r11
    slt r28 r12 r0
    bne r0 r28 ble_else.149761
    or r13 r12 r0
    j ble_cont.149762
ble_else.149761:
    out r0 45
    sub r13 r0 r12
ble_cont.149762:
    sw r11 r29 1152
    sw r12 r29 1156
    slti r28 r13 10
    bne r0 r28 bge_else.149763
    div10 r14 r13
    slt r28 r14 r0
    bne r0 r28 ble_else.149765
    or r15 r14 r0
    j ble_cont.149766
ble_else.149765:
    out r0 45
    sub r15 r0 r14
ble_cont.149766:
    sw r13 r29 1160
    sw r14 r29 1164
    slti r28 r15 10
    bne r0 r28 bge_else.149767
    div10 r16 r15
    slt r28 r16 r0
    bne r0 r28 ble_else.149769
    or r17 r16 r0
    j ble_cont.149770
ble_else.149769:
    out r0 45
    sub r17 r0 r16
ble_cont.149770:
    sw r15 r29 1168
    sw r16 r29 1172
    slti r28 r17 10
    bne r0 r28 bge_else.149771
    div10 r18 r17
    slt r28 r18 r0
    bne r0 r28 ble_else.149773
    or r19 r18 r0
    j ble_cont.149774
ble_else.149773:
    out r0 45
    sub r19 r0 r18
ble_cont.149774:
    sw r17 r29 1176
    sw r18 r29 1180
    slti r28 r19 10
    bne r0 r28 bge_else.149775
    div10 r20 r19
    slt r28 r20 r0
    bne r0 r28 ble_else.149777
    or r21 r20 r0
    j ble_cont.149778
ble_else.149777:
    out r0 45
    sub r21 r0 r20
ble_cont.149778:
    sw r19 r29 1184
    sw r20 r29 1188
    slti r28 r21 10
    bne r0 r28 bge_else.149779
    div10 r22 r21
    slt r28 r22 r0
    bne r0 r28 ble_else.149781
    or r23 r22 r0
    j ble_cont.149782
ble_else.149781:
    out r0 45
    sub r23 r0 r22
ble_cont.149782:
    sw r21 r29 1192
    sw r22 r29 1196
    slti r28 r23 10
    bne r0 r28 bge_else.149783
    div10 r24 r23
    slt r28 r24 r0
    bne r0 r28 ble_else.149785
    or r25 r24 r0
    j ble_cont.149786
ble_else.149785:
    out r0 45
    sub r25 r0 r24
ble_cont.149786:
    sw r23 r29 1200
    sw r24 r29 1204
    slti r28 r25 10
    bne r0 r28 bge_else.149787
    div10 r1 r25
    slt r28 r1 r0
    bne r0 r28 ble_else.149789
    or r2 r1 r0
    j ble_cont.149790
ble_else.149789:
    out r0 45
    sub r2 r0 r1
ble_cont.149790:
    sw r25 r29 1208
    sw r1 r29 1212
    slti r28 r2 10
    bne r0 r28 bge_else.149791
    div10 r3 r2
    slt r28 r3 r0
    bne r0 r28 ble_else.149793
    or r4 r3 r0
    j ble_cont.149794
ble_else.149793:
    out r0 45
    sub r4 r0 r3
ble_cont.149794:
    sw r2 r29 1216
    sw r3 r29 1220
    slti r28 r4 10
    bne r0 r28 bge_else.149795
    div10 r5 r4
    slt r28 r5 r0
    bne r0 r28 ble_else.149797
    or r6 r5 r0
    j ble_cont.149798
ble_else.149797:
    out r0 45
    sub r6 r0 r5
ble_cont.149798:
    sw r4 r29 1224
    sw r5 r29 1228
    slti r28 r6 10
    bne r0 r28 bge_else.149799
    div10 r7 r6
    slt r28 r7 r0
    bne r0 r28 ble_else.149801
    or r8 r7 r0
    j ble_cont.149802
ble_else.149801:
    out r0 45
    sub r8 r0 r7
ble_cont.149802:
    sw r6 r29 1232
    sw r7 r29 1236
    slti r28 r8 10
    bne r0 r28 bge_else.149803
    div10 r9 r8
    sw r8 r29 1240
    sw r9 r29 1244
    mv r1 r9
    sw r31 r29 1252
    addi r29 r29 1256
    jal print_int.2536
    subi r29 r29 1256
    lw r31 r29 1252
    lw r1 r29 1244
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1240
    sub r1 r2 r1
    out r1 48
    j bge_cont.149804
bge_else.149803:
    out r8 48
bge_cont.149804:
    lw r1 r29 1236
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1232
    sub r1 r2 r1
    out r1 48
    j bge_cont.149800
bge_else.149799:
    out r6 48
bge_cont.149800:
    lw r1 r29 1228
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1224
    sub r1 r2 r1
    out r1 48
    j bge_cont.149796
bge_else.149795:
    out r4 48
bge_cont.149796:
    lw r1 r29 1220
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1216
    sub r1 r2 r1
    out r1 48
    j bge_cont.149792
bge_else.149791:
    out r2 48
bge_cont.149792:
    lw r1 r29 1212
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1208
    sub r1 r2 r1
    out r1 48
    j bge_cont.149788
bge_else.149787:
    out r25 48
bge_cont.149788:
    lw r1 r29 1204
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1200
    sub r1 r2 r1
    out r1 48
    j bge_cont.149784
bge_else.149783:
    out r23 48
bge_cont.149784:
    lw r1 r29 1196
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1192
    sub r1 r2 r1
    out r1 48
    j bge_cont.149780
bge_else.149779:
    out r21 48
bge_cont.149780:
    lw r1 r29 1188
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1184
    sub r1 r2 r1
    out r1 48
    j bge_cont.149776
bge_else.149775:
    out r19 48
bge_cont.149776:
    lw r1 r29 1180
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1176
    sub r1 r2 r1
    out r1 48
    j bge_cont.149772
bge_else.149771:
    out r17 48
bge_cont.149772:
    lw r1 r29 1172
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1168
    sub r1 r2 r1
    out r1 48
    j bge_cont.149768
bge_else.149767:
    out r15 48
bge_cont.149768:
    lw r1 r29 1164
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1160
    sub r1 r2 r1
    out r1 48
    j bge_cont.149764
bge_else.149763:
    out r13 48
bge_cont.149764:
    lw r1 r29 1156
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1152
    sub r1 r2 r1
    out r1 48
    j bge_cont.149760
bge_else.149759:
    out r11 48
bge_cont.149760:
    lw r1 r29 1148
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1144
    sub r1 r2 r1
    out r1 48
    j bge_cont.149756
bge_else.149755:
    out r9 48
bge_cont.149756:
    lw r1 r29 1140
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1136
    sub r1 r2 r1
    out r1 48
    j bge_cont.149752
bge_else.149751:
    out r7 48
bge_cont.149752:
    lw r1 r29 1132
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1128
    sub r1 r2 r1
    out r1 48
    j bge_cont.149748
bge_else.149747:
    out r5 48
bge_cont.149748:
    lw r1 r29 1124
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1120
    sub r1 r2 r1
    out r1 48
    j bge_cont.149744
bge_else.149743:
    out r3 48
bge_cont.149744:
    lw r1 r29 1116
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1112
    sub r1 r2 r1
    out r1 48
    j bge_cont.149740
bge_else.149739:
    out r1 48
bge_cont.149740:
    lw r1 r29 1108
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1104
    sub r1 r2 r1
    out r1 48
    j bge_cont.149736
bge_else.149735:
    out r24 48
bge_cont.149736:
    lw r1 r29 1100
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1096
    sub r1 r2 r1
    out r1 48
    j bge_cont.149732
bge_else.149731:
    out r22 48
bge_cont.149732:
    lw r1 r29 1092
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1088
    sub r1 r2 r1
    out r1 48
    j bge_cont.149728
bge_else.149727:
    out r20 48
bge_cont.149728:
    lw r1 r29 1084
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1080
    sub r1 r2 r1
    out r1 48
    j bge_cont.149724
bge_else.149723:
    out r18 48
bge_cont.149724:
    lw r1 r29 1076
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1072
    sub r1 r2 r1
    out r1 48
    j bge_cont.149720
bge_else.149719:
    out r16 48
bge_cont.149720:
    lw r1 r29 1068
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1064
    sub r1 r2 r1
    out r1 48
    j bge_cont.149716
bge_else.149715:
    out r14 48
bge_cont.149716:
    lw r1 r29 1060
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1056
    sub r1 r2 r1
    out r1 48
    j bge_cont.149712
bge_else.149711:
    out r12 48
bge_cont.149712:
    lw r1 r29 1052
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1048
    sub r1 r2 r1
    out r1 48
    j bge_cont.149708
bge_else.149707:
    out r10 48
bge_cont.149708:
    lw r1 r29 1044
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1040
    sub r1 r2 r1
    out r1 48
    j bge_cont.149704
bge_else.149703:
    out r8 48
bge_cont.149704:
    lw r1 r29 1036
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1032
    sub r1 r2 r1
    out r1 48
    j bge_cont.149700
bge_else.149699:
    out r6 48
bge_cont.149700:
    lw r1 r29 1028
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1024
    sub r1 r2 r1
    out r1 48
    j bge_cont.149696
bge_else.149695:
    out r4 48
bge_cont.149696:
    lw r1 r29 1020
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1016
    sub r1 r2 r1
    out r1 48
    j bge_cont.149692
bge_else.149691:
    out r2 48
bge_cont.149692:
    out r0 32
    lw r1 r29 76
    lw r2 r1 4
    slt r28 r2 r0
    bne r0 r28 ble_else.149805
    j ble_cont.149806
ble_else.149805:
    out r0 45
    sub r2 r0 r2
ble_cont.149806:
    slti r28 r2 10
    bne r0 r28 bge_else.149807
    div10 r3 r2
    slt r28 r3 r0
    bne r0 r28 ble_else.149809
    or r4 r3 r0
    j ble_cont.149810
ble_else.149809:
    out r0 45
    sub r4 r0 r3
ble_cont.149810:
    sw r2 r29 1248
    sw r3 r29 1252
    slti r28 r4 10
    bne r0 r28 bge_else.149811
    div10 r5 r4
    slt r28 r5 r0
    bne r0 r28 ble_else.149813
    or r6 r5 r0
    j ble_cont.149814
ble_else.149813:
    out r0 45
    sub r6 r0 r5
ble_cont.149814:
    sw r4 r29 1256
    sw r5 r29 1260
    slti r28 r6 10
    bne r0 r28 bge_else.149815
    div10 r7 r6
    slt r28 r7 r0
    bne r0 r28 ble_else.149817
    or r8 r7 r0
    j ble_cont.149818
ble_else.149817:
    out r0 45
    sub r8 r0 r7
ble_cont.149818:
    sw r6 r29 1264
    sw r7 r29 1268
    slti r28 r8 10
    bne r0 r28 bge_else.149819
    div10 r9 r8
    slt r28 r9 r0
    bne r0 r28 ble_else.149821
    or r10 r9 r0
    j ble_cont.149822
ble_else.149821:
    out r0 45
    sub r10 r0 r9
ble_cont.149822:
    sw r8 r29 1272
    sw r9 r29 1276
    slti r28 r10 10
    bne r0 r28 bge_else.149823
    div10 r11 r10
    slt r28 r11 r0
    bne r0 r28 ble_else.149825
    or r12 r11 r0
    j ble_cont.149826
ble_else.149825:
    out r0 45
    sub r12 r0 r11
ble_cont.149826:
    sw r10 r29 1280
    sw r11 r29 1284
    slti r28 r12 10
    bne r0 r28 bge_else.149827
    div10 r13 r12
    slt r28 r13 r0
    bne r0 r28 ble_else.149829
    or r14 r13 r0
    j ble_cont.149830
ble_else.149829:
    out r0 45
    sub r14 r0 r13
ble_cont.149830:
    sw r12 r29 1288
    sw r13 r29 1292
    slti r28 r14 10
    bne r0 r28 bge_else.149831
    div10 r15 r14
    slt r28 r15 r0
    bne r0 r28 ble_else.149833
    or r16 r15 r0
    j ble_cont.149834
ble_else.149833:
    out r0 45
    sub r16 r0 r15
ble_cont.149834:
    sw r14 r29 1296
    sw r15 r29 1300
    slti r28 r16 10
    bne r0 r28 bge_else.149835
    div10 r17 r16
    slt r28 r17 r0
    bne r0 r28 ble_else.149837
    or r18 r17 r0
    j ble_cont.149838
ble_else.149837:
    out r0 45
    sub r18 r0 r17
ble_cont.149838:
    sw r16 r29 1304
    sw r17 r29 1308
    slti r28 r18 10
    bne r0 r28 bge_else.149839
    div10 r19 r18
    slt r28 r19 r0
    bne r0 r28 ble_else.149841
    or r20 r19 r0
    j ble_cont.149842
ble_else.149841:
    out r0 45
    sub r20 r0 r19
ble_cont.149842:
    sw r18 r29 1312
    sw r19 r29 1316
    slti r28 r20 10
    bne r0 r28 bge_else.149843
    div10 r21 r20
    slt r28 r21 r0
    bne r0 r28 ble_else.149845
    or r22 r21 r0
    j ble_cont.149846
ble_else.149845:
    out r0 45
    sub r22 r0 r21
ble_cont.149846:
    sw r20 r29 1320
    sw r21 r29 1324
    slti r28 r22 10
    bne r0 r28 bge_else.149847
    div10 r23 r22
    slt r28 r23 r0
    bne r0 r28 ble_else.149849
    or r24 r23 r0
    j ble_cont.149850
ble_else.149849:
    out r0 45
    sub r24 r0 r23
ble_cont.149850:
    sw r22 r29 1328
    sw r23 r29 1332
    slti r28 r24 10
    bne r0 r28 bge_else.149851
    div10 r25 r24
    slt r28 r25 r0
    bne r0 r28 ble_else.149853
    or r1 r25 r0
    j ble_cont.149854
ble_else.149853:
    out r0 45
    sub r1 r0 r25
ble_cont.149854:
    sw r24 r29 1336
    sw r25 r29 1340
    slti r28 r1 10
    bne r0 r28 bge_else.149855
    div10 r2 r1
    slt r28 r2 r0
    bne r0 r28 ble_else.149857
    or r3 r2 r0
    j ble_cont.149858
ble_else.149857:
    out r0 45
    sub r3 r0 r2
ble_cont.149858:
    sw r1 r29 1344
    sw r2 r29 1348
    slti r28 r3 10
    bne r0 r28 bge_else.149859
    div10 r4 r3
    slt r28 r4 r0
    bne r0 r28 ble_else.149861
    or r5 r4 r0
    j ble_cont.149862
ble_else.149861:
    out r0 45
    sub r5 r0 r4
ble_cont.149862:
    sw r3 r29 1352
    sw r4 r29 1356
    slti r28 r5 10
    bne r0 r28 bge_else.149863
    div10 r6 r5
    slt r28 r6 r0
    bne r0 r28 ble_else.149865
    or r7 r6 r0
    j ble_cont.149866
ble_else.149865:
    out r0 45
    sub r7 r0 r6
ble_cont.149866:
    sw r5 r29 1360
    sw r6 r29 1364
    slti r28 r7 10
    bne r0 r28 bge_else.149867
    div10 r8 r7
    slt r28 r8 r0
    bne r0 r28 ble_else.149869
    or r9 r8 r0
    j ble_cont.149870
ble_else.149869:
    out r0 45
    sub r9 r0 r8
ble_cont.149870:
    sw r7 r29 1368
    sw r8 r29 1372
    slti r28 r9 10
    bne r0 r28 bge_else.149871
    div10 r10 r9
    slt r28 r10 r0
    bne r0 r28 ble_else.149873
    or r11 r10 r0
    j ble_cont.149874
ble_else.149873:
    out r0 45
    sub r11 r0 r10
ble_cont.149874:
    sw r9 r29 1376
    sw r10 r29 1380
    slti r28 r11 10
    bne r0 r28 bge_else.149875
    div10 r12 r11
    slt r28 r12 r0
    bne r0 r28 ble_else.149877
    or r13 r12 r0
    j ble_cont.149878
ble_else.149877:
    out r0 45
    sub r13 r0 r12
ble_cont.149878:
    sw r11 r29 1384
    sw r12 r29 1388
    slti r28 r13 10
    bne r0 r28 bge_else.149879
    div10 r14 r13
    slt r28 r14 r0
    bne r0 r28 ble_else.149881
    or r15 r14 r0
    j ble_cont.149882
ble_else.149881:
    out r0 45
    sub r15 r0 r14
ble_cont.149882:
    sw r13 r29 1392
    sw r14 r29 1396
    slti r28 r15 10
    bne r0 r28 bge_else.149883
    div10 r16 r15
    slt r28 r16 r0
    bne r0 r28 ble_else.149885
    or r17 r16 r0
    j ble_cont.149886
ble_else.149885:
    out r0 45
    sub r17 r0 r16
ble_cont.149886:
    sw r15 r29 1400
    sw r16 r29 1404
    slti r28 r17 10
    bne r0 r28 bge_else.149887
    div10 r18 r17
    slt r28 r18 r0
    bne r0 r28 ble_else.149889
    or r19 r18 r0
    j ble_cont.149890
ble_else.149889:
    out r0 45
    sub r19 r0 r18
ble_cont.149890:
    sw r17 r29 1408
    sw r18 r29 1412
    slti r28 r19 10
    bne r0 r28 bge_else.149891
    div10 r20 r19
    slt r28 r20 r0
    bne r0 r28 ble_else.149893
    or r21 r20 r0
    j ble_cont.149894
ble_else.149893:
    out r0 45
    sub r21 r0 r20
ble_cont.149894:
    sw r19 r29 1416
    sw r20 r29 1420
    slti r28 r21 10
    bne r0 r28 bge_else.149895
    div10 r22 r21
    slt r28 r22 r0
    bne r0 r28 ble_else.149897
    or r23 r22 r0
    j ble_cont.149898
ble_else.149897:
    out r0 45
    sub r23 r0 r22
ble_cont.149898:
    sw r21 r29 1424
    sw r22 r29 1428
    slti r28 r23 10
    bne r0 r28 bge_else.149899
    div10 r24 r23
    slt r28 r24 r0
    bne r0 r28 ble_else.149901
    or r25 r24 r0
    j ble_cont.149902
ble_else.149901:
    out r0 45
    sub r25 r0 r24
ble_cont.149902:
    sw r23 r29 1432
    sw r24 r29 1436
    slti r28 r25 10
    bne r0 r28 bge_else.149903
    div10 r1 r25
    slt r28 r1 r0
    bne r0 r28 ble_else.149905
    or r2 r1 r0
    j ble_cont.149906
ble_else.149905:
    out r0 45
    sub r2 r0 r1
ble_cont.149906:
    sw r25 r29 1440
    sw r1 r29 1444
    slti r28 r2 10
    bne r0 r28 bge_else.149907
    div10 r3 r2
    slt r28 r3 r0
    bne r0 r28 ble_else.149909
    or r4 r3 r0
    j ble_cont.149910
ble_else.149909:
    out r0 45
    sub r4 r0 r3
ble_cont.149910:
    sw r2 r29 1448
    sw r3 r29 1452
    slti r28 r4 10
    bne r0 r28 bge_else.149911
    div10 r5 r4
    slt r28 r5 r0
    bne r0 r28 ble_else.149913
    or r6 r5 r0
    j ble_cont.149914
ble_else.149913:
    out r0 45
    sub r6 r0 r5
ble_cont.149914:
    sw r4 r29 1456
    sw r5 r29 1460
    slti r28 r6 10
    bne r0 r28 bge_else.149915
    div10 r7 r6
    slt r28 r7 r0
    bne r0 r28 ble_else.149917
    or r8 r7 r0
    j ble_cont.149918
ble_else.149917:
    out r0 45
    sub r8 r0 r7
ble_cont.149918:
    sw r6 r29 1464
    sw r7 r29 1468
    slti r28 r8 10
    bne r0 r28 bge_else.149919
    div10 r9 r8
    sw r8 r29 1472
    sw r9 r29 1476
    mv r1 r9
    sw r31 r29 1484
    addi r29 r29 1488
    jal print_int.2536
    subi r29 r29 1488
    lw r31 r29 1484
    lw r1 r29 1476
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1472
    sub r1 r2 r1
    out r1 48
    j bge_cont.149920
bge_else.149919:
    out r8 48
bge_cont.149920:
    lw r1 r29 1468
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1464
    sub r1 r2 r1
    out r1 48
    j bge_cont.149916
bge_else.149915:
    out r6 48
bge_cont.149916:
    lw r1 r29 1460
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1456
    sub r1 r2 r1
    out r1 48
    j bge_cont.149912
bge_else.149911:
    out r4 48
bge_cont.149912:
    lw r1 r29 1452
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1448
    sub r1 r2 r1
    out r1 48
    j bge_cont.149908
bge_else.149907:
    out r2 48
bge_cont.149908:
    lw r1 r29 1444
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1440
    sub r1 r2 r1
    out r1 48
    j bge_cont.149904
bge_else.149903:
    out r25 48
bge_cont.149904:
    lw r1 r29 1436
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1432
    sub r1 r2 r1
    out r1 48
    j bge_cont.149900
bge_else.149899:
    out r23 48
bge_cont.149900:
    lw r1 r29 1428
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1424
    sub r1 r2 r1
    out r1 48
    j bge_cont.149896
bge_else.149895:
    out r21 48
bge_cont.149896:
    lw r1 r29 1420
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1416
    sub r1 r2 r1
    out r1 48
    j bge_cont.149892
bge_else.149891:
    out r19 48
bge_cont.149892:
    lw r1 r29 1412
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1408
    sub r1 r2 r1
    out r1 48
    j bge_cont.149888
bge_else.149887:
    out r17 48
bge_cont.149888:
    lw r1 r29 1404
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1400
    sub r1 r2 r1
    out r1 48
    j bge_cont.149884
bge_else.149883:
    out r15 48
bge_cont.149884:
    lw r1 r29 1396
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1392
    sub r1 r2 r1
    out r1 48
    j bge_cont.149880
bge_else.149879:
    out r13 48
bge_cont.149880:
    lw r1 r29 1388
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1384
    sub r1 r2 r1
    out r1 48
    j bge_cont.149876
bge_else.149875:
    out r11 48
bge_cont.149876:
    lw r1 r29 1380
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1376
    sub r1 r2 r1
    out r1 48
    j bge_cont.149872
bge_else.149871:
    out r9 48
bge_cont.149872:
    lw r1 r29 1372
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1368
    sub r1 r2 r1
    out r1 48
    j bge_cont.149868
bge_else.149867:
    out r7 48
bge_cont.149868:
    lw r1 r29 1364
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1360
    sub r1 r2 r1
    out r1 48
    j bge_cont.149864
bge_else.149863:
    out r5 48
bge_cont.149864:
    lw r1 r29 1356
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1352
    sub r1 r2 r1
    out r1 48
    j bge_cont.149860
bge_else.149859:
    out r3 48
bge_cont.149860:
    lw r1 r29 1348
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1344
    sub r1 r2 r1
    out r1 48
    j bge_cont.149856
bge_else.149855:
    out r1 48
bge_cont.149856:
    lw r1 r29 1340
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1336
    sub r1 r2 r1
    out r1 48
    j bge_cont.149852
bge_else.149851:
    out r24 48
bge_cont.149852:
    lw r1 r29 1332
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1328
    sub r1 r2 r1
    out r1 48
    j bge_cont.149848
bge_else.149847:
    out r22 48
bge_cont.149848:
    lw r1 r29 1324
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1320
    sub r1 r2 r1
    out r1 48
    j bge_cont.149844
bge_else.149843:
    out r20 48
bge_cont.149844:
    lw r1 r29 1316
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1312
    sub r1 r2 r1
    out r1 48
    j bge_cont.149840
bge_else.149839:
    out r18 48
bge_cont.149840:
    lw r1 r29 1308
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1304
    sub r1 r2 r1
    out r1 48
    j bge_cont.149836
bge_else.149835:
    out r16 48
bge_cont.149836:
    lw r1 r29 1300
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1296
    sub r1 r2 r1
    out r1 48
    j bge_cont.149832
bge_else.149831:
    out r14 48
bge_cont.149832:
    lw r1 r29 1292
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1288
    sub r1 r2 r1
    out r1 48
    j bge_cont.149828
bge_else.149827:
    out r12 48
bge_cont.149828:
    lw r1 r29 1284
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1280
    sub r1 r2 r1
    out r1 48
    j bge_cont.149824
bge_else.149823:
    out r10 48
bge_cont.149824:
    lw r1 r29 1276
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1272
    sub r1 r2 r1
    out r1 48
    j bge_cont.149820
bge_else.149819:
    out r8 48
bge_cont.149820:
    lw r1 r29 1268
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1264
    sub r1 r2 r1
    out r1 48
    j bge_cont.149816
bge_else.149815:
    out r6 48
bge_cont.149816:
    lw r1 r29 1260
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1256
    sub r1 r2 r1
    out r1 48
    j bge_cont.149812
bge_else.149811:
    out r4 48
bge_cont.149812:
    lw r1 r29 1252
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1248
    sub r1 r2 r1
    out r1 48
    j bge_cont.149808
bge_else.149807:
    out r2 48
bge_cont.149808:
    out r0 32
    out r0 50
    out r0 53
    out r0 53
    out r0 10
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1480
    mv r1 r2
    sw r31 r29 1484
    addi r29 r29 1488
    jal min_caml_create_float_array
    subi r29 r29 1488
    lw r31 r29 1484
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1484
    mv r1 r3
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1484
    sw r1 r2 0
    lw r1 r29 1480
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_array
    subi r29 r29 1496
    lw r31 r29 1492
    lw r2 r29 116
    sw r1 r2 16
    lw r1 r2 16
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1488
    mv r1 r3
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_float_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1492
    mv r1 r3
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1492
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_float_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1496
    mv r1 r3
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1496
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_float_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1500
    mv r1 r3
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1500
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_float_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1504
    mv r1 r3
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1504
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_float_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1508
    mv r1 r3
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1508
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_float_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1512
    mv r1 r3
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1512
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_float_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1516
    mv r1 r3
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1516
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_float_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1520
    mv r1 r3
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1520
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_float_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1524
    mv r1 r3
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1524
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_float_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1528
    mv r1 r3
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1528
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_float_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1532
    mv r1 r3
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1532
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_float_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1536
    mv r1 r3
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1536
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1488
    sw r1 r2 428
    addi r1 r0 106
    lw r25 r29 288
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1540
    addi r29 r29 1544
    lw r26 r25 0
    jalr r26
    subi r29 r29 1544
    lw r31 r29 1540
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1540
    mv r1 r2
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_float_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1544
    mv r1 r3
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1544
    sw r1 r2 0
    lw r1 r29 1540
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_array
    subi r29 r29 1552
    lw r31 r29 1548
    lw r2 r29 116
    sw r1 r2 12
    lw r1 r2 12
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1548
    mv r1 r3
    sw r31 r29 1556
    addi r29 r29 1560
    jal min_caml_create_float_array
    subi r29 r29 1560
    lw r31 r29 1556
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1552
    mv r1 r3
    sw r31 r29 1556
    addi r29 r29 1560
    jal min_caml_create_array
    subi r29 r29 1560
    lw r31 r29 1556
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1552
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1556
    addi r29 r29 1560
    jal min_caml_create_float_array
    subi r29 r29 1560
    lw r31 r29 1556
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1556
    mv r1 r3
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1556
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_float_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1560
    mv r1 r3
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1560
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_float_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1564
    mv r1 r3
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1564
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_float_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1568
    mv r1 r3
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1568
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_float_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1572
    mv r1 r3
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1572
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_float_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1576
    mv r1 r3
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1576
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_float_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1580
    mv r1 r3
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1580
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_float_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1584
    mv r1 r3
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1584
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_float_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1588
    mv r1 r3
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1588
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_float_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1592
    mv r1 r3
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1592
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1548
    sw r1 r2 432
    addi r1 r0 107
    lw r25 r29 288
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1596
    addi r29 r29 1600
    lw r26 r25 0
    jalr r26
    subi r29 r29 1600
    lw r31 r29 1596
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1596
    mv r1 r2
    sw r31 r29 1604
    addi r29 r29 1608
    jal min_caml_create_float_array
    subi r29 r29 1608
    lw r31 r29 1604
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1600
    mv r1 r3
    sw r31 r29 1604
    addi r29 r29 1608
    jal min_caml_create_array
    subi r29 r29 1608
    lw r31 r29 1604
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1600
    sw r1 r2 0
    lw r1 r29 1596
    sw r31 r29 1604
    addi r29 r29 1608
    jal min_caml_create_array
    subi r29 r29 1608
    lw r31 r29 1604
    lw r2 r29 116
    sw r1 r2 8
    lw r1 r2 8
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1604
    mv r1 r3
    sw r31 r29 1612
    addi r29 r29 1616
    jal min_caml_create_float_array
    subi r29 r29 1616
    lw r31 r29 1612
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1608
    mv r1 r3
    sw r31 r29 1612
    addi r29 r29 1616
    jal min_caml_create_array
    subi r29 r29 1616
    lw r31 r29 1612
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1608
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1612
    addi r29 r29 1616
    jal min_caml_create_float_array
    subi r29 r29 1616
    lw r31 r29 1612
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1612
    mv r1 r3
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_array
    subi r29 r29 1624
    lw r31 r29 1620
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1612
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_float_array
    subi r29 r29 1624
    lw r31 r29 1620
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1616
    mv r1 r3
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_array
    subi r29 r29 1624
    lw r31 r29 1620
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1616
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_float_array
    subi r29 r29 1624
    lw r31 r29 1620
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1620
    mv r1 r3
    sw r31 r29 1628
    addi r29 r29 1632
    jal min_caml_create_array
    subi r29 r29 1632
    lw r31 r29 1628
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1620
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1628
    addi r29 r29 1632
    jal min_caml_create_float_array
    subi r29 r29 1632
    lw r31 r29 1628
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1624
    mv r1 r3
    sw r31 r29 1628
    addi r29 r29 1632
    jal min_caml_create_array
    subi r29 r29 1632
    lw r31 r29 1628
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1624
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1628
    addi r29 r29 1632
    jal min_caml_create_float_array
    subi r29 r29 1632
    lw r31 r29 1628
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1628
    mv r1 r3
    sw r31 r29 1636
    addi r29 r29 1640
    jal min_caml_create_array
    subi r29 r29 1640
    lw r31 r29 1636
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1628
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1636
    addi r29 r29 1640
    jal min_caml_create_float_array
    subi r29 r29 1640
    lw r31 r29 1636
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1632
    mv r1 r3
    sw r31 r29 1636
    addi r29 r29 1640
    jal min_caml_create_array
    subi r29 r29 1640
    lw r31 r29 1636
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1632
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1636
    addi r29 r29 1640
    jal min_caml_create_float_array
    subi r29 r29 1640
    lw r31 r29 1636
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1636
    mv r1 r3
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_array
    subi r29 r29 1648
    lw r31 r29 1644
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1636
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_float_array
    subi r29 r29 1648
    lw r31 r29 1644
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1640
    mv r1 r3
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_array
    subi r29 r29 1648
    lw r31 r29 1644
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1640
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_float_array
    subi r29 r29 1648
    lw r31 r29 1644
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1644
    mv r1 r3
    sw r31 r29 1652
    addi r29 r29 1656
    jal min_caml_create_array
    subi r29 r29 1656
    lw r31 r29 1652
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1644
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1604
    sw r1 r2 436
    addi r1 r0 108
    lw r25 r29 288
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1648
    mv r1 r2
    sw r31 r29 1652
    addi r29 r29 1656
    jal min_caml_create_float_array
    subi r29 r29 1656
    lw r31 r29 1652
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1652
    mv r1 r3
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_array
    subi r29 r29 1664
    lw r31 r29 1660
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1652
    sw r1 r2 0
    lw r1 r29 1648
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_array
    subi r29 r29 1664
    lw r31 r29 1660
    lw r2 r29 116
    sw r1 r2 4
    lw r1 r2 4
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1656
    mv r1 r3
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_float_array
    subi r29 r29 1664
    lw r31 r29 1660
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1660
    mv r1 r3
    sw r31 r29 1668
    addi r29 r29 1672
    jal min_caml_create_array
    subi r29 r29 1672
    lw r31 r29 1668
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1660
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1668
    addi r29 r29 1672
    jal min_caml_create_float_array
    subi r29 r29 1672
    lw r31 r29 1668
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1664
    mv r1 r3
    sw r31 r29 1668
    addi r29 r29 1672
    jal min_caml_create_array
    subi r29 r29 1672
    lw r31 r29 1668
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1664
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1668
    addi r29 r29 1672
    jal min_caml_create_float_array
    subi r29 r29 1672
    lw r31 r29 1668
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1668
    mv r1 r3
    sw r31 r29 1676
    addi r29 r29 1680
    jal min_caml_create_array
    subi r29 r29 1680
    lw r31 r29 1676
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1668
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1676
    addi r29 r29 1680
    jal min_caml_create_float_array
    subi r29 r29 1680
    lw r31 r29 1676
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1672
    mv r1 r3
    sw r31 r29 1676
    addi r29 r29 1680
    jal min_caml_create_array
    subi r29 r29 1680
    lw r31 r29 1676
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1672
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1676
    addi r29 r29 1680
    jal min_caml_create_float_array
    subi r29 r29 1680
    lw r31 r29 1676
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1676
    mv r1 r3
    sw r31 r29 1684
    addi r29 r29 1688
    jal min_caml_create_array
    subi r29 r29 1688
    lw r31 r29 1684
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1676
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1684
    addi r29 r29 1688
    jal min_caml_create_float_array
    subi r29 r29 1688
    lw r31 r29 1684
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1680
    mv r1 r3
    sw r31 r29 1684
    addi r29 r29 1688
    jal min_caml_create_array
    subi r29 r29 1688
    lw r31 r29 1684
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1680
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1684
    addi r29 r29 1688
    jal min_caml_create_float_array
    subi r29 r29 1688
    lw r31 r29 1684
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1684
    mv r1 r3
    sw r31 r29 1692
    addi r29 r29 1696
    jal min_caml_create_array
    subi r29 r29 1696
    lw r31 r29 1692
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1684
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1692
    addi r29 r29 1696
    jal min_caml_create_float_array
    subi r29 r29 1696
    lw r31 r29 1692
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1688
    mv r1 r3
    sw r31 r29 1692
    addi r29 r29 1696
    jal min_caml_create_array
    subi r29 r29 1696
    lw r31 r29 1692
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1688
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1692
    addi r29 r29 1696
    jal min_caml_create_float_array
    subi r29 r29 1696
    lw r31 r29 1692
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1692
    mv r1 r3
    sw r31 r29 1700
    addi r29 r29 1704
    jal min_caml_create_array
    subi r29 r29 1704
    lw r31 r29 1700
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1692
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1656
    sw r1 r2 440
    addi r1 r0 109
    lw r25 r29 288
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1700
    addi r29 r29 1704
    lw r26 r25 0
    jalr r26
    subi r29 r29 1704
    lw r31 r29 1700
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1696
    mv r1 r2
    sw r31 r29 1700
    addi r29 r29 1704
    jal min_caml_create_float_array
    subi r29 r29 1704
    lw r31 r29 1700
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1700
    mv r1 r3
    sw r31 r29 1708
    addi r29 r29 1712
    jal min_caml_create_array
    subi r29 r29 1712
    lw r31 r29 1708
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1700
    sw r1 r2 0
    lw r1 r29 1696
    sw r31 r29 1708
    addi r29 r29 1712
    jal min_caml_create_array
    subi r29 r29 1712
    lw r31 r29 1708
    lw r2 r29 116
    sw r1 r2 0
    lw r1 r2 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1704
    mv r1 r3
    sw r31 r29 1708
    addi r29 r29 1712
    jal min_caml_create_float_array
    subi r29 r29 1712
    lw r31 r29 1708
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1708
    mv r1 r3
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1708
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_float_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1712
    mv r1 r3
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1712
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_float_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1716
    mv r1 r3
    sw r31 r29 1724
    addi r29 r29 1728
    jal min_caml_create_array
    subi r29 r29 1728
    lw r31 r29 1724
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1716
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1724
    addi r29 r29 1728
    jal min_caml_create_float_array
    subi r29 r29 1728
    lw r31 r29 1724
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1720
    mv r1 r3
    sw r31 r29 1724
    addi r29 r29 1728
    jal min_caml_create_array
    subi r29 r29 1728
    lw r31 r29 1724
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1720
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1724
    addi r29 r29 1728
    jal min_caml_create_float_array
    subi r29 r29 1728
    lw r31 r29 1724
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1724
    mv r1 r3
    sw r31 r29 1732
    addi r29 r29 1736
    jal min_caml_create_array
    subi r29 r29 1736
    lw r31 r29 1732
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1724
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1732
    addi r29 r29 1736
    jal min_caml_create_float_array
    subi r29 r29 1736
    lw r31 r29 1732
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1728
    mv r1 r3
    sw r31 r29 1732
    addi r29 r29 1736
    jal min_caml_create_array
    subi r29 r29 1736
    lw r31 r29 1732
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1728
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1732
    addi r29 r29 1736
    jal min_caml_create_float_array
    subi r29 r29 1736
    lw r31 r29 1732
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1732
    mv r1 r3
    sw r31 r29 1740
    addi r29 r29 1744
    jal min_caml_create_array
    subi r29 r29 1744
    lw r31 r29 1740
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1732
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1740
    addi r29 r29 1744
    jal min_caml_create_float_array
    subi r29 r29 1744
    lw r31 r29 1740
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1736
    mv r1 r3
    sw r31 r29 1740
    addi r29 r29 1744
    jal min_caml_create_array
    subi r29 r29 1744
    lw r31 r29 1740
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1736
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1704
    sw r1 r2 444
    addi r1 r0 110
    lw r25 r29 288
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1740
    addi r29 r29 1744
    lw r26 r25 0
    jalr r26
    subi r29 r29 1744
    lw r31 r29 1740
    addi r1 r0 -1
    lw r25 r29 284
    sw r31 r29 1740
    addi r29 r29 1744
    lw r26 r25 0
    jalr r26
    subi r29 r29 1744
    lw r31 r29 1740
    flui f0 16230
    # 0.900000
    fori f0 f0 26214
    addi r1 r0 4
    lw r25 r29 280
    mv r3 r0
    mv r2 r0
    sw r31 r29 1740
    addi r29 r29 1744
    lw r26 r25 0
    jalr r26
    subi r29 r29 1744
    lw r31 r29 1740
    addi r1 r0 8
    addi r2 r0 2
    addi r3 r0 4
    lw r25 r29 276
    sw r31 r29 1740
    addi r29 r29 1744
    lw r26 r25 0
    jalr r26
    subi r29 r29 1744
    lw r31 r29 1740
    lw r1 r29 116
    lw r2 r1 16
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 1740
    mv r2 r5
    mv r1 r3
    sw r31 r29 1748
    addi r29 r29 1752
    lw r26 r25 0
    jalr r26
    subi r29 r29 1752
    lw r31 r29 1748
    lw r1 r29 1740
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.149921
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 1744
    addi r28 r0 1
    bne r9 r28 beq_else.149923
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 1748
    sw r4 r29 1752
    sw r5 r29 1756
    sw r8 r29 1760
    mv r1 r9
    sw r31 r29 1764
    addi r29 r29 1768
    jal min_caml_create_float_array
    subi r29 r29 1768
    lw r31 r29 1764
    lw r2 r29 1760
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.149925
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.149926
float_eq0.149925:
    lw r3 r29 1756
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149927
    addi r5 r0 1
    j float_ble_cont.149928
float_ble_else.149927:
    or r5 r0 r0
float_ble_cont.149928:
    bne r4 r0 beq_else.149929
    or r4 r5 r0
    j beq_cont.149930
beq_else.149929:
    bne r5 r0 beq_else.149931
    addi r4 r0 1
    j beq_cont.149932
beq_else.149931:
    or r4 r0 r0
beq_cont.149932:
beq_cont.149930:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.149933
    fneg f0 f0
    j beq_cont.149934
beq_else.149933:
beq_cont.149934:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.149926:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.149935
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.149936
float_eq0.149935:
    lw r3 r29 1756
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149937
    addi r5 r0 1
    j float_ble_cont.149938
float_ble_else.149937:
    or r5 r0 r0
float_ble_cont.149938:
    bne r4 r0 beq_else.149939
    or r4 r5 r0
    j beq_cont.149940
beq_else.149939:
    bne r5 r0 beq_else.149941
    addi r4 r0 1
    j beq_cont.149942
beq_else.149941:
    or r4 r0 r0
beq_cont.149942:
beq_cont.149940:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.149943
    fneg f0 f0
    j beq_cont.149944
beq_else.149943:
beq_cont.149944:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.149936:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.149945
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.149946
float_eq0.149945:
    lw r3 r29 1756
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149947
    addi r5 r0 1
    j float_ble_cont.149948
float_ble_else.149947:
    or r5 r0 r0
float_ble_cont.149948:
    bne r4 r0 beq_else.149949
    or r4 r5 r0
    j beq_cont.149950
beq_else.149949:
    bne r5 r0 beq_else.149951
    addi r4 r0 1
    j beq_cont.149952
beq_else.149951:
    or r4 r0 r0
beq_cont.149952:
beq_cont.149950:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.149953
    fneg f0 f0
    j beq_cont.149954
beq_else.149953:
beq_cont.149954:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.149946:
    lw r2 r29 1752
    sll r3 r2 2
    lw r4 r29 1748
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.149924
beq_else.149923:
    addi r28 r0 2
    bne r9 r28 beq_else.149955
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 1748
    sw r4 r29 1752
    sw r5 r29 1756
    sw r8 r29 1760
    mv r1 r9
    sw r31 r29 1764
    addi r29 r29 1768
    jal min_caml_create_float_array
    subi r29 r29 1768
    lw r31 r29 1764
    lw r2 r29 1760
    lwcZ f0 r2 0
    lw r3 r29 1756
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.149957
    addi r2 r0 1
    j float_ble_cont.149958
float_ble_else.149957:
    or r2 r0 r0
float_ble_cont.149958:
    bne r2 r0 beq_else.149959
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.149960
beq_else.149959:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.149960:
    lw r2 r29 1752
    sll r3 r2 2
    lw r4 r29 1748
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.149956
beq_else.149955:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 1748
    sw r4 r29 1752
    sw r5 r29 1756
    sw r8 r29 1760
    mv r1 r9
    sw r31 r29 1764
    addi r29 r29 1768
    jal min_caml_create_float_array
    subi r29 r29 1768
    lw r31 r29 1764
    lw r2 r29 1760
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1756
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.149961
    fmv f0 f3
    j beq_cont.149962
beq_else.149961:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.149962:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.149963
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.149964
beq_else.149963:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.149964:
    fcz f0
    bc1f float_eq0.149965
    j float_eq0_cont.149966
float_eq0.149965:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.149966:
    lw r2 r29 1752
    sll r3 r2 2
    lw r4 r29 1748
    add r27 r4 r3
    sw r1 r27 0
beq_cont.149956:
beq_cont.149924:
    subi r2 r2 1
    lw r1 r29 1744
    lw r25 r29 152
    sw r31 r29 1764
    addi r29 r29 1768
    lw r26 r25 0
    jalr r26
    subi r29 r29 1768
    lw r31 r29 1764
    j ble_cont.149922
ble_else.149921:
ble_cont.149922:
    lw r1 r29 1740
    lw r2 r1 468
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 1764
    addi r29 r29 1768
    lw r26 r25 0
    jalr r26
    subi r29 r29 1768
    lw r31 r29 1764
    lw r1 r29 1740
    lw r2 r1 464
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1764
    addi r29 r29 1768
    lw r26 r25 0
    jalr r26
    subi r29 r29 1768
    lw r31 r29 1764
    addi r2 r0 115
    lw r1 r29 1740
    lw r25 r29 272
    sw r31 r29 1764
    addi r29 r29 1768
    lw r26 r25 0
    jalr r26
    subi r29 r29 1768
    lw r31 r29 1764
    lw r1 r29 116
    lw r2 r1 12
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    sw r2 r29 1764
    slt r28 r5 r0
    bne r0 r28 ble_else.149967
    sll r6 r5 2
    lw r7 r29 4
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r3 4
    lw r9 r3 0
    lw r10 r6 4
    sw r3 r29 1768
    addi r28 r0 1
    bne r10 r28 beq_else.149969
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 1772
    sw r5 r29 1776
    sw r6 r29 1780
    sw r9 r29 1784
    mv r1 r10
    sw r31 r29 1788
    addi r29 r29 1792
    jal min_caml_create_float_array
    subi r29 r29 1792
    lw r31 r29 1788
    lw r2 r29 1784
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.149971
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.149972
float_eq0.149971:
    lw r3 r29 1780
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149973
    addi r5 r0 1
    j float_ble_cont.149974
float_ble_else.149973:
    or r5 r0 r0
float_ble_cont.149974:
    bne r4 r0 beq_else.149975
    or r4 r5 r0
    j beq_cont.149976
beq_else.149975:
    bne r5 r0 beq_else.149977
    addi r4 r0 1
    j beq_cont.149978
beq_else.149977:
    or r4 r0 r0
beq_cont.149978:
beq_cont.149976:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.149979
    fneg f0 f0
    j beq_cont.149980
beq_else.149979:
beq_cont.149980:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.149972:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.149981
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.149982
float_eq0.149981:
    lw r3 r29 1780
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149983
    addi r5 r0 1
    j float_ble_cont.149984
float_ble_else.149983:
    or r5 r0 r0
float_ble_cont.149984:
    bne r4 r0 beq_else.149985
    or r4 r5 r0
    j beq_cont.149986
beq_else.149985:
    bne r5 r0 beq_else.149987
    addi r4 r0 1
    j beq_cont.149988
beq_else.149987:
    or r4 r0 r0
beq_cont.149988:
beq_cont.149986:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.149989
    fneg f0 f0
    j beq_cont.149990
beq_else.149989:
beq_cont.149990:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.149982:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.149991
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.149992
float_eq0.149991:
    lw r3 r29 1780
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.149993
    addi r5 r0 1
    j float_ble_cont.149994
float_ble_else.149993:
    or r5 r0 r0
float_ble_cont.149994:
    bne r4 r0 beq_else.149995
    or r4 r5 r0
    j beq_cont.149996
beq_else.149995:
    bne r5 r0 beq_else.149997
    addi r4 r0 1
    j beq_cont.149998
beq_else.149997:
    or r4 r0 r0
beq_cont.149998:
beq_cont.149996:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.149999
    fneg f0 f0
    j beq_cont.150000
beq_else.149999:
beq_cont.150000:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.149992:
    lw r2 r29 1776
    sll r3 r2 2
    lw r4 r29 1772
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.149970
beq_else.149969:
    addi r28 r0 2
    bne r10 r28 beq_else.150001
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 1772
    sw r5 r29 1776
    sw r6 r29 1780
    sw r9 r29 1784
    mv r1 r10
    sw r31 r29 1788
    addi r29 r29 1792
    jal min_caml_create_float_array
    subi r29 r29 1792
    lw r31 r29 1788
    lw r2 r29 1784
    lwcZ f0 r2 0
    lw r3 r29 1780
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150003
    addi r2 r0 1
    j float_ble_cont.150004
float_ble_else.150003:
    or r2 r0 r0
float_ble_cont.150004:
    bne r2 r0 beq_else.150005
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.150006
beq_else.150005:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.150006:
    lw r2 r29 1776
    sll r3 r2 2
    lw r4 r29 1772
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.150002
beq_else.150001:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 1772
    sw r5 r29 1776
    sw r6 r29 1780
    sw r9 r29 1784
    mv r1 r10
    sw r31 r29 1788
    addi r29 r29 1792
    jal min_caml_create_float_array
    subi r29 r29 1792
    lw r31 r29 1788
    lw r2 r29 1784
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1780
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.150007
    fmv f0 f3
    j beq_cont.150008
beq_else.150007:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.150008:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.150009
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.150010
beq_else.150009:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.150010:
    fcz f0
    bc1f float_eq0.150011
    j float_eq0_cont.150012
float_eq0.150011:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.150012:
    lw r2 r29 1776
    sll r3 r2 2
    lw r4 r29 1772
    add r27 r4 r3
    sw r1 r27 0
beq_cont.150002:
beq_cont.149970:
    subi r2 r2 1
    lw r1 r29 1768
    lw r25 r29 152
    sw r31 r29 1788
    addi r29 r29 1792
    lw r26 r25 0
    jalr r26
    subi r29 r29 1792
    lw r31 r29 1788
    j ble_cont.149968
ble_else.149967:
ble_cont.149968:
    lw r1 r29 1764
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 1788
    addi r29 r29 1792
    lw r26 r25 0
    jalr r26
    subi r29 r29 1792
    lw r31 r29 1788
    lw r1 r29 1764
    lw r2 r1 468
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1788
    addi r29 r29 1792
    lw r26 r25 0
    jalr r26
    subi r29 r29 1792
    lw r31 r29 1788
    addi r2 r0 116
    lw r1 r29 1764
    lw r25 r29 272
    sw r31 r29 1788
    addi r29 r29 1792
    lw r26 r25 0
    jalr r26
    subi r29 r29 1792
    lw r31 r29 1788
    lw r1 r29 116
    lw r2 r1 8
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 1788
    mv r2 r5
    mv r1 r3
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 1788
    lw r2 r1 472
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    addi r2 r0 117
    lw r1 r29 1788
    lw r25 r29 272
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 116
    lw r2 r1 4
    lw r3 r2 476
    lw r25 r29 156
    sw r2 r29 1792
    mv r1 r3
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    addi r2 r0 118
    lw r1 r29 1792
    lw r25 r29 272
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 116
    lw r1 r1 0
    addi r2 r0 119
    lw r25 r29 272
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    addi r1 r0 -1
    lw r25 r29 268
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r2 r29 124
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.150013
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.150015
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 1796
    sw r5 r29 1800
    mv r1 r7
    sw r31 r29 1804
    addi r29 r29 1808
    jal min_caml_create_float_array
    subi r29 r29 1808
    lw r31 r29 1804
    lw r2 r29 124
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.150017
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.150018
float_eq0.150017:
    lw r3 r29 1800
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150019
    addi r5 r0 1
    j float_ble_cont.150020
float_ble_else.150019:
    or r5 r0 r0
float_ble_cont.150020:
    bne r4 r0 beq_else.150021
    or r4 r5 r0
    j beq_cont.150022
beq_else.150021:
    bne r5 r0 beq_else.150023
    addi r4 r0 1
    j beq_cont.150024
beq_else.150023:
    or r4 r0 r0
beq_cont.150024:
beq_cont.150022:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.150025
    fneg f0 f0
    j beq_cont.150026
beq_else.150025:
beq_cont.150026:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.150018:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.150027
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.150028
float_eq0.150027:
    lw r3 r29 1800
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150029
    addi r5 r0 1
    j float_ble_cont.150030
float_ble_else.150029:
    or r5 r0 r0
float_ble_cont.150030:
    bne r4 r0 beq_else.150031
    or r4 r5 r0
    j beq_cont.150032
beq_else.150031:
    bne r5 r0 beq_else.150033
    addi r4 r0 1
    j beq_cont.150034
beq_else.150033:
    or r4 r0 r0
beq_cont.150034:
beq_cont.150032:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.150035
    fneg f0 f0
    j beq_cont.150036
beq_else.150035:
beq_cont.150036:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.150028:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.150037
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.150038
float_eq0.150037:
    lw r3 r29 1800
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150039
    addi r5 r0 1
    j float_ble_cont.150040
float_ble_else.150039:
    or r5 r0 r0
float_ble_cont.150040:
    bne r4 r0 beq_else.150041
    or r4 r5 r0
    j beq_cont.150042
beq_else.150041:
    bne r5 r0 beq_else.150043
    addi r4 r0 1
    j beq_cont.150044
beq_else.150043:
    or r4 r0 r0
beq_cont.150044:
beq_cont.150042:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.150045
    fneg f0 f0
    j beq_cont.150046
beq_else.150045:
beq_cont.150046:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.150038:
    lw r2 r29 1796
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.150016
beq_else.150015:
    addi r28 r0 2
    bne r7 r28 beq_else.150047
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 1796
    sw r5 r29 1800
    mv r1 r7
    sw r31 r29 1804
    addi r29 r29 1808
    jal min_caml_create_float_array
    subi r29 r29 1808
    lw r31 r29 1804
    lw r2 r29 124
    lwcZ f0 r2 0
    lw r3 r29 1800
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150049
    addi r2 r0 1
    j float_ble_cont.150050
float_ble_else.150049:
    or r2 r0 r0
float_ble_cont.150050:
    bne r2 r0 beq_else.150051
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.150052
beq_else.150051:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.150052:
    lw r2 r29 1796
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.150048
beq_else.150047:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 1796
    sw r5 r29 1800
    mv r1 r7
    sw r31 r29 1804
    addi r29 r29 1808
    jal min_caml_create_float_array
    subi r29 r29 1808
    lw r31 r29 1804
    lw r2 r29 124
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1800
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.150053
    fmv f0 f3
    j beq_cont.150054
beq_else.150053:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.150054:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.150055
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.150056
beq_else.150055:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.150056:
    fcz f0
    bc1f float_eq0.150057
    j float_eq0_cont.150058
float_eq0.150057:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.150058:
    lw r2 r29 1796
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
beq_cont.150048:
beq_cont.150016:
    subi r2 r2 1
    lw r1 r29 132
    lw r25 r29 152
    sw r31 r29 1804
    addi r29 r29 1808
    lw r26 r25 0
    jalr r26
    subi r29 r29 1808
    lw r31 r29 1804
    j ble_cont.150014
ble_else.150013:
ble_cont.150014:
    lw r1 r29 0
    lw r2 r1 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 ble_else.150059
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r3 8
    addi r28 r0 2
    bne r4 r28 beq_else.150061
    lw r4 r3 28
    lwcZ f0 r4 0
    flui f1 16256
    # 1.000000
    fclt f0 f1
    bc1f float_ble_else.150063
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.150065
    sll r2 r2 2
    lw r4 r29 164
    lw r5 r4 0
    flui f0 16256
    # 1.000000
    lw r3 r3 28
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lw r3 r29 16
    lwcZ f1 r3 0
    fneg f1 f1
    lwcZ f2 r3 4
    fneg f2 f2
    lwcZ f3 r3 8
    fneg f3 f3
    addi r6 r2 1
    lwcZ f4 r3 0
    addi r7 r0 3
    flui f5 0
    # 0.000000
    swcZ f1 r29 1804
    sw r2 r29 1808
    sw r5 r29 1812
    sw r6 r29 1816
    swcZ f0 r29 1820
    swcZ f3 r29 1824
    swcZ f2 r29 1828
    swcZ f4 r29 1832
    mv r1 r7
    fmv  f0 f5
    sw r31 r29 1836
    addi r29 r29 1840
    jal min_caml_create_float_array
    subi r29 r29 1840
    lw r31 r29 1836
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1836
    mv r1 r3
    sw r31 r29 1844
    addi r29 r29 1848
    jal min_caml_create_array
    subi r29 r29 1848
    lw r31 r29 1844
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1836
    sw r1 r2 0
    lwcZ f0 r29 1832
    swcZ f0 r1 0
    lwcZ f0 r29 1828
    swcZ f0 r1 4
    lwcZ f1 r29 1824
    swcZ f1 r1 8
    lw r1 r29 0
    lw r3 r1 0
    subi r3 r3 1
    lw r25 r29 152
    sw r2 r29 1840
    mv r1 r2
    mv r2 r3
    sw r31 r29 1844
    addi r29 r29 1848
    lw r26 r25 0
    jalr r26
    subi r29 r29 1848
    lw r31 r29 1844
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1820
    swcZ f0 r1 8
    lw r2 r29 1840
    sw r2 r1 4
    lw r2 r29 1816
    sw r2 r1 0
    lw r2 r29 1812
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r3 r29 1808
    addi r5 r3 2
    lw r6 r29 16
    lwcZ f1 r6 4
    addi r7 r0 3
    flui f2 0
    # 0.000000
    sw r1 r29 1844
    sw r5 r29 1848
    swcZ f1 r29 1852
    mv r1 r7
    fmv  f0 f2
    sw r31 r29 1860
    addi r29 r29 1864
    jal min_caml_create_float_array
    subi r29 r29 1864
    lw r31 r29 1860
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1856
    mv r1 r3
    sw r31 r29 1860
    addi r29 r29 1864
    jal min_caml_create_array
    subi r29 r29 1864
    lw r31 r29 1860
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1856
    sw r1 r2 0
    lwcZ f0 r29 1804
    swcZ f0 r1 0
    lwcZ f1 r29 1852
    swcZ f1 r1 4
    lwcZ f1 r29 1824
    swcZ f1 r1 8
    lw r1 r29 0
    lw r3 r1 0
    subi r3 r3 1
    lw r25 r29 152
    sw r2 r29 1860
    mv r1 r2
    mv r2 r3
    sw r31 r29 1868
    addi r29 r29 1872
    lw r26 r25 0
    jalr r26
    subi r29 r29 1872
    lw r31 r29 1868
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1820
    swcZ f0 r1 8
    lw r2 r29 1860
    sw r2 r1 4
    lw r2 r29 1848
    sw r2 r1 0
    lw r2 r29 1844
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    lw r1 r29 1812
    addi r2 r1 2
    lw r4 r29 1808
    addi r4 r4 3
    lw r5 r29 16
    lwcZ f1 r5 8
    addi r5 r0 3
    flui f2 0
    # 0.000000
    sw r2 r29 1864
    sw r4 r29 1868
    swcZ f1 r29 1872
    mv r1 r5
    fmv  f0 f2
    sw r31 r29 1876
    addi r29 r29 1880
    jal min_caml_create_float_array
    subi r29 r29 1880
    lw r31 r29 1876
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1876
    mv r1 r3
    sw r31 r29 1884
    addi r29 r29 1888
    jal min_caml_create_array
    subi r29 r29 1888
    lw r31 r29 1884
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1876
    sw r1 r2 0
    lwcZ f0 r29 1804
    swcZ f0 r1 0
    lwcZ f0 r29 1828
    swcZ f0 r1 4
    lwcZ f0 r29 1872
    swcZ f0 r1 8
    lw r1 r29 0
    lw r1 r1 0
    subi r1 r1 1
    lw r25 r29 152
    sw r2 r29 1880
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1884
    addi r29 r29 1888
    lw r26 r25 0
    jalr r26
    subi r29 r29 1888
    lw r31 r29 1884
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1820
    swcZ f0 r1 8
    lw r2 r29 1880
    sw r2 r1 4
    lw r2 r29 1868
    sw r2 r1 0
    lw r2 r29 1864
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    lw r1 r29 1812
    addi r1 r1 3
    lw r2 r29 164
    sw r1 r2 0
    j beq_cont.150066
beq_else.150065:
    addi r28 r0 2
    bne r4 r28 beq_else.150067
    sll r2 r2 2
    addi r2 r2 1
    lw r4 r29 164
    lw r5 r4 0
    flui f0 16256
    # 1.000000
    lw r6 r3 28
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lw r6 r3 16
    lw r7 r29 16
    lwcZ f1 r7 0
    lwcZ f2 r6 0
    fmul f1 f1 f2
    lwcZ f2 r7 4
    lwcZ f3 r6 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r7 8
    lwcZ f3 r6 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    flui f2 16384
    # 2.000000
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f2 f2 f3
    fmul f2 f2 f1
    lwcZ f3 r7 0
    fsub f2 f2 f3
    flui f3 16384
    # 2.000000
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f3 f3 f4
    fmul f3 f3 f1
    lwcZ f4 r7 4
    fsub f3 f3 f4
    flui f4 16384
    # 2.000000
    lw r3 r3 16
    lwcZ f5 r3 8
    fmul f4 f4 f5
    fmul f1 f4 f1
    lwcZ f4 r7 8
    fsub f1 f1 f4
    addi r3 r0 3
    flui f4 0
    # 0.000000
    sw r5 r29 1884
    sw r2 r29 1888
    swcZ f0 r29 1892
    swcZ f1 r29 1896
    swcZ f3 r29 1900
    swcZ f2 r29 1904
    mv r1 r3
    fmv  f0 f4
    sw r31 r29 1908
    addi r29 r29 1912
    jal min_caml_create_float_array
    subi r29 r29 1912
    lw r31 r29 1908
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1908
    mv r1 r3
    sw r31 r29 1916
    addi r29 r29 1920
    jal min_caml_create_array
    subi r29 r29 1920
    lw r31 r29 1916
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1908
    sw r1 r2 0
    lwcZ f0 r29 1904
    swcZ f0 r1 0
    lwcZ f0 r29 1900
    swcZ f0 r1 4
    lwcZ f0 r29 1896
    swcZ f0 r1 8
    lw r1 r29 0
    lw r1 r1 0
    subi r1 r1 1
    lw r25 r29 152
    sw r2 r29 1912
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1916
    addi r29 r29 1920
    lw r26 r25 0
    jalr r26
    subi r29 r29 1920
    lw r31 r29 1916
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1892
    swcZ f0 r1 8
    lw r2 r29 1912
    sw r2 r1 4
    lw r2 r29 1888
    sw r2 r1 0
    lw r2 r29 1884
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r2 r29 164
    sw r1 r2 0
    j beq_cont.150068
beq_else.150067:
beq_cont.150068:
beq_cont.150066:
    j float_ble_cont.150064
float_ble_else.150063:
float_ble_cont.150064:
    j beq_cont.150062
beq_else.150061:
beq_cont.150062:
    j ble_cont.150060
ble_else.150059:
ble_cont.150060:
    lw r1 r29 84
    lwcZ f0 r1 0
    lw r2 r29 80
    lw r3 r2 4
    sub r3 r0 r3
    itof f1 r3
    fmul f0 f0 f1
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f1 f0 f1
    lw r4 r29 104
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f0 f2
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f0 f0 f3
    lwcZ f3 r4 8
    fadd f0 f0 f3
    lw r5 r29 76
    lw r6 r5 0
    subi r6 r6 1
    slt r28 r6 r0
    bne r0 r28 ble_else.150069
    lwcZ f3 r1 0
    lw r7 r2 0
    sub r7 r6 r7
    itof f4 r7
    fmul f3 f3 f4
    lw r7 r29 96
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r8 r29 108
    swcZ f4 r8 0
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r8 4
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r8 8
    lwcZ f3 r8 0
    fmul f3 f3 f3
    lwcZ f4 r8 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.150071
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.150072
float_ble_else.150071:
    flui f3 0
    # 0.000000
float_ble_cont.150072:
    fcz f3
    bc1f float_eq0.150073
    flui f3 16256
    # 1.000000
    j float_eq0_cont.150074
float_eq0.150073:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.150074:
    lwcZ f4 r8 0
    fmul f4 f4 f3
    swcZ f4 r8 0
    lwcZ f4 r8 4
    fmul f4 f4 f3
    swcZ f4 r8 4
    lwcZ f4 r8 8
    fmul f3 f4 f3
    swcZ f3 r8 8
    flui f3 0
    # 0.000000
    lw r7 r29 72
    swcZ f3 r7 0
    swcZ f3 r7 4
    swcZ f3 r7 8
    lw r9 r29 12
    lwcZ f3 r9 0
    lw r10 r29 88
    swcZ f3 r10 0
    lwcZ f3 r9 4
    swcZ f3 r10 4
    lwcZ f3 r9 8
    swcZ f3 r10 8
    flui f3 16256
    # 1.000000
    sll r9 r6 2
    lw r10 r29 448
    add r27 r10 r9
    lw r9 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 208
    swcZ f0 r29 1916
    swcZ f2 r29 1920
    swcZ f1 r29 1924
    sw r6 r29 1928
    mv r3 r9
    mv r2 r8
    mv r1 r0
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
    lw r1 r29 1928
    sll r2 r1 2
    lw r3 r29 448
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 72
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    sw r0 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 264
    mv r1 r2
    mv r2 r0
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
    lw r1 r29 1928
    subi r2 r1 1
    addi r3 r0 1
    lwcZ f0 r29 1924
    lwcZ f1 r29 1920
    lwcZ f2 r29 1916
    lw r1 r29 448
    lw r25 r29 260
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
    j ble_cont.150070
ble_else.150069:
ble_cont.150070:
    addi r3 r0 2
    lw r1 r29 76
    lw r2 r1 4
    slt r28 r0 r2
    bne r0 r28 ble_else.150075
    j ble_cont.150076
ble_else.150075:
    lw r2 r1 4
    subi r2 r2 1
    slt r28 r0 r2
    bne r0 r28 ble_else.150077
    j ble_cont.150078
ble_else.150077:
    addi r2 r0 1
    lw r4 r29 84
    lwcZ f0 r4 0
    lw r4 r29 80
    lw r4 r4 4
    sub r2 r2 r4
    itof f1 r2
    fmul f0 f0 f1
    lw r2 r29 100
    lwcZ f1 r2 0
    fmul f1 f0 f1
    lw r4 r29 104
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f0 f2
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f0 f0 f3
    lwcZ f3 r4 8
    fadd f0 f0 f3
    lw r2 r1 0
    subi r2 r2 1
    lw r4 r29 528
    lw r25 r29 260
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
ble_cont.150078:
    lw r1 r29 76
    lw r2 r1 0
    slt r28 r0 r2
    bne r0 r28 ble_else.150079
    j ble_cont.150080
ble_else.150079:
    lw r4 r29 448
    lw r2 r4 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 72
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r2 r1 4
    addi r28 r0 1
    slt r28 r28 r2
    bne r0 r28 ble_else.150081
    or r2 r0 r0
    j ble_cont.150082
ble_else.150081:
    or r2 r0 r0
ble_cont.150082:
    bne r2 r0 beq_else.150083
    lw r2 r4 0
    lw r25 r29 236
    mv r1 r2
    mv r2 r0
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
    j beq_cont.150084
beq_else.150083:
    lw r2 r29 368
    lw r5 r29 528
    lw r25 r29 244
    mv r6 r0
    mv r3 r2
    mv r1 r0
    mv r2 r0
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
beq_cont.150084:
    lw r1 r29 72
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.150085
    slt r28 r2 r0
    bne r0 r28 ble_else.150087
    j ble_cont.150088
ble_else.150087:
    or r2 r0 r0
ble_cont.150088:
    j ble_cont.150086
ble_else.150085:
    addi r2 r0 255
ble_cont.150086:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.150089
    slt r28 r2 r0
    bne r0 r28 ble_else.150091
    j ble_cont.150092
ble_else.150091:
    or r2 r0 r0
ble_cont.150092:
    j ble_cont.150090
ble_else.150089:
    addi r2 r0 255
ble_cont.150090:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.150093
    slt r28 r1 r0
    bne r0 r28 ble_else.150095
    j ble_cont.150096
ble_else.150095:
    or r1 r0 r0
ble_cont.150096:
    j ble_cont.150094
ble_else.150093:
    addi r1 r0 255
ble_cont.150094:
    out r1 0
    addi r1 r0 1
    lw r3 r29 368
    lw r4 r29 448
    lw r5 r29 528
    lw r25 r29 256
    mv r2 r0
    sw r31 r29 1932
    addi r29 r29 1936
    lw r26 r25 0
    jalr r26
    subi r29 r29 1936
    lw r31 r29 1932
ble_cont.150080:
    addi r2 r0 1
    addi r3 r0 4
    lw r1 r29 76
    lw r4 r1 4
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.150097
    j ble_cont.150098
ble_else.150097:
    lw r1 r1 4
    subi r1 r1 1
    sw r2 r29 1932
    addi r28 r0 1
    slt r28 r28 r1
    bne r0 r28 ble_else.150099
    j ble_cont.150100
ble_else.150099:
    addi r1 r0 2
    lw r4 r29 368
    lw r25 r29 252
    mv r2 r1
    mv r1 r4
    sw r31 r29 1940
    addi r29 r29 1944
    lw r26 r25 0
    jalr r26
    subi r29 r29 1944
    lw r31 r29 1940
ble_cont.150100:
    lw r2 r29 1932
    lw r3 r29 448
    lw r4 r29 528
    lw r5 r29 368
    lw r25 r29 256
    mv r1 r0
    sw r31 r29 1940
    addi r29 r29 1944
    lw r26 r25 0
    jalr r26
    subi r29 r29 1944
    lw r31 r29 1940
    addi r1 r0 2
    addi r5 r0 1
    lw r2 r29 528
    lw r3 r29 368
    lw r4 r29 448
    lw r25 r29 248
    sw r31 r29 1940
    addi r29 r29 1944
    lw r26 r25 0
    jalr r26
    subi r29 r29 1944
    lw r31 r29 1940
ble_cont.150098:
ble_cont.150076:
end_of_program:
nop
     beq r0 r0 end_of_program
print_int.2536:
    slt r28 r1 r0
    bne r0 r28 ble_else.150101
    j ble_cont.150102
ble_else.150101:
    out r0 45
    sub r1 r0 r1
ble_cont.150102:
    slti r28 r1 10
    bne r0 r28 bge_else.150103
    div10 r2 r1
    slt r28 r2 r0
    bne r0 r28 ble_else.150104
    or r3 r2 r0
    j ble_cont.150105
ble_else.150104:
    out r0 45
    sub r3 r0 r2
ble_cont.150105:
    sw r1 r29 0
    sw r2 r29 4
    slti r28 r3 10
    bne r0 r28 bge_else.150106
    div10 r4 r3
    slt r28 r4 r0
    bne r0 r28 ble_else.150108
    or r5 r4 r0
    j ble_cont.150109
ble_else.150108:
    out r0 45
    sub r5 r0 r4
ble_cont.150109:
    sw r3 r29 8
    sw r4 r29 12
    slti r28 r5 10
    bne r0 r28 bge_else.150110
    div10 r6 r5
    slt r28 r6 r0
    bne r0 r28 ble_else.150112
    or r7 r6 r0
    j ble_cont.150113
ble_else.150112:
    out r0 45
    sub r7 r0 r6
ble_cont.150113:
    sw r5 r29 16
    sw r6 r29 20
    slti r28 r7 10
    bne r0 r28 bge_else.150114
    div10 r8 r7
    slt r28 r8 r0
    bne r0 r28 ble_else.150116
    or r9 r8 r0
    j ble_cont.150117
ble_else.150116:
    out r0 45
    sub r9 r0 r8
ble_cont.150117:
    sw r7 r29 24
    sw r8 r29 28
    slti r28 r9 10
    bne r0 r28 bge_else.150118
    div10 r10 r9
    slt r28 r10 r0
    bne r0 r28 ble_else.150120
    or r11 r10 r0
    j ble_cont.150121
ble_else.150120:
    out r0 45
    sub r11 r0 r10
ble_cont.150121:
    sw r9 r29 32
    sw r10 r29 36
    slti r28 r11 10
    bne r0 r28 bge_else.150122
    div10 r12 r11
    slt r28 r12 r0
    bne r0 r28 ble_else.150124
    or r13 r12 r0
    j ble_cont.150125
ble_else.150124:
    out r0 45
    sub r13 r0 r12
ble_cont.150125:
    sw r11 r29 40
    sw r12 r29 44
    slti r28 r13 10
    bne r0 r28 bge_else.150126
    div10 r14 r13
    slt r28 r14 r0
    bne r0 r28 ble_else.150128
    or r15 r14 r0
    j ble_cont.150129
ble_else.150128:
    out r0 45
    sub r15 r0 r14
ble_cont.150129:
    sw r13 r29 48
    sw r14 r29 52
    slti r28 r15 10
    bne r0 r28 bge_else.150130
    div10 r16 r15
    slt r28 r16 r0
    bne r0 r28 ble_else.150132
    or r17 r16 r0
    j ble_cont.150133
ble_else.150132:
    out r0 45
    sub r17 r0 r16
ble_cont.150133:
    sw r15 r29 56
    sw r16 r29 60
    slti r28 r17 10
    bne r0 r28 bge_else.150134
    div10 r18 r17
    slt r28 r18 r0
    bne r0 r28 ble_else.150136
    or r19 r18 r0
    j ble_cont.150137
ble_else.150136:
    out r0 45
    sub r19 r0 r18
ble_cont.150137:
    sw r17 r29 64
    sw r18 r29 68
    slti r28 r19 10
    bne r0 r28 bge_else.150138
    div10 r20 r19
    slt r28 r20 r0
    bne r0 r28 ble_else.150140
    or r21 r20 r0
    j ble_cont.150141
ble_else.150140:
    out r0 45
    sub r21 r0 r20
ble_cont.150141:
    sw r19 r29 72
    sw r20 r29 76
    slti r28 r21 10
    bne r0 r28 bge_else.150142
    div10 r22 r21
    slt r28 r22 r0
    bne r0 r28 ble_else.150144
    or r23 r22 r0
    j ble_cont.150145
ble_else.150144:
    out r0 45
    sub r23 r0 r22
ble_cont.150145:
    sw r21 r29 80
    sw r22 r29 84
    slti r28 r23 10
    bne r0 r28 bge_else.150146
    div10 r24 r23
    slt r28 r24 r0
    bne r0 r28 ble_else.150148
    or r25 r24 r0
    j ble_cont.150149
ble_else.150148:
    out r0 45
    sub r25 r0 r24
ble_cont.150149:
    sw r23 r29 88
    sw r24 r29 92
    slti r28 r25 10
    bne r0 r28 bge_else.150150
    div10 r1 r25
    slt r28 r1 r0
    bne r0 r28 ble_else.150152
    or r2 r1 r0
    j ble_cont.150153
ble_else.150152:
    out r0 45
    sub r2 r0 r1
ble_cont.150153:
    sw r25 r29 96
    sw r1 r29 100
    slti r28 r2 10
    bne r0 r28 bge_else.150154
    div10 r3 r2
    slt r28 r3 r0
    bne r0 r28 ble_else.150156
    or r4 r3 r0
    j ble_cont.150157
ble_else.150156:
    out r0 45
    sub r4 r0 r3
ble_cont.150157:
    sw r2 r29 104
    sw r3 r29 108
    slti r28 r4 10
    bne r0 r28 bge_else.150158
    div10 r5 r4
    slt r28 r5 r0
    bne r0 r28 ble_else.150160
    or r6 r5 r0
    j ble_cont.150161
ble_else.150160:
    out r0 45
    sub r6 r0 r5
ble_cont.150161:
    sw r4 r29 112
    sw r5 r29 116
    slti r28 r6 10
    bne r0 r28 bge_else.150162
    div10 r7 r6
    slt r28 r7 r0
    bne r0 r28 ble_else.150164
    or r8 r7 r0
    j ble_cont.150165
ble_else.150164:
    out r0 45
    sub r8 r0 r7
ble_cont.150165:
    sw r6 r29 120
    sw r7 r29 124
    slti r28 r8 10
    bne r0 r28 bge_else.150166
    div10 r9 r8
    slt r28 r9 r0
    bne r0 r28 ble_else.150168
    or r10 r9 r0
    j ble_cont.150169
ble_else.150168:
    out r0 45
    sub r10 r0 r9
ble_cont.150169:
    sw r8 r29 128
    sw r9 r29 132
    slti r28 r10 10
    bne r0 r28 bge_else.150170
    div10 r11 r10
    slt r28 r11 r0
    bne r0 r28 ble_else.150172
    or r12 r11 r0
    j ble_cont.150173
ble_else.150172:
    out r0 45
    sub r12 r0 r11
ble_cont.150173:
    sw r10 r29 136
    sw r11 r29 140
    slti r28 r12 10
    bne r0 r28 bge_else.150174
    div10 r13 r12
    slt r28 r13 r0
    bne r0 r28 ble_else.150176
    or r14 r13 r0
    j ble_cont.150177
ble_else.150176:
    out r0 45
    sub r14 r0 r13
ble_cont.150177:
    sw r12 r29 144
    sw r13 r29 148
    slti r28 r14 10
    bne r0 r28 bge_else.150178
    div10 r15 r14
    slt r28 r15 r0
    bne r0 r28 ble_else.150180
    or r16 r15 r0
    j ble_cont.150181
ble_else.150180:
    out r0 45
    sub r16 r0 r15
ble_cont.150181:
    sw r14 r29 152
    sw r15 r29 156
    slti r28 r16 10
    bne r0 r28 bge_else.150182
    div10 r17 r16
    slt r28 r17 r0
    bne r0 r28 ble_else.150184
    or r18 r17 r0
    j ble_cont.150185
ble_else.150184:
    out r0 45
    sub r18 r0 r17
ble_cont.150185:
    sw r16 r29 160
    sw r17 r29 164
    slti r28 r18 10
    bne r0 r28 bge_else.150186
    div10 r19 r18
    slt r28 r19 r0
    bne r0 r28 ble_else.150188
    or r20 r19 r0
    j ble_cont.150189
ble_else.150188:
    out r0 45
    sub r20 r0 r19
ble_cont.150189:
    sw r18 r29 168
    sw r19 r29 172
    slti r28 r20 10
    bne r0 r28 bge_else.150190
    div10 r21 r20
    slt r28 r21 r0
    bne r0 r28 ble_else.150192
    or r22 r21 r0
    j ble_cont.150193
ble_else.150192:
    out r0 45
    sub r22 r0 r21
ble_cont.150193:
    sw r20 r29 176
    sw r21 r29 180
    slti r28 r22 10
    bne r0 r28 bge_else.150194
    div10 r23 r22
    slt r28 r23 r0
    bne r0 r28 ble_else.150196
    or r24 r23 r0
    j ble_cont.150197
ble_else.150196:
    out r0 45
    sub r24 r0 r23
ble_cont.150197:
    sw r22 r29 184
    sw r23 r29 188
    slti r28 r24 10
    bne r0 r28 bge_else.150198
    div10 r25 r24
    slt r28 r25 r0
    bne r0 r28 ble_else.150200
    or r1 r25 r0
    j ble_cont.150201
ble_else.150200:
    out r0 45
    sub r1 r0 r25
ble_cont.150201:
    sw r24 r29 192
    sw r25 r29 196
    slti r28 r1 10
    bne r0 r28 bge_else.150202
    div10 r2 r1
    slt r28 r2 r0
    bne r0 r28 ble_else.150204
    or r3 r2 r0
    j ble_cont.150205
ble_else.150204:
    out r0 45
    sub r3 r0 r2
ble_cont.150205:
    sw r1 r29 200
    sw r2 r29 204
    slti r28 r3 10
    bne r0 r28 bge_else.150206
    div10 r4 r3
    slt r28 r4 r0
    bne r0 r28 ble_else.150208
    or r5 r4 r0
    j ble_cont.150209
ble_else.150208:
    out r0 45
    sub r5 r0 r4
ble_cont.150209:
    sw r3 r29 208
    sw r4 r29 212
    slti r28 r5 10
    bne r0 r28 bge_else.150210
    div10 r6 r5
    slt r28 r6 r0
    bne r0 r28 ble_else.150212
    or r7 r6 r0
    j ble_cont.150213
ble_else.150212:
    out r0 45
    sub r7 r0 r6
ble_cont.150213:
    sw r5 r29 216
    sw r6 r29 220
    slti r28 r7 10
    bne r0 r28 bge_else.150214
    div10 r8 r7
    slt r28 r8 r0
    bne r0 r28 ble_else.150216
    or r9 r8 r0
    j ble_cont.150217
ble_else.150216:
    out r0 45
    sub r9 r0 r8
ble_cont.150217:
    sw r7 r29 224
    sw r8 r29 228
    slti r28 r9 10
    bne r0 r28 bge_else.150218
    div10 r10 r9
    slt r28 r10 r0
    bne r0 r28 ble_else.150220
    or r11 r10 r0
    j ble_cont.150221
ble_else.150220:
    out r0 45
    sub r11 r0 r10
ble_cont.150221:
    sw r9 r29 232
    sw r10 r29 236
    slti r28 r11 10
    bne r0 r28 bge_else.150222
    div10 r12 r11
    slt r28 r12 r0
    bne r0 r28 ble_else.150224
    or r13 r12 r0
    j ble_cont.150225
ble_else.150224:
    out r0 45
    sub r13 r0 r12
ble_cont.150225:
    sw r11 r29 240
    sw r12 r29 244
    slti r28 r13 10
    bne r0 r28 bge_else.150226
    div10 r14 r13
    sw r13 r29 248
    sw r14 r29 252
    mv r1 r14
    sw r31 r29 260
    addi r29 r29 264
    jal print_int.2536
    subi r29 r29 264
    lw r31 r29 260
    lw r1 r29 252
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 248
    sub r1 r2 r1
    out r1 48
    j bge_cont.150227
bge_else.150226:
    out r13 48
bge_cont.150227:
    lw r1 r29 244
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 240
    sub r1 r2 r1
    out r1 48
    j bge_cont.150223
bge_else.150222:
    out r11 48
bge_cont.150223:
    lw r1 r29 236
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 232
    sub r1 r2 r1
    out r1 48
    j bge_cont.150219
bge_else.150218:
    out r9 48
bge_cont.150219:
    lw r1 r29 228
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 224
    sub r1 r2 r1
    out r1 48
    j bge_cont.150215
bge_else.150214:
    out r7 48
bge_cont.150215:
    lw r1 r29 220
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 216
    sub r1 r2 r1
    out r1 48
    j bge_cont.150211
bge_else.150210:
    out r5 48
bge_cont.150211:
    lw r1 r29 212
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 208
    sub r1 r2 r1
    out r1 48
    j bge_cont.150207
bge_else.150206:
    out r3 48
bge_cont.150207:
    lw r1 r29 204
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 200
    sub r1 r2 r1
    out r1 48
    j bge_cont.150203
bge_else.150202:
    out r1 48
bge_cont.150203:
    lw r1 r29 196
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 192
    sub r1 r2 r1
    out r1 48
    j bge_cont.150199
bge_else.150198:
    out r24 48
bge_cont.150199:
    lw r1 r29 188
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 184
    sub r1 r2 r1
    out r1 48
    j bge_cont.150195
bge_else.150194:
    out r22 48
bge_cont.150195:
    lw r1 r29 180
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 176
    sub r1 r2 r1
    out r1 48
    j bge_cont.150191
bge_else.150190:
    out r20 48
bge_cont.150191:
    lw r1 r29 172
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 168
    sub r1 r2 r1
    out r1 48
    j bge_cont.150187
bge_else.150186:
    out r18 48
bge_cont.150187:
    lw r1 r29 164
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 160
    sub r1 r2 r1
    out r1 48
    j bge_cont.150183
bge_else.150182:
    out r16 48
bge_cont.150183:
    lw r1 r29 156
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 152
    sub r1 r2 r1
    out r1 48
    j bge_cont.150179
bge_else.150178:
    out r14 48
bge_cont.150179:
    lw r1 r29 148
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 144
    sub r1 r2 r1
    out r1 48
    j bge_cont.150175
bge_else.150174:
    out r12 48
bge_cont.150175:
    lw r1 r29 140
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 136
    sub r1 r2 r1
    out r1 48
    j bge_cont.150171
bge_else.150170:
    out r10 48
bge_cont.150171:
    lw r1 r29 132
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 128
    sub r1 r2 r1
    out r1 48
    j bge_cont.150167
bge_else.150166:
    out r8 48
bge_cont.150167:
    lw r1 r29 124
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 120
    sub r1 r2 r1
    out r1 48
    j bge_cont.150163
bge_else.150162:
    out r6 48
bge_cont.150163:
    lw r1 r29 116
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 112
    sub r1 r2 r1
    out r1 48
    j bge_cont.150159
bge_else.150158:
    out r4 48
bge_cont.150159:
    lw r1 r29 108
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 104
    sub r1 r2 r1
    out r1 48
    j bge_cont.150155
bge_else.150154:
    out r2 48
bge_cont.150155:
    lw r1 r29 100
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 96
    sub r1 r2 r1
    out r1 48
    j bge_cont.150151
bge_else.150150:
    out r25 48
bge_cont.150151:
    lw r1 r29 92
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 88
    sub r1 r2 r1
    out r1 48
    j bge_cont.150147
bge_else.150146:
    out r23 48
bge_cont.150147:
    lw r1 r29 84
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 80
    sub r1 r2 r1
    out r1 48
    j bge_cont.150143
bge_else.150142:
    out r21 48
bge_cont.150143:
    lw r1 r29 76
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 72
    sub r1 r2 r1
    out r1 48
    j bge_cont.150139
bge_else.150138:
    out r19 48
bge_cont.150139:
    lw r1 r29 68
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 64
    sub r1 r2 r1
    out r1 48
    j bge_cont.150135
bge_else.150134:
    out r17 48
bge_cont.150135:
    lw r1 r29 60
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 56
    sub r1 r2 r1
    out r1 48
    j bge_cont.150131
bge_else.150130:
    out r15 48
bge_cont.150131:
    lw r1 r29 52
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 48
    sub r1 r2 r1
    out r1 48
    j bge_cont.150127
bge_else.150126:
    out r13 48
bge_cont.150127:
    lw r1 r29 44
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 40
    sub r1 r2 r1
    out r1 48
    j bge_cont.150123
bge_else.150122:
    out r11 48
bge_cont.150123:
    lw r1 r29 36
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 32
    sub r1 r2 r1
    out r1 48
    j bge_cont.150119
bge_else.150118:
    out r9 48
bge_cont.150119:
    lw r1 r29 28
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 24
    sub r1 r2 r1
    out r1 48
    j bge_cont.150115
bge_else.150114:
    out r7 48
bge_cont.150115:
    lw r1 r29 20
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 16
    sub r1 r2 r1
    out r1 48
    j bge_cont.150111
bge_else.150110:
    out r5 48
bge_cont.150111:
    lw r1 r29 12
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 8
    sub r1 r2 r1
    out r1 48
    j bge_cont.150107
bge_else.150106:
    out r3 48
bge_cont.150107:
    lw r1 r29 4
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 0
    sub r1 r2 r1
    out r1 48
    jr r31
bge_else.150103:
    out r1 48
    jr r31
reduction_2pi_sub1.2540:
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150230
    jr r31
float_ble_else.150230:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150232
    jr r31
float_ble_else.150232:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150234
    jr r31
float_ble_else.150234:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150236
    jr r31
float_ble_else.150236:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150238
    jr r31
float_ble_else.150238:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150240
    jr r31
float_ble_else.150240:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150242
    jr r31
float_ble_else.150242:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150244
    jr r31
float_ble_else.150244:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150246
    jr r31
float_ble_else.150246:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150248
    jr r31
float_ble_else.150248:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150250
    jr r31
float_ble_else.150250:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150252
    jr r31
float_ble_else.150252:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150254
    jr r31
float_ble_else.150254:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150256
    jr r31
float_ble_else.150256:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150258
    jr r31
float_ble_else.150258:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150260
    jr r31
float_ble_else.150260:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    j reduction_2pi_sub1.2540
reduction_2pi_sub2.2542:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150262
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150263
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150264
float_ble_else.150263:
float_ble_cont.150264:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150265
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150266
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150267
float_ble_else.150266:
float_ble_cont.150267:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150268
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150269
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150270
float_ble_else.150269:
float_ble_cont.150270:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150271
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150272
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150273
float_ble_else.150272:
float_ble_cont.150273:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150274
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150275
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150276
float_ble_else.150275:
float_ble_cont.150276:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150277
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150278
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150279
float_ble_else.150278:
float_ble_cont.150279:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150280
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150281
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150282
float_ble_else.150281:
float_ble_cont.150282:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150283
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150284
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150285
float_ble_else.150284:
float_ble_cont.150285:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150286
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150287
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150288
float_ble_else.150287:
float_ble_cont.150288:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150289
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150290
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150291
float_ble_else.150290:
float_ble_cont.150291:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150292
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150293
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150294
float_ble_else.150293:
float_ble_cont.150294:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150295
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150296
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150297
float_ble_else.150296:
float_ble_cont.150297:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150298
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150299
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150300
float_ble_else.150299:
float_ble_cont.150300:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150301
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150302
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150303
float_ble_else.150302:
float_ble_cont.150303:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150304
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150305
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150306
float_ble_else.150305:
float_ble_cont.150306:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150307
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150308
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150309
float_ble_else.150308:
float_ble_cont.150309:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    j reduction_2pi_sub2.2542
float_ble_else.150307:
    jr r31
float_ble_else.150304:
    jr r31
float_ble_else.150301:
    jr r31
float_ble_else.150298:
    jr r31
float_ble_else.150295:
    jr r31
float_ble_else.150292:
    jr r31
float_ble_else.150289:
    jr r31
float_ble_else.150286:
    jr r31
float_ble_else.150283:
    jr r31
float_ble_else.150280:
    jr r31
float_ble_else.150277:
    jr r31
float_ble_else.150274:
    jr r31
float_ble_else.150271:
    jr r31
float_ble_else.150268:
    jr r31
float_ble_else.150265:
    jr r31
float_ble_else.150262:
    jr r31
rotate_quadratic_matrix.2738:
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150326
    fneg f0 f0
    j float_ble_cont.150327
float_ble_else.150326:
float_ble_cont.150327:
    addi r3 r0 3
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.150328
    j float_ble_cont.150329
float_ble_else.150328:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150330
    j float_ble_cont.150331
float_ble_else.150330:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150332
    j float_ble_cont.150333
float_ble_else.150332:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150334
    j float_ble_cont.150335
float_ble_else.150334:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150336
    j float_ble_cont.150337
float_ble_else.150336:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150338
    j float_ble_cont.150339
float_ble_else.150338:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150340
    j float_ble_cont.150341
float_ble_else.150340:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150342
    j float_ble_cont.150343
float_ble_else.150342:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150344
    j float_ble_cont.150345
float_ble_else.150344:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150346
    j float_ble_cont.150347
float_ble_else.150346:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150348
    j float_ble_cont.150349
float_ble_else.150348:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150350
    j float_ble_cont.150351
float_ble_else.150350:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150352
    j float_ble_cont.150353
float_ble_else.150352:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2540
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.150353:
float_ble_cont.150351:
float_ble_cont.150349:
float_ble_cont.150347:
float_ble_cont.150345:
float_ble_cont.150343:
float_ble_cont.150341:
float_ble_cont.150339:
float_ble_cont.150337:
float_ble_cont.150335:
float_ble_cont.150333:
float_ble_cont.150331:
float_ble_cont.150329:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150354
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150356
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150357
float_ble_else.150356:
float_ble_cont.150357:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150358
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150360
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150361
float_ble_else.150360:
float_ble_cont.150361:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150362
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150364
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150365
float_ble_else.150364:
float_ble_cont.150365:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150366
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150368
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150369
float_ble_else.150368:
float_ble_cont.150369:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150370
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150372
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150373
float_ble_else.150372:
float_ble_cont.150373:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150374
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150376
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150377
float_ble_else.150376:
float_ble_cont.150377:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150378
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150380
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150381
float_ble_else.150380:
float_ble_cont.150381:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150382
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150384
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150385
float_ble_else.150384:
float_ble_cont.150385:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150386
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150388
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150389
float_ble_else.150388:
float_ble_cont.150389:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150390
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150392
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150393
float_ble_else.150392:
float_ble_cont.150393:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150394
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150396
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150397
float_ble_else.150396:
float_ble_cont.150397:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150398
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150400
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150401
float_ble_else.150400:
float_ble_cont.150401:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150402
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150404
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150405
float_ble_else.150404:
float_ble_cont.150405:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2542
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.150403
float_ble_else.150402:
float_ble_cont.150403:
    j float_ble_cont.150399
float_ble_else.150398:
float_ble_cont.150399:
    j float_ble_cont.150395
float_ble_else.150394:
float_ble_cont.150395:
    j float_ble_cont.150391
float_ble_else.150390:
float_ble_cont.150391:
    j float_ble_cont.150387
float_ble_else.150386:
float_ble_cont.150387:
    j float_ble_cont.150383
float_ble_else.150382:
float_ble_cont.150383:
    j float_ble_cont.150379
float_ble_else.150378:
float_ble_cont.150379:
    j float_ble_cont.150375
float_ble_else.150374:
float_ble_cont.150375:
    j float_ble_cont.150371
float_ble_else.150370:
float_ble_cont.150371:
    j float_ble_cont.150367
float_ble_else.150366:
float_ble_cont.150367:
    j float_ble_cont.150363
float_ble_else.150362:
float_ble_cont.150363:
    j float_ble_cont.150359
float_ble_else.150358:
float_ble_cont.150359:
    j float_ble_cont.150355
float_ble_else.150354:
float_ble_cont.150355:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150406
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.150407
float_ble_else.150406:
float_ble_cont.150407:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150408
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150409
float_ble_else.150408:
float_ble_cont.150409:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.150410
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150411
float_ble_else.150410:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150411:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150412
    fneg f0 f0
    j float_ble_cont.150413
float_ble_else.150412:
float_ble_cont.150413:
    lw r1 r29 4
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 12
    swcZ f1 r29 16
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    flui f0 0
    # 0.000000
    lwcZ f1 r29 16
    fclt f1 f0
    bc1f float_ble_else.150414
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150415
float_ble_else.150414:
float_ble_cont.150415:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 20
    fclt f0 f1
    bc1f float_ble_else.150416
    j float_ble_cont.150417
float_ble_else.150416:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150418
    j float_ble_cont.150419
float_ble_else.150418:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150420
    j float_ble_cont.150421
float_ble_else.150420:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150422
    j float_ble_cont.150423
float_ble_else.150422:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150424
    j float_ble_cont.150425
float_ble_else.150424:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150426
    j float_ble_cont.150427
float_ble_else.150426:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150428
    j float_ble_cont.150429
float_ble_else.150428:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150430
    j float_ble_cont.150431
float_ble_else.150430:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150432
    j float_ble_cont.150433
float_ble_else.150432:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150434
    j float_ble_cont.150435
float_ble_else.150434:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150436
    j float_ble_cont.150437
float_ble_else.150436:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150438
    j float_ble_cont.150439
float_ble_else.150438:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150440
    j float_ble_cont.150441
float_ble_else.150440:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 28
    addi r29 r29 32
    jal reduction_2pi_sub1.2540
    subi r29 r29 32
    lw r31 r29 28
float_ble_cont.150441:
float_ble_cont.150439:
float_ble_cont.150437:
float_ble_cont.150435:
float_ble_cont.150433:
float_ble_cont.150431:
float_ble_cont.150429:
float_ble_cont.150427:
float_ble_cont.150425:
float_ble_cont.150423:
float_ble_cont.150421:
float_ble_cont.150419:
float_ble_cont.150417:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150442
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150444
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150445
float_ble_else.150444:
float_ble_cont.150445:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150446
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150448
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150449
float_ble_else.150448:
float_ble_cont.150449:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150450
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150452
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150453
float_ble_else.150452:
float_ble_cont.150453:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150454
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150456
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150457
float_ble_else.150456:
float_ble_cont.150457:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150458
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150460
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150461
float_ble_else.150460:
float_ble_cont.150461:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150462
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150464
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150465
float_ble_else.150464:
float_ble_cont.150465:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150466
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150468
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150469
float_ble_else.150468:
float_ble_cont.150469:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150470
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150472
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150473
float_ble_else.150472:
float_ble_cont.150473:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150474
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150476
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150477
float_ble_else.150476:
float_ble_cont.150477:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150478
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150480
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150481
float_ble_else.150480:
float_ble_cont.150481:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150482
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150484
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150485
float_ble_else.150484:
float_ble_cont.150485:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150486
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150488
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150489
float_ble_else.150488:
float_ble_cont.150489:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150490
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150492
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150493
float_ble_else.150492:
float_ble_cont.150493:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 28
    addi r29 r29 32
    jal reduction_2pi_sub2.2542
    subi r29 r29 32
    lw r31 r29 28
    j float_ble_cont.150491
float_ble_else.150490:
float_ble_cont.150491:
    j float_ble_cont.150487
float_ble_else.150486:
float_ble_cont.150487:
    j float_ble_cont.150483
float_ble_else.150482:
float_ble_cont.150483:
    j float_ble_cont.150479
float_ble_else.150478:
float_ble_cont.150479:
    j float_ble_cont.150475
float_ble_else.150474:
float_ble_cont.150475:
    j float_ble_cont.150471
float_ble_else.150470:
float_ble_cont.150471:
    j float_ble_cont.150467
float_ble_else.150466:
float_ble_cont.150467:
    j float_ble_cont.150463
float_ble_else.150462:
float_ble_cont.150463:
    j float_ble_cont.150459
float_ble_else.150458:
float_ble_cont.150459:
    j float_ble_cont.150455
float_ble_else.150454:
float_ble_cont.150455:
    j float_ble_cont.150451
float_ble_else.150450:
float_ble_cont.150451:
    j float_ble_cont.150447
float_ble_else.150446:
float_ble_cont.150447:
    j float_ble_cont.150443
float_ble_else.150442:
float_ble_cont.150443:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150494
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150495
float_ble_else.150494:
float_ble_cont.150495:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150496
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150497
float_ble_else.150496:
float_ble_cont.150497:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150498
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150499
float_ble_else.150498:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150499:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150500
    fneg f0 f0
    j float_ble_cont.150501
float_ble_else.150500:
float_ble_cont.150501:
    lw r1 r29 4
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150502
    fneg f1 f1
    j float_ble_cont.150503
float_ble_else.150502:
float_ble_cont.150503:
    addi r2 r0 3
    swcZ f0 r29 24
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 28
    fclt f0 f1
    bc1f float_ble_else.150504
    j float_ble_cont.150505
float_ble_else.150504:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150506
    j float_ble_cont.150507
float_ble_else.150506:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150508
    j float_ble_cont.150509
float_ble_else.150508:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150510
    j float_ble_cont.150511
float_ble_else.150510:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150512
    j float_ble_cont.150513
float_ble_else.150512:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150514
    j float_ble_cont.150515
float_ble_else.150514:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150516
    j float_ble_cont.150517
float_ble_else.150516:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150518
    j float_ble_cont.150519
float_ble_else.150518:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150520
    j float_ble_cont.150521
float_ble_else.150520:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150522
    j float_ble_cont.150523
float_ble_else.150522:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150524
    j float_ble_cont.150525
float_ble_else.150524:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150526
    j float_ble_cont.150527
float_ble_else.150526:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150528
    j float_ble_cont.150529
float_ble_else.150528:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 36
    addi r29 r29 40
    jal reduction_2pi_sub1.2540
    subi r29 r29 40
    lw r31 r29 36
float_ble_cont.150529:
float_ble_cont.150527:
float_ble_cont.150525:
float_ble_cont.150523:
float_ble_cont.150521:
float_ble_cont.150519:
float_ble_cont.150517:
float_ble_cont.150515:
float_ble_cont.150513:
float_ble_cont.150511:
float_ble_cont.150509:
float_ble_cont.150507:
float_ble_cont.150505:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150530
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150532
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150533
float_ble_else.150532:
float_ble_cont.150533:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150534
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150536
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150537
float_ble_else.150536:
float_ble_cont.150537:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150538
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150540
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150541
float_ble_else.150540:
float_ble_cont.150541:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150542
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150544
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150545
float_ble_else.150544:
float_ble_cont.150545:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150546
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150548
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150549
float_ble_else.150548:
float_ble_cont.150549:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150550
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150552
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150553
float_ble_else.150552:
float_ble_cont.150553:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150554
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150556
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150557
float_ble_else.150556:
float_ble_cont.150557:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150558
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150560
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150561
float_ble_else.150560:
float_ble_cont.150561:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150562
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150564
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150565
float_ble_else.150564:
float_ble_cont.150565:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150566
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150568
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150569
float_ble_else.150568:
float_ble_cont.150569:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150570
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150572
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150573
float_ble_else.150572:
float_ble_cont.150573:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150574
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150576
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150577
float_ble_else.150576:
float_ble_cont.150577:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150578
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150580
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150581
float_ble_else.150580:
float_ble_cont.150581:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 36
    addi r29 r29 40
    jal reduction_2pi_sub2.2542
    subi r29 r29 40
    lw r31 r29 36
    j float_ble_cont.150579
float_ble_else.150578:
float_ble_cont.150579:
    j float_ble_cont.150575
float_ble_else.150574:
float_ble_cont.150575:
    j float_ble_cont.150571
float_ble_else.150570:
float_ble_cont.150571:
    j float_ble_cont.150567
float_ble_else.150566:
float_ble_cont.150567:
    j float_ble_cont.150563
float_ble_else.150562:
float_ble_cont.150563:
    j float_ble_cont.150559
float_ble_else.150558:
float_ble_cont.150559:
    j float_ble_cont.150555
float_ble_else.150554:
float_ble_cont.150555:
    j float_ble_cont.150551
float_ble_else.150550:
float_ble_cont.150551:
    j float_ble_cont.150547
float_ble_else.150546:
float_ble_cont.150547:
    j float_ble_cont.150543
float_ble_else.150542:
float_ble_cont.150543:
    j float_ble_cont.150539
float_ble_else.150538:
float_ble_cont.150539:
    j float_ble_cont.150535
float_ble_else.150534:
float_ble_cont.150535:
    j float_ble_cont.150531
float_ble_else.150530:
float_ble_cont.150531:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150582
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.150583
float_ble_else.150582:
float_ble_cont.150583:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150584
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150585
float_ble_else.150584:
float_ble_cont.150585:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.150586
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150587
float_ble_else.150586:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150587:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150588
    fneg f0 f0
    j float_ble_cont.150589
float_ble_else.150588:
float_ble_cont.150589:
    lw r1 r29 4
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 32
    swcZ f1 r29 36
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 0
    # 0.000000
    lwcZ f1 r29 36
    fclt f1 f0
    bc1f float_ble_else.150590
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150591
float_ble_else.150590:
float_ble_cont.150591:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 40
    fclt f0 f1
    bc1f float_ble_else.150592
    j float_ble_cont.150593
float_ble_else.150592:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150594
    j float_ble_cont.150595
float_ble_else.150594:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150596
    j float_ble_cont.150597
float_ble_else.150596:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150598
    j float_ble_cont.150599
float_ble_else.150598:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150600
    j float_ble_cont.150601
float_ble_else.150600:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150602
    j float_ble_cont.150603
float_ble_else.150602:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150604
    j float_ble_cont.150605
float_ble_else.150604:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150606
    j float_ble_cont.150607
float_ble_else.150606:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150608
    j float_ble_cont.150609
float_ble_else.150608:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150610
    j float_ble_cont.150611
float_ble_else.150610:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150612
    j float_ble_cont.150613
float_ble_else.150612:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150614
    j float_ble_cont.150615
float_ble_else.150614:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150616
    j float_ble_cont.150617
float_ble_else.150616:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2540
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.150617:
float_ble_cont.150615:
float_ble_cont.150613:
float_ble_cont.150611:
float_ble_cont.150609:
float_ble_cont.150607:
float_ble_cont.150605:
float_ble_cont.150603:
float_ble_cont.150601:
float_ble_cont.150599:
float_ble_cont.150597:
float_ble_cont.150595:
float_ble_cont.150593:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150618
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150620
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150621
float_ble_else.150620:
float_ble_cont.150621:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150622
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150624
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150625
float_ble_else.150624:
float_ble_cont.150625:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150626
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150628
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150629
float_ble_else.150628:
float_ble_cont.150629:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150630
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150632
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150633
float_ble_else.150632:
float_ble_cont.150633:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150634
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150636
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150637
float_ble_else.150636:
float_ble_cont.150637:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150638
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150640
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150641
float_ble_else.150640:
float_ble_cont.150641:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150642
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150644
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150645
float_ble_else.150644:
float_ble_cont.150645:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150646
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150648
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150649
float_ble_else.150648:
float_ble_cont.150649:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150650
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150652
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150653
float_ble_else.150652:
float_ble_cont.150653:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150654
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150656
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150657
float_ble_else.150656:
float_ble_cont.150657:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150658
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150660
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150661
float_ble_else.150660:
float_ble_cont.150661:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150662
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150664
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150665
float_ble_else.150664:
float_ble_cont.150665:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150666
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150668
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150669
float_ble_else.150668:
float_ble_cont.150669:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2542
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.150667
float_ble_else.150666:
float_ble_cont.150667:
    j float_ble_cont.150663
float_ble_else.150662:
float_ble_cont.150663:
    j float_ble_cont.150659
float_ble_else.150658:
float_ble_cont.150659:
    j float_ble_cont.150655
float_ble_else.150654:
float_ble_cont.150655:
    j float_ble_cont.150651
float_ble_else.150650:
float_ble_cont.150651:
    j float_ble_cont.150647
float_ble_else.150646:
float_ble_cont.150647:
    j float_ble_cont.150643
float_ble_else.150642:
float_ble_cont.150643:
    j float_ble_cont.150639
float_ble_else.150638:
float_ble_cont.150639:
    j float_ble_cont.150635
float_ble_else.150634:
float_ble_cont.150635:
    j float_ble_cont.150631
float_ble_else.150630:
float_ble_cont.150631:
    j float_ble_cont.150627
float_ble_else.150626:
float_ble_cont.150627:
    j float_ble_cont.150623
float_ble_else.150622:
float_ble_cont.150623:
    j float_ble_cont.150619
float_ble_else.150618:
float_ble_cont.150619:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150670
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150671
float_ble_else.150670:
float_ble_cont.150671:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150672
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150673
float_ble_else.150672:
float_ble_cont.150673:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150674
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150675
float_ble_else.150674:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150675:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150676
    fneg f0 f0
    j float_ble_cont.150677
float_ble_else.150676:
float_ble_cont.150677:
    lw r1 r29 4
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150678
    fneg f1 f1
    j float_ble_cont.150679
float_ble_else.150678:
float_ble_cont.150679:
    addi r2 r0 3
    swcZ f0 r29 44
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 48
    fclt f0 f1
    bc1f float_ble_else.150680
    j float_ble_cont.150681
float_ble_else.150680:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150682
    j float_ble_cont.150683
float_ble_else.150682:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150684
    j float_ble_cont.150685
float_ble_else.150684:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150686
    j float_ble_cont.150687
float_ble_else.150686:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150688
    j float_ble_cont.150689
float_ble_else.150688:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150690
    j float_ble_cont.150691
float_ble_else.150690:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150692
    j float_ble_cont.150693
float_ble_else.150692:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150694
    j float_ble_cont.150695
float_ble_else.150694:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150696
    j float_ble_cont.150697
float_ble_else.150696:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150698
    j float_ble_cont.150699
float_ble_else.150698:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150700
    j float_ble_cont.150701
float_ble_else.150700:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150702
    j float_ble_cont.150703
float_ble_else.150702:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150704
    j float_ble_cont.150705
float_ble_else.150704:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2540
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.150705:
float_ble_cont.150703:
float_ble_cont.150701:
float_ble_cont.150699:
float_ble_cont.150697:
float_ble_cont.150695:
float_ble_cont.150693:
float_ble_cont.150691:
float_ble_cont.150689:
float_ble_cont.150687:
float_ble_cont.150685:
float_ble_cont.150683:
float_ble_cont.150681:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150706
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150708
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150709
float_ble_else.150708:
float_ble_cont.150709:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150710
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150712
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150713
float_ble_else.150712:
float_ble_cont.150713:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150714
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150716
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150717
float_ble_else.150716:
float_ble_cont.150717:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150718
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150720
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150721
float_ble_else.150720:
float_ble_cont.150721:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150722
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150724
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150725
float_ble_else.150724:
float_ble_cont.150725:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150726
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150728
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150729
float_ble_else.150728:
float_ble_cont.150729:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150730
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150732
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150733
float_ble_else.150732:
float_ble_cont.150733:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150734
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150736
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150737
float_ble_else.150736:
float_ble_cont.150737:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150738
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150740
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150741
float_ble_else.150740:
float_ble_cont.150741:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150742
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150744
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150745
float_ble_else.150744:
float_ble_cont.150745:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150746
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150748
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150749
float_ble_else.150748:
float_ble_cont.150749:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150750
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150752
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150753
float_ble_else.150752:
float_ble_cont.150753:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150754
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150756
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150757
float_ble_else.150756:
float_ble_cont.150757:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2542
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.150755
float_ble_else.150754:
float_ble_cont.150755:
    j float_ble_cont.150751
float_ble_else.150750:
float_ble_cont.150751:
    j float_ble_cont.150747
float_ble_else.150746:
float_ble_cont.150747:
    j float_ble_cont.150743
float_ble_else.150742:
float_ble_cont.150743:
    j float_ble_cont.150739
float_ble_else.150738:
float_ble_cont.150739:
    j float_ble_cont.150735
float_ble_else.150734:
float_ble_cont.150735:
    j float_ble_cont.150731
float_ble_else.150730:
float_ble_cont.150731:
    j float_ble_cont.150727
float_ble_else.150726:
float_ble_cont.150727:
    j float_ble_cont.150723
float_ble_else.150722:
float_ble_cont.150723:
    j float_ble_cont.150719
float_ble_else.150718:
float_ble_cont.150719:
    j float_ble_cont.150715
float_ble_else.150714:
float_ble_cont.150715:
    j float_ble_cont.150711
float_ble_else.150710:
float_ble_cont.150711:
    j float_ble_cont.150707
float_ble_else.150706:
float_ble_cont.150707:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150758
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.150759
float_ble_else.150758:
float_ble_cont.150759:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150760
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150761
float_ble_else.150760:
float_ble_cont.150761:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.150762
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150763
float_ble_else.150762:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150763:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150764
    fneg f0 f0
    j float_ble_cont.150765
float_ble_else.150764:
float_ble_cont.150765:
    lw r1 r29 4
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 52
    swcZ f1 r29 56
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    flui f0 0
    # 0.000000
    lwcZ f1 r29 56
    fclt f1 f0
    bc1f float_ble_else.150766
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150767
float_ble_else.150766:
float_ble_cont.150767:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 60
    fclt f0 f1
    bc1f float_ble_else.150768
    j float_ble_cont.150769
float_ble_else.150768:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150770
    j float_ble_cont.150771
float_ble_else.150770:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150772
    j float_ble_cont.150773
float_ble_else.150772:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150774
    j float_ble_cont.150775
float_ble_else.150774:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150776
    j float_ble_cont.150777
float_ble_else.150776:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150778
    j float_ble_cont.150779
float_ble_else.150778:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150780
    j float_ble_cont.150781
float_ble_else.150780:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150782
    j float_ble_cont.150783
float_ble_else.150782:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150784
    j float_ble_cont.150785
float_ble_else.150784:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150786
    j float_ble_cont.150787
float_ble_else.150786:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150788
    j float_ble_cont.150789
float_ble_else.150788:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150790
    j float_ble_cont.150791
float_ble_else.150790:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150792
    j float_ble_cont.150793
float_ble_else.150792:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2540
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.150793:
float_ble_cont.150791:
float_ble_cont.150789:
float_ble_cont.150787:
float_ble_cont.150785:
float_ble_cont.150783:
float_ble_cont.150781:
float_ble_cont.150779:
float_ble_cont.150777:
float_ble_cont.150775:
float_ble_cont.150773:
float_ble_cont.150771:
float_ble_cont.150769:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150794
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150796
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150797
float_ble_else.150796:
float_ble_cont.150797:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150798
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150800
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150801
float_ble_else.150800:
float_ble_cont.150801:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150802
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150804
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150805
float_ble_else.150804:
float_ble_cont.150805:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150806
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150808
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150809
float_ble_else.150808:
float_ble_cont.150809:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150810
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150812
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150813
float_ble_else.150812:
float_ble_cont.150813:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150814
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150816
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150817
float_ble_else.150816:
float_ble_cont.150817:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150818
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150820
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150821
float_ble_else.150820:
float_ble_cont.150821:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150822
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150824
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150825
float_ble_else.150824:
float_ble_cont.150825:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150826
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150828
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150829
float_ble_else.150828:
float_ble_cont.150829:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150830
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150832
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150833
float_ble_else.150832:
float_ble_cont.150833:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150834
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150836
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150837
float_ble_else.150836:
float_ble_cont.150837:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150838
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150840
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150841
float_ble_else.150840:
float_ble_cont.150841:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150842
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150844
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150845
float_ble_else.150844:
float_ble_cont.150845:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2542
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.150843
float_ble_else.150842:
float_ble_cont.150843:
    j float_ble_cont.150839
float_ble_else.150838:
float_ble_cont.150839:
    j float_ble_cont.150835
float_ble_else.150834:
float_ble_cont.150835:
    j float_ble_cont.150831
float_ble_else.150830:
float_ble_cont.150831:
    j float_ble_cont.150827
float_ble_else.150826:
float_ble_cont.150827:
    j float_ble_cont.150823
float_ble_else.150822:
float_ble_cont.150823:
    j float_ble_cont.150819
float_ble_else.150818:
float_ble_cont.150819:
    j float_ble_cont.150815
float_ble_else.150814:
float_ble_cont.150815:
    j float_ble_cont.150811
float_ble_else.150810:
float_ble_cont.150811:
    j float_ble_cont.150807
float_ble_else.150806:
float_ble_cont.150807:
    j float_ble_cont.150803
float_ble_else.150802:
float_ble_cont.150803:
    j float_ble_cont.150799
float_ble_else.150798:
float_ble_cont.150799:
    j float_ble_cont.150795
float_ble_else.150794:
float_ble_cont.150795:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150846
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150847
float_ble_else.150846:
float_ble_cont.150847:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150848
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150849
float_ble_else.150848:
float_ble_cont.150849:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150850
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150851
float_ble_else.150850:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150851:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150852
    fneg f0 f0
    j float_ble_cont.150853
float_ble_else.150852:
float_ble_cont.150853:
    lwcZ f1 r29 52
    lwcZ f2 r29 32
    fmul f3 f2 f1
    lwcZ f4 r29 44
    lwcZ f5 r29 24
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 12
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 0
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 4
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
read_nth_object.2741:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    addi r28 r0 -1
    bne r3 r28 beq_else.150855
    or r1 r0 r0
    jr r31
beq_else.150855:
    inint r4 r0
    #unknown instruction
    inint r5 r0
    #unknown instruction
    inint r6 r0
    #unknown instruction
    addi r7 r0 3
    flui f0 0
    # 0.000000
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    sw r5 r29 12
    sw r4 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150856
    addi r2 r0 1
    j float_ble_cont.150857
float_ble_else.150856:
    or r2 r0 r0
float_ble_cont.150857:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 28
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 20
    bne r2 r0 beq_else.150858
    j beq_cont.150859
beq_else.150858:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.150859:
    lw r3 r29 16
    addi r28 r0 2
    bne r3 r28 beq_else.150860
    addi r4 r0 1
    j beq_cont.150861
beq_else.150860:
    lw r4 r29 32
beq_cont.150861:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 44
    sw r1 r29 48
    mv r1 r5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 48
    sw r1 r2 36
    lw r3 r29 40
    sw r3 r2 32
    lw r3 r29 36
    sw r3 r2 28
    lw r3 r29 44
    sw r3 r2 24
    lw r3 r29 28
    sw r3 r2 20
    lw r3 r29 24
    sw r3 r2 16
    lw r4 r29 20
    sw r4 r2 12
    lw r5 r29 12
    sw r5 r2 8
    lw r5 r29 16
    sw r5 r2 4
    lw r6 r29 8
    sw r6 r2 0
    lw r6 r29 4
    sll r6 r6 2
    lw r7 r29 0
    add r27 r7 r6
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.150862
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.150864
    flui f0 0
    # 0.000000
    j float_eq0_cont.150865
float_eq0.150864:
    fcz f0
    bc1f float_eq0.150866
    flui f1 0
    # 0.000000
    j float_eq0_cont.150867
float_eq0.150866:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150868
    addi r2 r0 1
    j float_ble_cont.150869
float_ble_else.150868:
    or r2 r0 r0
float_ble_cont.150869:
    bne r2 r0 beq_else.150870
    flui f1 -16512
    # -1.000000
    j beq_cont.150871
beq_else.150870:
    flui f1 16256
    # 1.000000
beq_cont.150871:
float_eq0_cont.150867:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.150865:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.150872
    flui f0 0
    # 0.000000
    j float_eq0_cont.150873
float_eq0.150872:
    fcz f0
    bc1f float_eq0.150874
    flui f1 0
    # 0.000000
    j float_eq0_cont.150875
float_eq0.150874:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150876
    addi r2 r0 1
    j float_ble_cont.150877
float_ble_else.150876:
    or r2 r0 r0
float_ble_cont.150877:
    bne r2 r0 beq_else.150878
    flui f1 -16512
    # -1.000000
    j beq_cont.150879
beq_else.150878:
    flui f1 16256
    # 1.000000
beq_cont.150879:
float_eq0_cont.150875:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.150873:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.150880
    flui f0 0
    # 0.000000
    j float_eq0_cont.150881
float_eq0.150880:
    fcz f0
    bc1f float_eq0.150882
    flui f1 0
    # 0.000000
    j float_eq0_cont.150883
float_eq0.150882:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150884
    addi r2 r0 1
    j float_ble_cont.150885
float_ble_else.150884:
    or r2 r0 r0
float_ble_cont.150885:
    bne r2 r0 beq_else.150886
    flui f1 -16512
    # -1.000000
    j beq_cont.150887
beq_else.150886:
    flui f1 16256
    # 1.000000
beq_cont.150887:
float_eq0_cont.150883:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.150881:
    swcZ f0 r3 8
    j beq_cont.150863
beq_else.150862:
    addi r28 r0 2
    bne r5 r28 beq_else.150888
    lw r2 r29 32
    bne r2 r0 beq_else.150890
    addi r2 r0 1
    j beq_cont.150891
beq_else.150890:
    or r2 r0 r0
beq_cont.150891:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.150892
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.150893
float_ble_else.150892:
    flui f0 0
    # 0.000000
float_ble_cont.150893:
    fcz f0
    bc1f float_eq0.150894
    flui f0 16256
    # 1.000000
    j float_eq0_cont.150895
float_eq0.150894:
    bne r2 r0 beq_else.150896
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.150897
beq_else.150896:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.150897:
float_eq0_cont.150895:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.150889
beq_else.150888:
beq_cont.150889:
beq_cont.150863:
    bne r4 r0 beq_else.150898
    j beq_cont.150899
beq_else.150898:
    lwcZ f0 r1 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.150900
    fneg f0 f0
    j float_ble_cont.150901
float_ble_else.150900:
float_ble_cont.150901:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 52
    fclt f0 f1
    bc1f float_ble_else.150902
    j float_ble_cont.150903
float_ble_else.150902:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150904
    j float_ble_cont.150905
float_ble_else.150904:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150906
    j float_ble_cont.150907
float_ble_else.150906:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150908
    j float_ble_cont.150909
float_ble_else.150908:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150910
    j float_ble_cont.150911
float_ble_else.150910:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150912
    j float_ble_cont.150913
float_ble_else.150912:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150914
    j float_ble_cont.150915
float_ble_else.150914:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150916
    j float_ble_cont.150917
float_ble_else.150916:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150918
    j float_ble_cont.150919
float_ble_else.150918:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150920
    j float_ble_cont.150921
float_ble_else.150920:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150922
    j float_ble_cont.150923
float_ble_else.150922:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150924
    j float_ble_cont.150925
float_ble_else.150924:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 60
    addi r29 r29 64
    jal reduction_2pi_sub1.2540
    subi r29 r29 64
    lw r31 r29 60
float_ble_cont.150925:
float_ble_cont.150923:
float_ble_cont.150921:
float_ble_cont.150919:
float_ble_cont.150917:
float_ble_cont.150915:
float_ble_cont.150913:
float_ble_cont.150911:
float_ble_cont.150909:
float_ble_cont.150907:
float_ble_cont.150905:
float_ble_cont.150903:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 52
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150926
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150928
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150929
float_ble_else.150928:
float_ble_cont.150929:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150930
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150932
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150933
float_ble_else.150932:
float_ble_cont.150933:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150934
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150936
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150937
float_ble_else.150936:
float_ble_cont.150937:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150938
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150940
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150941
float_ble_else.150940:
float_ble_cont.150941:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150942
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150944
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150945
float_ble_else.150944:
float_ble_cont.150945:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150946
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150948
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150949
float_ble_else.150948:
float_ble_cont.150949:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150950
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150952
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150953
float_ble_else.150952:
float_ble_cont.150953:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150954
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150956
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150957
float_ble_else.150956:
float_ble_cont.150957:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150958
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150960
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150961
float_ble_else.150960:
float_ble_cont.150961:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150962
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150964
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150965
float_ble_else.150964:
float_ble_cont.150965:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150966
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150968
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150969
float_ble_else.150968:
float_ble_cont.150969:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150970
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150972
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150973
float_ble_else.150972:
float_ble_cont.150973:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 60
    addi r29 r29 64
    jal reduction_2pi_sub2.2542
    subi r29 r29 64
    lw r31 r29 60
    j float_ble_cont.150971
float_ble_else.150970:
float_ble_cont.150971:
    j float_ble_cont.150967
float_ble_else.150966:
float_ble_cont.150967:
    j float_ble_cont.150963
float_ble_else.150962:
float_ble_cont.150963:
    j float_ble_cont.150959
float_ble_else.150958:
float_ble_cont.150959:
    j float_ble_cont.150955
float_ble_else.150954:
float_ble_cont.150955:
    j float_ble_cont.150951
float_ble_else.150950:
float_ble_cont.150951:
    j float_ble_cont.150947
float_ble_else.150946:
float_ble_cont.150947:
    j float_ble_cont.150943
float_ble_else.150942:
float_ble_cont.150943:
    j float_ble_cont.150939
float_ble_else.150938:
float_ble_cont.150939:
    j float_ble_cont.150935
float_ble_else.150934:
float_ble_cont.150935:
    j float_ble_cont.150931
float_ble_else.150930:
float_ble_cont.150931:
    j float_ble_cont.150927
float_ble_else.150926:
float_ble_cont.150927:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 52
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150974
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.150975
float_ble_else.150974:
float_ble_cont.150975:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.150976
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.150977
float_ble_else.150976:
float_ble_cont.150977:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.150978
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.150979
float_ble_else.150978:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.150979:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.150980
    fneg f0 f0
    j float_ble_cont.150981
float_ble_else.150980:
float_ble_cont.150981:
    lw r1 r29 48
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 56
    swcZ f1 r29 60
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.150982
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.150983
float_ble_else.150982:
float_ble_cont.150983:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 64
    fclt f0 f1
    bc1f float_ble_else.150984
    j float_ble_cont.150985
float_ble_else.150984:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150986
    j float_ble_cont.150987
float_ble_else.150986:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150988
    j float_ble_cont.150989
float_ble_else.150988:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150990
    j float_ble_cont.150991
float_ble_else.150990:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150992
    j float_ble_cont.150993
float_ble_else.150992:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150994
    j float_ble_cont.150995
float_ble_else.150994:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150996
    j float_ble_cont.150997
float_ble_else.150996:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.150998
    j float_ble_cont.150999
float_ble_else.150998:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151000
    j float_ble_cont.151001
float_ble_else.151000:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151002
    j float_ble_cont.151003
float_ble_else.151002:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151004
    j float_ble_cont.151005
float_ble_else.151004:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151006
    j float_ble_cont.151007
float_ble_else.151006:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2540
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.151007:
float_ble_cont.151005:
float_ble_cont.151003:
float_ble_cont.151001:
float_ble_cont.150999:
float_ble_cont.150997:
float_ble_cont.150995:
float_ble_cont.150993:
float_ble_cont.150991:
float_ble_cont.150989:
float_ble_cont.150987:
float_ble_cont.150985:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151008
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151010
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151011
float_ble_else.151010:
float_ble_cont.151011:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151012
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151014
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151015
float_ble_else.151014:
float_ble_cont.151015:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151016
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151018
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151019
float_ble_else.151018:
float_ble_cont.151019:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151020
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151022
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151023
float_ble_else.151022:
float_ble_cont.151023:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151024
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151026
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151027
float_ble_else.151026:
float_ble_cont.151027:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151028
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151030
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151031
float_ble_else.151030:
float_ble_cont.151031:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151032
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151034
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151035
float_ble_else.151034:
float_ble_cont.151035:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151036
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151038
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151039
float_ble_else.151038:
float_ble_cont.151039:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151040
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151042
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151043
float_ble_else.151042:
float_ble_cont.151043:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151044
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151046
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151047
float_ble_else.151046:
float_ble_cont.151047:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151048
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151050
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151051
float_ble_else.151050:
float_ble_cont.151051:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151052
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151054
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151055
float_ble_else.151054:
float_ble_cont.151055:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2542
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.151053
float_ble_else.151052:
float_ble_cont.151053:
    j float_ble_cont.151049
float_ble_else.151048:
float_ble_cont.151049:
    j float_ble_cont.151045
float_ble_else.151044:
float_ble_cont.151045:
    j float_ble_cont.151041
float_ble_else.151040:
float_ble_cont.151041:
    j float_ble_cont.151037
float_ble_else.151036:
float_ble_cont.151037:
    j float_ble_cont.151033
float_ble_else.151032:
float_ble_cont.151033:
    j float_ble_cont.151029
float_ble_else.151028:
float_ble_cont.151029:
    j float_ble_cont.151025
float_ble_else.151024:
float_ble_cont.151025:
    j float_ble_cont.151021
float_ble_else.151020:
float_ble_cont.151021:
    j float_ble_cont.151017
float_ble_else.151016:
float_ble_cont.151017:
    j float_ble_cont.151013
float_ble_else.151012:
float_ble_cont.151013:
    j float_ble_cont.151009
float_ble_else.151008:
float_ble_cont.151009:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151056
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.151057
float_ble_else.151056:
float_ble_cont.151057:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151058
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151059
float_ble_else.151058:
float_ble_cont.151059:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151060
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.151061
float_ble_else.151060:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.151061:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151062
    fneg f0 f0
    j float_ble_cont.151063
float_ble_else.151062:
float_ble_cont.151063:
    lw r1 r29 48
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151064
    fneg f1 f1
    j float_ble_cont.151065
float_ble_else.151064:
float_ble_cont.151065:
    addi r2 r0 3
    swcZ f0 r29 68
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.151066
    j float_ble_cont.151067
float_ble_else.151066:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151068
    j float_ble_cont.151069
float_ble_else.151068:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151070
    j float_ble_cont.151071
float_ble_else.151070:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151072
    j float_ble_cont.151073
float_ble_else.151072:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151074
    j float_ble_cont.151075
float_ble_else.151074:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151076
    j float_ble_cont.151077
float_ble_else.151076:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151078
    j float_ble_cont.151079
float_ble_else.151078:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151080
    j float_ble_cont.151081
float_ble_else.151080:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151082
    j float_ble_cont.151083
float_ble_else.151082:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151084
    j float_ble_cont.151085
float_ble_else.151084:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151086
    j float_ble_cont.151087
float_ble_else.151086:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151088
    j float_ble_cont.151089
float_ble_else.151088:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2540
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.151089:
float_ble_cont.151087:
float_ble_cont.151085:
float_ble_cont.151083:
float_ble_cont.151081:
float_ble_cont.151079:
float_ble_cont.151077:
float_ble_cont.151075:
float_ble_cont.151073:
float_ble_cont.151071:
float_ble_cont.151069:
float_ble_cont.151067:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151090
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151092
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151093
float_ble_else.151092:
float_ble_cont.151093:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151094
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151096
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151097
float_ble_else.151096:
float_ble_cont.151097:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151098
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151100
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151101
float_ble_else.151100:
float_ble_cont.151101:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151102
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151104
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151105
float_ble_else.151104:
float_ble_cont.151105:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151106
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151108
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151109
float_ble_else.151108:
float_ble_cont.151109:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151110
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151112
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151113
float_ble_else.151112:
float_ble_cont.151113:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151114
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151116
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151117
float_ble_else.151116:
float_ble_cont.151117:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151118
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151120
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151121
float_ble_else.151120:
float_ble_cont.151121:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151122
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151124
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151125
float_ble_else.151124:
float_ble_cont.151125:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151126
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151128
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151129
float_ble_else.151128:
float_ble_cont.151129:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151130
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151132
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151133
float_ble_else.151132:
float_ble_cont.151133:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151134
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151136
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151137
float_ble_else.151136:
float_ble_cont.151137:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2542
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.151135
float_ble_else.151134:
float_ble_cont.151135:
    j float_ble_cont.151131
float_ble_else.151130:
float_ble_cont.151131:
    j float_ble_cont.151127
float_ble_else.151126:
float_ble_cont.151127:
    j float_ble_cont.151123
float_ble_else.151122:
float_ble_cont.151123:
    j float_ble_cont.151119
float_ble_else.151118:
float_ble_cont.151119:
    j float_ble_cont.151115
float_ble_else.151114:
float_ble_cont.151115:
    j float_ble_cont.151111
float_ble_else.151110:
float_ble_cont.151111:
    j float_ble_cont.151107
float_ble_else.151106:
float_ble_cont.151107:
    j float_ble_cont.151103
float_ble_else.151102:
float_ble_cont.151103:
    j float_ble_cont.151099
float_ble_else.151098:
float_ble_cont.151099:
    j float_ble_cont.151095
float_ble_else.151094:
float_ble_cont.151095:
    j float_ble_cont.151091
float_ble_else.151090:
float_ble_cont.151091:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151138
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.151139
float_ble_else.151138:
float_ble_cont.151139:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151140
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.151141
float_ble_else.151140:
float_ble_cont.151141:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.151142
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.151143
float_ble_else.151142:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.151143:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151144
    fneg f0 f0
    j float_ble_cont.151145
float_ble_else.151144:
float_ble_cont.151145:
    lw r1 r29 48
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.151146
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151147
float_ble_else.151146:
float_ble_cont.151147:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 84
    fclt f0 f1
    bc1f float_ble_else.151148
    j float_ble_cont.151149
float_ble_else.151148:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151150
    j float_ble_cont.151151
float_ble_else.151150:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151152
    j float_ble_cont.151153
float_ble_else.151152:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151154
    j float_ble_cont.151155
float_ble_else.151154:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151156
    j float_ble_cont.151157
float_ble_else.151156:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151158
    j float_ble_cont.151159
float_ble_else.151158:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151160
    j float_ble_cont.151161
float_ble_else.151160:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151162
    j float_ble_cont.151163
float_ble_else.151162:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151164
    j float_ble_cont.151165
float_ble_else.151164:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151166
    j float_ble_cont.151167
float_ble_else.151166:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151168
    j float_ble_cont.151169
float_ble_else.151168:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151170
    j float_ble_cont.151171
float_ble_else.151170:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub1.2540
    subi r29 r29 96
    lw r31 r29 92
float_ble_cont.151171:
float_ble_cont.151169:
float_ble_cont.151167:
float_ble_cont.151165:
float_ble_cont.151163:
float_ble_cont.151161:
float_ble_cont.151159:
float_ble_cont.151157:
float_ble_cont.151155:
float_ble_cont.151153:
float_ble_cont.151151:
float_ble_cont.151149:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151172
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151174
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151175
float_ble_else.151174:
float_ble_cont.151175:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151176
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151178
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151179
float_ble_else.151178:
float_ble_cont.151179:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151180
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151182
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151183
float_ble_else.151182:
float_ble_cont.151183:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151184
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151186
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151187
float_ble_else.151186:
float_ble_cont.151187:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151188
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151190
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151191
float_ble_else.151190:
float_ble_cont.151191:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151192
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151194
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151195
float_ble_else.151194:
float_ble_cont.151195:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151196
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151198
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151199
float_ble_else.151198:
float_ble_cont.151199:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151200
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151202
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151203
float_ble_else.151202:
float_ble_cont.151203:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151204
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151206
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151207
float_ble_else.151206:
float_ble_cont.151207:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151208
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151210
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151211
float_ble_else.151210:
float_ble_cont.151211:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151212
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151214
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151215
float_ble_else.151214:
float_ble_cont.151215:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151216
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151218
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151219
float_ble_else.151218:
float_ble_cont.151219:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub2.2542
    subi r29 r29 96
    lw r31 r29 92
    j float_ble_cont.151217
float_ble_else.151216:
float_ble_cont.151217:
    j float_ble_cont.151213
float_ble_else.151212:
float_ble_cont.151213:
    j float_ble_cont.151209
float_ble_else.151208:
float_ble_cont.151209:
    j float_ble_cont.151205
float_ble_else.151204:
float_ble_cont.151205:
    j float_ble_cont.151201
float_ble_else.151200:
float_ble_cont.151201:
    j float_ble_cont.151197
float_ble_else.151196:
float_ble_cont.151197:
    j float_ble_cont.151193
float_ble_else.151192:
float_ble_cont.151193:
    j float_ble_cont.151189
float_ble_else.151188:
float_ble_cont.151189:
    j float_ble_cont.151185
float_ble_else.151184:
float_ble_cont.151185:
    j float_ble_cont.151181
float_ble_else.151180:
float_ble_cont.151181:
    j float_ble_cont.151177
float_ble_else.151176:
float_ble_cont.151177:
    j float_ble_cont.151173
float_ble_else.151172:
float_ble_cont.151173:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151220
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.151221
float_ble_else.151220:
float_ble_cont.151221:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151222
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151223
float_ble_else.151222:
float_ble_cont.151223:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151224
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.151225
float_ble_else.151224:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.151225:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151226
    fneg f0 f0
    j float_ble_cont.151227
float_ble_else.151226:
float_ble_cont.151227:
    lw r1 r29 48
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151228
    fneg f1 f1
    j float_ble_cont.151229
float_ble_else.151228:
float_ble_cont.151229:
    addi r2 r0 3
    swcZ f0 r29 88
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.151230
    j float_ble_cont.151231
float_ble_else.151230:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151232
    j float_ble_cont.151233
float_ble_else.151232:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151234
    j float_ble_cont.151235
float_ble_else.151234:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151236
    j float_ble_cont.151237
float_ble_else.151236:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151238
    j float_ble_cont.151239
float_ble_else.151238:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151240
    j float_ble_cont.151241
float_ble_else.151240:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151242
    j float_ble_cont.151243
float_ble_else.151242:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151244
    j float_ble_cont.151245
float_ble_else.151244:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151246
    j float_ble_cont.151247
float_ble_else.151246:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151248
    j float_ble_cont.151249
float_ble_else.151248:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151250
    j float_ble_cont.151251
float_ble_else.151250:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151252
    j float_ble_cont.151253
float_ble_else.151252:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2540
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.151253:
float_ble_cont.151251:
float_ble_cont.151249:
float_ble_cont.151247:
float_ble_cont.151245:
float_ble_cont.151243:
float_ble_cont.151241:
float_ble_cont.151239:
float_ble_cont.151237:
float_ble_cont.151235:
float_ble_cont.151233:
float_ble_cont.151231:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151254
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151256
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151257
float_ble_else.151256:
float_ble_cont.151257:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151258
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151260
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151261
float_ble_else.151260:
float_ble_cont.151261:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151262
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151264
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151265
float_ble_else.151264:
float_ble_cont.151265:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151266
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151268
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151269
float_ble_else.151268:
float_ble_cont.151269:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151270
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151272
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151273
float_ble_else.151272:
float_ble_cont.151273:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151274
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151276
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151277
float_ble_else.151276:
float_ble_cont.151277:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151278
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151280
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151281
float_ble_else.151280:
float_ble_cont.151281:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151282
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151284
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151285
float_ble_else.151284:
float_ble_cont.151285:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151286
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151288
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151289
float_ble_else.151288:
float_ble_cont.151289:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151290
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151292
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151293
float_ble_else.151292:
float_ble_cont.151293:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151294
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151296
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151297
float_ble_else.151296:
float_ble_cont.151297:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151298
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151300
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151301
float_ble_else.151300:
float_ble_cont.151301:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2542
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.151299
float_ble_else.151298:
float_ble_cont.151299:
    j float_ble_cont.151295
float_ble_else.151294:
float_ble_cont.151295:
    j float_ble_cont.151291
float_ble_else.151290:
float_ble_cont.151291:
    j float_ble_cont.151287
float_ble_else.151286:
float_ble_cont.151287:
    j float_ble_cont.151283
float_ble_else.151282:
float_ble_cont.151283:
    j float_ble_cont.151279
float_ble_else.151278:
float_ble_cont.151279:
    j float_ble_cont.151275
float_ble_else.151274:
float_ble_cont.151275:
    j float_ble_cont.151271
float_ble_else.151270:
float_ble_cont.151271:
    j float_ble_cont.151267
float_ble_else.151266:
float_ble_cont.151267:
    j float_ble_cont.151263
float_ble_else.151262:
float_ble_cont.151263:
    j float_ble_cont.151259
float_ble_else.151258:
float_ble_cont.151259:
    j float_ble_cont.151255
float_ble_else.151254:
float_ble_cont.151255:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151302
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.151303
float_ble_else.151302:
float_ble_cont.151303:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151304
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.151305
float_ble_else.151304:
float_ble_cont.151305:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.151306
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.151307
float_ble_else.151306:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.151307:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151308
    fneg f0 f0
    j float_ble_cont.151309
float_ble_else.151308:
float_ble_cont.151309:
    lw r1 r29 48
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 96
    swcZ f1 r29 100
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    flui f0 0
    # 0.000000
    lwcZ f1 r29 100
    fclt f1 f0
    bc1f float_ble_else.151310
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151311
float_ble_else.151310:
float_ble_cont.151311:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 104
    fclt f0 f1
    bc1f float_ble_else.151312
    j float_ble_cont.151313
float_ble_else.151312:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151314
    j float_ble_cont.151315
float_ble_else.151314:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151316
    j float_ble_cont.151317
float_ble_else.151316:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151318
    j float_ble_cont.151319
float_ble_else.151318:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151320
    j float_ble_cont.151321
float_ble_else.151320:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151322
    j float_ble_cont.151323
float_ble_else.151322:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151324
    j float_ble_cont.151325
float_ble_else.151324:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151326
    j float_ble_cont.151327
float_ble_else.151326:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151328
    j float_ble_cont.151329
float_ble_else.151328:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151330
    j float_ble_cont.151331
float_ble_else.151330:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151332
    j float_ble_cont.151333
float_ble_else.151332:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.151334
    j float_ble_cont.151335
float_ble_else.151334:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub1.2540
    subi r29 r29 112
    lw r31 r29 108
float_ble_cont.151335:
float_ble_cont.151333:
float_ble_cont.151331:
float_ble_cont.151329:
float_ble_cont.151327:
float_ble_cont.151325:
float_ble_cont.151323:
float_ble_cont.151321:
float_ble_cont.151319:
float_ble_cont.151317:
float_ble_cont.151315:
float_ble_cont.151313:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 104
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151336
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151338
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151339
float_ble_else.151338:
float_ble_cont.151339:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151340
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151342
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151343
float_ble_else.151342:
float_ble_cont.151343:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151344
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151346
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151347
float_ble_else.151346:
float_ble_cont.151347:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151348
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151350
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151351
float_ble_else.151350:
float_ble_cont.151351:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151352
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151354
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151355
float_ble_else.151354:
float_ble_cont.151355:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151356
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151358
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151359
float_ble_else.151358:
float_ble_cont.151359:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151360
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151362
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151363
float_ble_else.151362:
float_ble_cont.151363:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151364
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151366
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151367
float_ble_else.151366:
float_ble_cont.151367:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151368
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151370
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151371
float_ble_else.151370:
float_ble_cont.151371:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151372
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151374
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151375
float_ble_else.151374:
float_ble_cont.151375:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151376
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151378
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151379
float_ble_else.151378:
float_ble_cont.151379:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151380
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151382
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151383
float_ble_else.151382:
float_ble_cont.151383:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub2.2542
    subi r29 r29 112
    lw r31 r29 108
    j float_ble_cont.151381
float_ble_else.151380:
float_ble_cont.151381:
    j float_ble_cont.151377
float_ble_else.151376:
float_ble_cont.151377:
    j float_ble_cont.151373
float_ble_else.151372:
float_ble_cont.151373:
    j float_ble_cont.151369
float_ble_else.151368:
float_ble_cont.151369:
    j float_ble_cont.151365
float_ble_else.151364:
float_ble_cont.151365:
    j float_ble_cont.151361
float_ble_else.151360:
float_ble_cont.151361:
    j float_ble_cont.151357
float_ble_else.151356:
float_ble_cont.151357:
    j float_ble_cont.151353
float_ble_else.151352:
float_ble_cont.151353:
    j float_ble_cont.151349
float_ble_else.151348:
float_ble_cont.151349:
    j float_ble_cont.151345
float_ble_else.151344:
float_ble_cont.151345:
    j float_ble_cont.151341
float_ble_else.151340:
float_ble_cont.151341:
    j float_ble_cont.151337
float_ble_else.151336:
float_ble_cont.151337:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 104
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151384
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.151385
float_ble_else.151384:
float_ble_cont.151385:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151386
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.151387
float_ble_else.151386:
float_ble_cont.151387:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.151388
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.151389
float_ble_else.151388:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.151389:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.151390
    fneg f0 f0
    j float_ble_cont.151391
float_ble_else.151390:
float_ble_cont.151391:
    lwcZ f1 r29 96
    lwcZ f2 r29 76
    fmul f3 f2 f1
    lwcZ f4 r29 88
    lwcZ f5 r29 68
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 56
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 24
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 48
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.150899:
    addi r1 r0 1
    jr r31
read_object.2743:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slti r28 r1 60
    bne r0 r28 bge_else.151392
    jr r31
bge_else.151392:
    inint r5 r0
    #unknown instruction
    sw r25 r29 0
    sw r3 r29 4
    sw r2 r29 8
    sw r4 r29 12
    sw r1 r29 16
    addi r28 r0 -1
    bne r5 r28 beq_else.151394
    or r1 r0 r0
    j beq_cont.151395
beq_else.151394:
    inint r6 r0
    #unknown instruction
    inint r7 r0
    #unknown instruction
    inint r8 r0
    #unknown instruction
    addi r9 r0 3
    flui f0 0
    # 0.000000
    sw r5 r29 20
    sw r7 r29 24
    sw r6 r29 28
    sw r8 r29 32
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.151396
    addi r2 r0 1
    j float_ble_cont.151397
float_ble_else.151396:
    or r2 r0 r0
float_ble_cont.151397:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 40
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 32
    bne r2 r0 beq_else.151398
    j beq_cont.151399
beq_else.151398:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.151399:
    lw r3 r29 28
    addi r28 r0 2
    bne r3 r28 beq_else.151400
    addi r4 r0 1
    j beq_cont.151401
beq_else.151400:
    lw r4 r29 44
beq_cont.151401:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 56
    sw r1 r29 60
    mv r1 r5
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 60
    sw r1 r2 36
    lw r3 r29 52
    sw r3 r2 32
    lw r3 r29 48
    sw r3 r2 28
    lw r3 r29 56
    sw r3 r2 24
    lw r3 r29 40
    sw r3 r2 20
    lw r3 r29 36
    sw r3 r2 16
    lw r4 r29 32
    sw r4 r2 12
    lw r5 r29 24
    sw r5 r2 8
    lw r5 r29 28
    sw r5 r2 4
    lw r6 r29 20
    sw r6 r2 0
    lw r6 r29 16
    sll r7 r6 2
    lw r8 r29 4
    add r27 r8 r7
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.151402
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.151404
    flui f0 0
    # 0.000000
    j float_eq0_cont.151405
float_eq0.151404:
    fcz f0
    bc1f float_eq0.151406
    flui f1 0
    # 0.000000
    j float_eq0_cont.151407
float_eq0.151406:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151408
    addi r2 r0 1
    j float_ble_cont.151409
float_ble_else.151408:
    or r2 r0 r0
float_ble_cont.151409:
    bne r2 r0 beq_else.151410
    flui f1 -16512
    # -1.000000
    j beq_cont.151411
beq_else.151410:
    flui f1 16256
    # 1.000000
beq_cont.151411:
float_eq0_cont.151407:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151405:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.151412
    flui f0 0
    # 0.000000
    j float_eq0_cont.151413
float_eq0.151412:
    fcz f0
    bc1f float_eq0.151414
    flui f1 0
    # 0.000000
    j float_eq0_cont.151415
float_eq0.151414:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151416
    addi r2 r0 1
    j float_ble_cont.151417
float_ble_else.151416:
    or r2 r0 r0
float_ble_cont.151417:
    bne r2 r0 beq_else.151418
    flui f1 -16512
    # -1.000000
    j beq_cont.151419
beq_else.151418:
    flui f1 16256
    # 1.000000
beq_cont.151419:
float_eq0_cont.151415:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151413:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.151420
    flui f0 0
    # 0.000000
    j float_eq0_cont.151421
float_eq0.151420:
    fcz f0
    bc1f float_eq0.151422
    flui f1 0
    # 0.000000
    j float_eq0_cont.151423
float_eq0.151422:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151424
    addi r2 r0 1
    j float_ble_cont.151425
float_ble_else.151424:
    or r2 r0 r0
float_ble_cont.151425:
    bne r2 r0 beq_else.151426
    flui f1 -16512
    # -1.000000
    j beq_cont.151427
beq_else.151426:
    flui f1 16256
    # 1.000000
beq_cont.151427:
float_eq0_cont.151423:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151421:
    swcZ f0 r3 8
    j beq_cont.151403
beq_else.151402:
    addi r28 r0 2
    bne r5 r28 beq_else.151428
    lw r2 r29 44
    bne r2 r0 beq_else.151430
    addi r2 r0 1
    j beq_cont.151431
beq_else.151430:
    or r2 r0 r0
beq_cont.151431:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151432
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.151433
float_ble_else.151432:
    flui f0 0
    # 0.000000
float_ble_cont.151433:
    fcz f0
    bc1f float_eq0.151434
    flui f0 16256
    # 1.000000
    j float_eq0_cont.151435
float_eq0.151434:
    bne r2 r0 beq_else.151436
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.151437
beq_else.151436:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.151437:
float_eq0_cont.151435:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.151429
beq_else.151428:
beq_cont.151429:
beq_cont.151403:
    bne r4 r0 beq_else.151438
    j beq_cont.151439
beq_else.151438:
    mv r2 r1
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal rotate_quadratic_matrix.2738
    subi r29 r29 72
    lw r31 r29 68
beq_cont.151439:
    addi r1 r0 1
beq_cont.151395:
    bne r1 r0 beq_else.151440
    lw r1 r29 12
    lw r2 r29 16
    sw r2 r1 0
    jr r31
beq_else.151440:
    lw r1 r29 16
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.151442
    jr r31
bge_else.151442:
    lw r25 r29 8
    sw r1 r29 64
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    bne r1 r0 beq_else.151444
    lw r1 r29 12
    lw r2 r29 64
    sw r2 r1 0
    jr r31
beq_else.151444:
    lw r1 r29 64
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.151446
    jr r31
bge_else.151446:
    inint r2 r0
    #unknown instruction
    sw r1 r29 68
    addi r28 r0 -1
    bne r2 r28 beq_else.151448
    or r1 r0 r0
    j beq_cont.151449
beq_else.151448:
    inint r3 r0
    #unknown instruction
    inint r4 r0
    #unknown instruction
    inint r5 r0
    #unknown instruction
    addi r6 r0 3
    flui f0 0
    # 0.000000
    sw r2 r29 72
    sw r4 r29 76
    sw r3 r29 80
    sw r5 r29 84
    mv r1 r6
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 88
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.151450
    addi r2 r0 1
    j float_ble_cont.151451
float_ble_else.151450:
    or r2 r0 r0
float_ble_cont.151451:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 92
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 84
    bne r2 r0 beq_else.151452
    j beq_cont.151453
beq_else.151452:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.151453:
    lw r3 r29 80
    addi r28 r0 2
    bne r3 r28 beq_else.151454
    addi r4 r0 1
    j beq_cont.151455
beq_else.151454:
    lw r4 r29 96
beq_cont.151455:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 108
    sw r1 r29 112
    mv r1 r5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 112
    sw r1 r2 36
    lw r3 r29 104
    sw r3 r2 32
    lw r3 r29 100
    sw r3 r2 28
    lw r3 r29 108
    sw r3 r2 24
    lw r3 r29 92
    sw r3 r2 20
    lw r3 r29 88
    sw r3 r2 16
    lw r4 r29 84
    sw r4 r2 12
    lw r5 r29 76
    sw r5 r2 8
    lw r5 r29 80
    sw r5 r2 4
    lw r6 r29 72
    sw r6 r2 0
    lw r6 r29 68
    sll r7 r6 2
    lw r8 r29 4
    add r27 r8 r7
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.151456
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.151458
    flui f0 0
    # 0.000000
    j float_eq0_cont.151459
float_eq0.151458:
    fcz f0
    bc1f float_eq0.151460
    flui f1 0
    # 0.000000
    j float_eq0_cont.151461
float_eq0.151460:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151462
    addi r2 r0 1
    j float_ble_cont.151463
float_ble_else.151462:
    or r2 r0 r0
float_ble_cont.151463:
    bne r2 r0 beq_else.151464
    flui f1 -16512
    # -1.000000
    j beq_cont.151465
beq_else.151464:
    flui f1 16256
    # 1.000000
beq_cont.151465:
float_eq0_cont.151461:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151459:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.151466
    flui f0 0
    # 0.000000
    j float_eq0_cont.151467
float_eq0.151466:
    fcz f0
    bc1f float_eq0.151468
    flui f1 0
    # 0.000000
    j float_eq0_cont.151469
float_eq0.151468:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151470
    addi r2 r0 1
    j float_ble_cont.151471
float_ble_else.151470:
    or r2 r0 r0
float_ble_cont.151471:
    bne r2 r0 beq_else.151472
    flui f1 -16512
    # -1.000000
    j beq_cont.151473
beq_else.151472:
    flui f1 16256
    # 1.000000
beq_cont.151473:
float_eq0_cont.151469:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151467:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.151474
    flui f0 0
    # 0.000000
    j float_eq0_cont.151475
float_eq0.151474:
    fcz f0
    bc1f float_eq0.151476
    flui f1 0
    # 0.000000
    j float_eq0_cont.151477
float_eq0.151476:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151478
    addi r2 r0 1
    j float_ble_cont.151479
float_ble_else.151478:
    or r2 r0 r0
float_ble_cont.151479:
    bne r2 r0 beq_else.151480
    flui f1 -16512
    # -1.000000
    j beq_cont.151481
beq_else.151480:
    flui f1 16256
    # 1.000000
beq_cont.151481:
float_eq0_cont.151477:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.151475:
    swcZ f0 r3 8
    j beq_cont.151457
beq_else.151456:
    addi r28 r0 2
    bne r5 r28 beq_else.151482
    lw r2 r29 96
    bne r2 r0 beq_else.151484
    addi r2 r0 1
    j beq_cont.151485
beq_else.151484:
    or r2 r0 r0
beq_cont.151485:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151486
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.151487
float_ble_else.151486:
    flui f0 0
    # 0.000000
float_ble_cont.151487:
    fcz f0
    bc1f float_eq0.151488
    flui f0 16256
    # 1.000000
    j float_eq0_cont.151489
float_eq0.151488:
    bne r2 r0 beq_else.151490
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.151491
beq_else.151490:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.151491:
float_eq0_cont.151489:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.151483
beq_else.151482:
beq_cont.151483:
beq_cont.151457:
    bne r4 r0 beq_else.151492
    j beq_cont.151493
beq_else.151492:
    mv r2 r1
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal rotate_quadratic_matrix.2738
    subi r29 r29 120
    lw r31 r29 116
beq_cont.151493:
    addi r1 r0 1
beq_cont.151449:
    bne r1 r0 beq_else.151494
    lw r1 r29 12
    lw r2 r29 68
    sw r2 r1 0
    jr r31
beq_else.151494:
    lw r1 r29 68
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.151496
    jr r31
bge_else.151496:
    lw r25 r29 8
    sw r1 r29 116
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.151498
    lw r1 r29 12
    lw r2 r29 116
    sw r2 r1 0
    jr r31
beq_else.151498:
    lw r1 r29 116
    addi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
read_net_item.2747:
    inint r2 r0
    #unknown instruction
    addi r28 r0 -1
    bne r2 r28 beq_else.151500
    addi r1 r1 1
    addi r2 r0 -1
    j min_caml_create_array
beq_else.151500:
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 0
    sw r1 r29 4
    addi r28 r0 -1
    bne r4 r28 beq_else.151501
    addi r3 r3 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.151502
beq_else.151501:
    addi r5 r3 1
    inint r6 r0
    #unknown instruction
    sw r4 r29 8
    sw r3 r29 12
    addi r28 r0 -1
    bne r6 r28 beq_else.151503
    addi r5 r5 1
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.151504
beq_else.151503:
    addi r7 r5 1
    inint r8 r0
    #unknown instruction
    sw r6 r29 16
    sw r5 r29 20
    addi r28 r0 -1
    bne r8 r28 beq_else.151505
    addi r7 r7 1
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.151506
beq_else.151505:
    addi r9 r7 1
    inint r10 r0
    #unknown instruction
    sw r8 r29 24
    sw r7 r29 28
    addi r28 r0 -1
    bne r10 r28 beq_else.151507
    addi r9 r9 1
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.151508
beq_else.151507:
    addi r11 r9 1
    inint r12 r0
    #unknown instruction
    sw r10 r29 32
    sw r9 r29 36
    addi r28 r0 -1
    bne r12 r28 beq_else.151509
    addi r11 r11 1
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.151510
beq_else.151509:
    addi r13 r11 1
    inint r14 r0
    #unknown instruction
    sw r12 r29 40
    sw r11 r29 44
    addi r28 r0 -1
    bne r14 r28 beq_else.151511
    addi r13 r13 1
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.151512
beq_else.151511:
    addi r15 r13 1
    inint r16 r0
    #unknown instruction
    sw r14 r29 48
    sw r13 r29 52
    addi r28 r0 -1
    bne r16 r28 beq_else.151513
    addi r15 r15 1
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.151514
beq_else.151513:
    addi r17 r15 1
    inint r18 r0
    #unknown instruction
    sw r16 r29 56
    sw r15 r29 60
    addi r28 r0 -1
    bne r18 r28 beq_else.151515
    addi r17 r17 1
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.151516
beq_else.151515:
    addi r19 r17 1
    inint r20 r0
    #unknown instruction
    sw r18 r29 64
    sw r17 r29 68
    addi r28 r0 -1
    bne r20 r28 beq_else.151517
    addi r19 r19 1
    addi r20 r0 -1
    mv r2 r20
    mv r1 r19
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.151518
beq_else.151517:
    addi r21 r19 1
    inint r22 r0
    #unknown instruction
    sw r20 r29 72
    sw r19 r29 76
    addi r28 r0 -1
    bne r22 r28 beq_else.151519
    addi r21 r21 1
    addi r22 r0 -1
    mv r2 r22
    mv r1 r21
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.151520
beq_else.151519:
    addi r23 r21 1
    inint r24 r0
    #unknown instruction
    sw r22 r29 80
    sw r21 r29 84
    addi r28 r0 -1
    bne r24 r28 beq_else.151521
    addi r23 r23 1
    addi r24 r0 -1
    mv r2 r24
    mv r1 r23
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.151522
beq_else.151521:
    addi r25 r23 1
    inint r2 r0
    #unknown instruction
    sw r24 r29 88
    sw r23 r29 92
    addi r28 r0 -1
    bne r2 r28 beq_else.151523
    addi r2 r25 1
    addi r25 r0 -1
    mv r1 r2
    mv r2 r25
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.151524
beq_else.151523:
    addi r1 r25 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 96
    sw r25 r29 100
    addi r28 r0 -1
    bne r4 r28 beq_else.151525
    addi r1 r1 1
    addi r4 r0 -1
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.151526
beq_else.151525:
    addi r3 r1 1
    inint r6 r0
    #unknown instruction
    sw r4 r29 104
    sw r1 r29 108
    addi r28 r0 -1
    bne r6 r28 beq_else.151527
    addi r3 r3 1
    addi r6 r0 -1
    mv r2 r6
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.151528
beq_else.151527:
    addi r5 r3 1
    inint r8 r0
    #unknown instruction
    sw r6 r29 112
    sw r3 r29 116
    addi r28 r0 -1
    bne r8 r28 beq_else.151529
    addi r5 r5 1
    addi r8 r0 -1
    mv r2 r8
    mv r1 r5
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.151530
beq_else.151529:
    addi r7 r5 1
    sw r8 r29 120
    sw r5 r29 124
    mv r1 r7
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2747
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 124
    sll r2 r2 2
    lw r3 r29 120
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151530:
    lw r2 r29 116
    sll r2 r2 2
    lw r3 r29 112
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151528:
    lw r2 r29 108
    sll r2 r2 2
    lw r3 r29 104
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151526:
    lw r2 r29 100
    sll r2 r2 2
    lw r3 r29 96
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151524:
    lw r2 r29 92
    sll r2 r2 2
    lw r3 r29 88
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151522:
    lw r2 r29 84
    sll r2 r2 2
    lw r3 r29 80
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151520:
    lw r2 r29 76
    sll r2 r2 2
    lw r3 r29 72
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151518:
    lw r2 r29 68
    sll r2 r2 2
    lw r3 r29 64
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151516:
    lw r2 r29 60
    sll r2 r2 2
    lw r3 r29 56
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151514:
    lw r2 r29 52
    sll r2 r2 2
    lw r3 r29 48
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151512:
    lw r2 r29 44
    sll r2 r2 2
    lw r3 r29 40
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151510:
    lw r2 r29 36
    sll r2 r2 2
    lw r3 r29 32
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151508:
    lw r2 r29 28
    sll r2 r2 2
    lw r3 r29 24
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151506:
    lw r2 r29 20
    sll r2 r2 2
    lw r3 r29 16
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151504:
    lw r2 r29 12
    sll r2 r2 2
    lw r3 r29 8
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151502:
    lw r2 r29 4
    sll r2 r2 2
    lw r3 r29 0
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_or_network.2749:
    inint r2 r0
    #unknown instruction
    sw r1 r29 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151531
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    or r2 r0 r1
    j beq_cont.151532
beq_else.151531:
    inint r3 r0
    #unknown instruction
    sw r2 r29 4
    addi r28 r0 -1
    bne r3 r28 beq_else.151533
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.151534
beq_else.151533:
    inint r4 r0
    #unknown instruction
    sw r3 r29 8
    addi r28 r0 -1
    bne r4 r28 beq_else.151535
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.151536
beq_else.151535:
    inint r5 r0
    #unknown instruction
    sw r4 r29 12
    addi r28 r0 -1
    bne r5 r28 beq_else.151537
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.151538
beq_else.151537:
    inint r6 r0
    #unknown instruction
    sw r5 r29 16
    addi r28 r0 -1
    bne r6 r28 beq_else.151539
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.151540
beq_else.151539:
    inint r7 r0
    #unknown instruction
    sw r6 r29 20
    addi r28 r0 -1
    bne r7 r28 beq_else.151541
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.151542
beq_else.151541:
    inint r8 r0
    #unknown instruction
    sw r7 r29 24
    addi r28 r0 -1
    bne r8 r28 beq_else.151543
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.151544
beq_else.151543:
    inint r9 r0
    #unknown instruction
    sw r8 r29 28
    addi r28 r0 -1
    bne r9 r28 beq_else.151545
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.151546
beq_else.151545:
    inint r10 r0
    #unknown instruction
    sw r9 r29 32
    addi r28 r0 -1
    bne r10 r28 beq_else.151547
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.151548
beq_else.151547:
    inint r11 r0
    #unknown instruction
    sw r10 r29 36
    addi r28 r0 -1
    bne r11 r28 beq_else.151549
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.151550
beq_else.151549:
    inint r12 r0
    #unknown instruction
    sw r11 r29 40
    addi r28 r0 -1
    bne r12 r28 beq_else.151551
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.151552
beq_else.151551:
    inint r13 r0
    #unknown instruction
    sw r12 r29 44
    addi r28 r0 -1
    bne r13 r28 beq_else.151553
    addi r13 r0 12
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.151554
beq_else.151553:
    inint r14 r0
    #unknown instruction
    sw r13 r29 48
    addi r28 r0 -1
    bne r14 r28 beq_else.151555
    addi r14 r0 13
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.151556
beq_else.151555:
    inint r15 r0
    #unknown instruction
    sw r14 r29 52
    addi r28 r0 -1
    bne r15 r28 beq_else.151557
    addi r15 r0 14
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.151558
beq_else.151557:
    inint r16 r0
    #unknown instruction
    sw r15 r29 56
    addi r28 r0 -1
    bne r16 r28 beq_else.151559
    addi r16 r0 15
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.151560
beq_else.151559:
    addi r17 r0 15
    sw r16 r29 60
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal read_net_item.2747
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r2 r1 56
beq_cont.151560:
    lw r2 r29 56
    sw r2 r1 52
beq_cont.151558:
    lw r2 r29 52
    sw r2 r1 48
beq_cont.151556:
    lw r2 r29 48
    sw r2 r1 44
beq_cont.151554:
    lw r2 r29 44
    sw r2 r1 40
beq_cont.151552:
    lw r2 r29 40
    sw r2 r1 36
beq_cont.151550:
    lw r2 r29 36
    sw r2 r1 32
beq_cont.151548:
    lw r2 r29 32
    sw r2 r1 28
beq_cont.151546:
    lw r2 r29 28
    sw r2 r1 24
beq_cont.151544:
    lw r2 r29 24
    sw r2 r1 20
beq_cont.151542:
    lw r2 r29 20
    sw r2 r1 16
beq_cont.151540:
    lw r2 r29 16
    sw r2 r1 12
beq_cont.151538:
    lw r2 r29 12
    sw r2 r1 8
beq_cont.151536:
    lw r2 r29 8
    sw r2 r1 4
beq_cont.151534:
    lw r2 r29 4
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151532:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151561
    lw r1 r29 0
    addi r1 r1 1
    j min_caml_create_array
beq_else.151561:
    lw r1 r29 0
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 64
    sw r3 r29 68
    addi r28 r0 -1
    bne r4 r28 beq_else.151562
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    j beq_cont.151563
beq_else.151562:
    inint r5 r0
    #unknown instruction
    sw r4 r29 72
    addi r28 r0 -1
    bne r5 r28 beq_else.151564
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.151565
beq_else.151564:
    inint r6 r0
    #unknown instruction
    sw r5 r29 76
    addi r28 r0 -1
    bne r6 r28 beq_else.151566
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.151567
beq_else.151566:
    inint r7 r0
    #unknown instruction
    sw r6 r29 80
    addi r28 r0 -1
    bne r7 r28 beq_else.151568
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.151569
beq_else.151568:
    inint r8 r0
    #unknown instruction
    sw r7 r29 84
    addi r28 r0 -1
    bne r8 r28 beq_else.151570
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.151571
beq_else.151570:
    inint r9 r0
    #unknown instruction
    sw r8 r29 88
    addi r28 r0 -1
    bne r9 r28 beq_else.151572
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.151573
beq_else.151572:
    inint r10 r0
    #unknown instruction
    sw r9 r29 92
    addi r28 r0 -1
    bne r10 r28 beq_else.151574
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.151575
beq_else.151574:
    inint r11 r0
    #unknown instruction
    sw r10 r29 96
    addi r28 r0 -1
    bne r11 r28 beq_else.151576
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.151577
beq_else.151576:
    inint r12 r0
    #unknown instruction
    sw r11 r29 100
    addi r28 r0 -1
    bne r12 r28 beq_else.151578
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.151579
beq_else.151578:
    inint r13 r0
    #unknown instruction
    sw r12 r29 104
    addi r28 r0 -1
    bne r13 r28 beq_else.151580
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.151581
beq_else.151580:
    inint r14 r0
    #unknown instruction
    sw r13 r29 108
    addi r28 r0 -1
    bne r14 r28 beq_else.151582
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.151583
beq_else.151582:
    inint r15 r0
    #unknown instruction
    sw r14 r29 112
    addi r28 r0 -1
    bne r15 r28 beq_else.151584
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.151585
beq_else.151584:
    inint r16 r0
    #unknown instruction
    sw r15 r29 116
    addi r28 r0 -1
    bne r16 r28 beq_else.151586
    addi r16 r0 13
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.151587
beq_else.151586:
    inint r17 r0
    #unknown instruction
    sw r16 r29 120
    addi r28 r0 -1
    bne r17 r28 beq_else.151588
    addi r17 r0 14
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.151589
beq_else.151588:
    addi r18 r0 14
    sw r17 r29 124
    mv r1 r18
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2747
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 124
    sw r2 r1 52
beq_cont.151589:
    lw r2 r29 120
    sw r2 r1 48
beq_cont.151587:
    lw r2 r29 116
    sw r2 r1 44
beq_cont.151585:
    lw r2 r29 112
    sw r2 r1 40
beq_cont.151583:
    lw r2 r29 108
    sw r2 r1 36
beq_cont.151581:
    lw r2 r29 104
    sw r2 r1 32
beq_cont.151579:
    lw r2 r29 100
    sw r2 r1 28
beq_cont.151577:
    lw r2 r29 96
    sw r2 r1 24
beq_cont.151575:
    lw r2 r29 92
    sw r2 r1 20
beq_cont.151573:
    lw r2 r29 88
    sw r2 r1 16
beq_cont.151571:
    lw r2 r29 84
    sw r2 r1 12
beq_cont.151569:
    lw r2 r29 80
    sw r2 r1 8
beq_cont.151567:
    lw r2 r29 76
    sw r2 r1 4
beq_cont.151565:
    lw r2 r29 72
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151563:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151590
    lw r1 r29 68
    addi r1 r1 1
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.151591
beq_else.151590:
    lw r1 r29 68
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 128
    sw r3 r29 132
    addi r28 r0 -1
    bne r4 r28 beq_else.151592
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    j beq_cont.151593
beq_else.151592:
    inint r5 r0
    #unknown instruction
    sw r4 r29 136
    addi r28 r0 -1
    bne r5 r28 beq_else.151594
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.151595
beq_else.151594:
    inint r6 r0
    #unknown instruction
    sw r5 r29 140
    addi r28 r0 -1
    bne r6 r28 beq_else.151596
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.151597
beq_else.151596:
    inint r7 r0
    #unknown instruction
    sw r6 r29 144
    addi r28 r0 -1
    bne r7 r28 beq_else.151598
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.151599
beq_else.151598:
    inint r8 r0
    #unknown instruction
    sw r7 r29 148
    addi r28 r0 -1
    bne r8 r28 beq_else.151600
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.151601
beq_else.151600:
    inint r9 r0
    #unknown instruction
    sw r8 r29 152
    addi r28 r0 -1
    bne r9 r28 beq_else.151602
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.151603
beq_else.151602:
    inint r10 r0
    #unknown instruction
    sw r9 r29 156
    addi r28 r0 -1
    bne r10 r28 beq_else.151604
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.151605
beq_else.151604:
    inint r11 r0
    #unknown instruction
    sw r10 r29 160
    addi r28 r0 -1
    bne r11 r28 beq_else.151606
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.151607
beq_else.151606:
    inint r12 r0
    #unknown instruction
    sw r11 r29 164
    addi r28 r0 -1
    bne r12 r28 beq_else.151608
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.151609
beq_else.151608:
    inint r13 r0
    #unknown instruction
    sw r12 r29 168
    addi r28 r0 -1
    bne r13 r28 beq_else.151610
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.151611
beq_else.151610:
    inint r14 r0
    #unknown instruction
    sw r13 r29 172
    addi r28 r0 -1
    bne r14 r28 beq_else.151612
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.151613
beq_else.151612:
    inint r15 r0
    #unknown instruction
    sw r14 r29 176
    addi r28 r0 -1
    bne r15 r28 beq_else.151614
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.151615
beq_else.151614:
    inint r16 r0
    #unknown instruction
    sw r15 r29 180
    addi r28 r0 -1
    bne r16 r28 beq_else.151616
    addi r16 r0 13
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.151617
beq_else.151616:
    addi r17 r0 13
    sw r16 r29 184
    mv r1 r17
    sw r31 r29 188
    addi r29 r29 192
    jal read_net_item.2747
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    sw r2 r1 48
beq_cont.151617:
    lw r2 r29 180
    sw r2 r1 44
beq_cont.151615:
    lw r2 r29 176
    sw r2 r1 40
beq_cont.151613:
    lw r2 r29 172
    sw r2 r1 36
beq_cont.151611:
    lw r2 r29 168
    sw r2 r1 32
beq_cont.151609:
    lw r2 r29 164
    sw r2 r1 28
beq_cont.151607:
    lw r2 r29 160
    sw r2 r1 24
beq_cont.151605:
    lw r2 r29 156
    sw r2 r1 20
beq_cont.151603:
    lw r2 r29 152
    sw r2 r1 16
beq_cont.151601:
    lw r2 r29 148
    sw r2 r1 12
beq_cont.151599:
    lw r2 r29 144
    sw r2 r1 8
beq_cont.151597:
    lw r2 r29 140
    sw r2 r1 4
beq_cont.151595:
    lw r2 r29 136
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151593:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151618
    lw r1 r29 132
    addi r1 r1 1
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.151619
beq_else.151618:
    lw r1 r29 132
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 188
    sw r3 r29 192
    addi r28 r0 -1
    bne r4 r28 beq_else.151620
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    j beq_cont.151621
beq_else.151620:
    inint r5 r0
    #unknown instruction
    sw r4 r29 196
    addi r28 r0 -1
    bne r5 r28 beq_else.151622
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.151623
beq_else.151622:
    inint r6 r0
    #unknown instruction
    sw r5 r29 200
    addi r28 r0 -1
    bne r6 r28 beq_else.151624
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.151625
beq_else.151624:
    inint r7 r0
    #unknown instruction
    sw r6 r29 204
    addi r28 r0 -1
    bne r7 r28 beq_else.151626
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.151627
beq_else.151626:
    inint r8 r0
    #unknown instruction
    sw r7 r29 208
    addi r28 r0 -1
    bne r8 r28 beq_else.151628
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.151629
beq_else.151628:
    inint r9 r0
    #unknown instruction
    sw r8 r29 212
    addi r28 r0 -1
    bne r9 r28 beq_else.151630
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.151631
beq_else.151630:
    inint r10 r0
    #unknown instruction
    sw r9 r29 216
    addi r28 r0 -1
    bne r10 r28 beq_else.151632
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.151633
beq_else.151632:
    inint r11 r0
    #unknown instruction
    sw r10 r29 220
    addi r28 r0 -1
    bne r11 r28 beq_else.151634
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.151635
beq_else.151634:
    inint r12 r0
    #unknown instruction
    sw r11 r29 224
    addi r28 r0 -1
    bne r12 r28 beq_else.151636
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.151637
beq_else.151636:
    inint r13 r0
    #unknown instruction
    sw r12 r29 228
    addi r28 r0 -1
    bne r13 r28 beq_else.151638
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.151639
beq_else.151638:
    inint r14 r0
    #unknown instruction
    sw r13 r29 232
    addi r28 r0 -1
    bne r14 r28 beq_else.151640
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.151641
beq_else.151640:
    inint r15 r0
    #unknown instruction
    sw r14 r29 236
    addi r28 r0 -1
    bne r15 r28 beq_else.151642
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.151643
beq_else.151642:
    addi r16 r0 12
    sw r15 r29 240
    mv r1 r16
    sw r31 r29 244
    addi r29 r29 248
    jal read_net_item.2747
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r2 r1 44
beq_cont.151643:
    lw r2 r29 236
    sw r2 r1 40
beq_cont.151641:
    lw r2 r29 232
    sw r2 r1 36
beq_cont.151639:
    lw r2 r29 228
    sw r2 r1 32
beq_cont.151637:
    lw r2 r29 224
    sw r2 r1 28
beq_cont.151635:
    lw r2 r29 220
    sw r2 r1 24
beq_cont.151633:
    lw r2 r29 216
    sw r2 r1 20
beq_cont.151631:
    lw r2 r29 212
    sw r2 r1 16
beq_cont.151629:
    lw r2 r29 208
    sw r2 r1 12
beq_cont.151627:
    lw r2 r29 204
    sw r2 r1 8
beq_cont.151625:
    lw r2 r29 200
    sw r2 r1 4
beq_cont.151623:
    lw r2 r29 196
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151621:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151644
    lw r1 r29 192
    addi r1 r1 1
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.151645
beq_else.151644:
    lw r1 r29 192
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 244
    sw r3 r29 248
    addi r28 r0 -1
    bne r4 r28 beq_else.151646
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    j beq_cont.151647
beq_else.151646:
    inint r5 r0
    #unknown instruction
    sw r4 r29 252
    addi r28 r0 -1
    bne r5 r28 beq_else.151648
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.151649
beq_else.151648:
    inint r6 r0
    #unknown instruction
    sw r5 r29 256
    addi r28 r0 -1
    bne r6 r28 beq_else.151650
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.151651
beq_else.151650:
    inint r7 r0
    #unknown instruction
    sw r6 r29 260
    addi r28 r0 -1
    bne r7 r28 beq_else.151652
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.151653
beq_else.151652:
    inint r8 r0
    #unknown instruction
    sw r7 r29 264
    addi r28 r0 -1
    bne r8 r28 beq_else.151654
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.151655
beq_else.151654:
    inint r9 r0
    #unknown instruction
    sw r8 r29 268
    addi r28 r0 -1
    bne r9 r28 beq_else.151656
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.151657
beq_else.151656:
    inint r10 r0
    #unknown instruction
    sw r9 r29 272
    addi r28 r0 -1
    bne r10 r28 beq_else.151658
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.151659
beq_else.151658:
    inint r11 r0
    #unknown instruction
    sw r10 r29 276
    addi r28 r0 -1
    bne r11 r28 beq_else.151660
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.151661
beq_else.151660:
    inint r12 r0
    #unknown instruction
    sw r11 r29 280
    addi r28 r0 -1
    bne r12 r28 beq_else.151662
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.151663
beq_else.151662:
    inint r13 r0
    #unknown instruction
    sw r12 r29 284
    addi r28 r0 -1
    bne r13 r28 beq_else.151664
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.151665
beq_else.151664:
    inint r14 r0
    #unknown instruction
    sw r13 r29 288
    addi r28 r0 -1
    bne r14 r28 beq_else.151666
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.151667
beq_else.151666:
    addi r15 r0 11
    sw r14 r29 292
    mv r1 r15
    sw r31 r29 300
    addi r29 r29 304
    jal read_net_item.2747
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 292
    sw r2 r1 40
beq_cont.151667:
    lw r2 r29 288
    sw r2 r1 36
beq_cont.151665:
    lw r2 r29 284
    sw r2 r1 32
beq_cont.151663:
    lw r2 r29 280
    sw r2 r1 28
beq_cont.151661:
    lw r2 r29 276
    sw r2 r1 24
beq_cont.151659:
    lw r2 r29 272
    sw r2 r1 20
beq_cont.151657:
    lw r2 r29 268
    sw r2 r1 16
beq_cont.151655:
    lw r2 r29 264
    sw r2 r1 12
beq_cont.151653:
    lw r2 r29 260
    sw r2 r1 8
beq_cont.151651:
    lw r2 r29 256
    sw r2 r1 4
beq_cont.151649:
    lw r2 r29 252
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151647:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151668
    lw r1 r29 248
    addi r1 r1 1
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.151669
beq_else.151668:
    lw r1 r29 248
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 296
    sw r3 r29 300
    addi r28 r0 -1
    bne r4 r28 beq_else.151670
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r0 r1
    j beq_cont.151671
beq_else.151670:
    inint r5 r0
    #unknown instruction
    sw r4 r29 304
    addi r28 r0 -1
    bne r5 r28 beq_else.151672
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.151673
beq_else.151672:
    inint r6 r0
    #unknown instruction
    sw r5 r29 308
    addi r28 r0 -1
    bne r6 r28 beq_else.151674
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.151675
beq_else.151674:
    inint r7 r0
    #unknown instruction
    sw r6 r29 312
    addi r28 r0 -1
    bne r7 r28 beq_else.151676
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.151677
beq_else.151676:
    inint r8 r0
    #unknown instruction
    sw r7 r29 316
    addi r28 r0 -1
    bne r8 r28 beq_else.151678
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.151679
beq_else.151678:
    inint r9 r0
    #unknown instruction
    sw r8 r29 320
    addi r28 r0 -1
    bne r9 r28 beq_else.151680
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.151681
beq_else.151680:
    inint r10 r0
    #unknown instruction
    sw r9 r29 324
    addi r28 r0 -1
    bne r10 r28 beq_else.151682
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.151683
beq_else.151682:
    inint r11 r0
    #unknown instruction
    sw r10 r29 328
    addi r28 r0 -1
    bne r11 r28 beq_else.151684
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.151685
beq_else.151684:
    inint r12 r0
    #unknown instruction
    sw r11 r29 332
    addi r28 r0 -1
    bne r12 r28 beq_else.151686
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.151687
beq_else.151686:
    inint r13 r0
    #unknown instruction
    sw r12 r29 336
    addi r28 r0 -1
    bne r13 r28 beq_else.151688
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.151689
beq_else.151688:
    addi r14 r0 10
    sw r13 r29 340
    mv r1 r14
    sw r31 r29 348
    addi r29 r29 352
    jal read_net_item.2747
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r2 r1 36
beq_cont.151689:
    lw r2 r29 336
    sw r2 r1 32
beq_cont.151687:
    lw r2 r29 332
    sw r2 r1 28
beq_cont.151685:
    lw r2 r29 328
    sw r2 r1 24
beq_cont.151683:
    lw r2 r29 324
    sw r2 r1 20
beq_cont.151681:
    lw r2 r29 320
    sw r2 r1 16
beq_cont.151679:
    lw r2 r29 316
    sw r2 r1 12
beq_cont.151677:
    lw r2 r29 312
    sw r2 r1 8
beq_cont.151675:
    lw r2 r29 308
    sw r2 r1 4
beq_cont.151673:
    lw r2 r29 304
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151671:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151690
    lw r1 r29 300
    addi r1 r1 1
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.151691
beq_else.151690:
    lw r1 r29 300
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 344
    sw r3 r29 348
    addi r28 r0 -1
    bne r4 r28 beq_else.151692
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    j beq_cont.151693
beq_else.151692:
    inint r5 r0
    #unknown instruction
    sw r4 r29 352
    addi r28 r0 -1
    bne r5 r28 beq_else.151694
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.151695
beq_else.151694:
    inint r6 r0
    #unknown instruction
    sw r5 r29 356
    addi r28 r0 -1
    bne r6 r28 beq_else.151696
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.151697
beq_else.151696:
    inint r7 r0
    #unknown instruction
    sw r6 r29 360
    addi r28 r0 -1
    bne r7 r28 beq_else.151698
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.151699
beq_else.151698:
    inint r8 r0
    #unknown instruction
    sw r7 r29 364
    addi r28 r0 -1
    bne r8 r28 beq_else.151700
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.151701
beq_else.151700:
    inint r9 r0
    #unknown instruction
    sw r8 r29 368
    addi r28 r0 -1
    bne r9 r28 beq_else.151702
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.151703
beq_else.151702:
    inint r10 r0
    #unknown instruction
    sw r9 r29 372
    addi r28 r0 -1
    bne r10 r28 beq_else.151704
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.151705
beq_else.151704:
    inint r11 r0
    #unknown instruction
    sw r10 r29 376
    addi r28 r0 -1
    bne r11 r28 beq_else.151706
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.151707
beq_else.151706:
    inint r12 r0
    #unknown instruction
    sw r11 r29 380
    addi r28 r0 -1
    bne r12 r28 beq_else.151708
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.151709
beq_else.151708:
    addi r13 r0 9
    sw r12 r29 384
    mv r1 r13
    sw r31 r29 388
    addi r29 r29 392
    jal read_net_item.2747
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r2 r1 32
beq_cont.151709:
    lw r2 r29 380
    sw r2 r1 28
beq_cont.151707:
    lw r2 r29 376
    sw r2 r1 24
beq_cont.151705:
    lw r2 r29 372
    sw r2 r1 20
beq_cont.151703:
    lw r2 r29 368
    sw r2 r1 16
beq_cont.151701:
    lw r2 r29 364
    sw r2 r1 12
beq_cont.151699:
    lw r2 r29 360
    sw r2 r1 8
beq_cont.151697:
    lw r2 r29 356
    sw r2 r1 4
beq_cont.151695:
    lw r2 r29 352
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151693:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151710
    lw r1 r29 348
    addi r1 r1 1
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.151711
beq_else.151710:
    lw r1 r29 348
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 388
    sw r3 r29 392
    addi r28 r0 -1
    bne r4 r28 beq_else.151712
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    j beq_cont.151713
beq_else.151712:
    inint r5 r0
    #unknown instruction
    sw r4 r29 396
    addi r28 r0 -1
    bne r5 r28 beq_else.151714
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.151715
beq_else.151714:
    inint r6 r0
    #unknown instruction
    sw r5 r29 400
    addi r28 r0 -1
    bne r6 r28 beq_else.151716
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.151717
beq_else.151716:
    inint r7 r0
    #unknown instruction
    sw r6 r29 404
    addi r28 r0 -1
    bne r7 r28 beq_else.151718
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    j beq_cont.151719
beq_else.151718:
    inint r8 r0
    #unknown instruction
    sw r7 r29 408
    addi r28 r0 -1
    bne r8 r28 beq_else.151720
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    j beq_cont.151721
beq_else.151720:
    inint r9 r0
    #unknown instruction
    sw r8 r29 412
    addi r28 r0 -1
    bne r9 r28 beq_else.151722
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    j beq_cont.151723
beq_else.151722:
    inint r10 r0
    #unknown instruction
    sw r9 r29 416
    addi r28 r0 -1
    bne r10 r28 beq_else.151724
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    j beq_cont.151725
beq_else.151724:
    inint r11 r0
    #unknown instruction
    sw r10 r29 420
    addi r28 r0 -1
    bne r11 r28 beq_else.151726
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    j beq_cont.151727
beq_else.151726:
    addi r12 r0 8
    sw r11 r29 424
    mv r1 r12
    sw r31 r29 428
    addi r29 r29 432
    jal read_net_item.2747
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r2 r1 28
beq_cont.151727:
    lw r2 r29 420
    sw r2 r1 24
beq_cont.151725:
    lw r2 r29 416
    sw r2 r1 20
beq_cont.151723:
    lw r2 r29 412
    sw r2 r1 16
beq_cont.151721:
    lw r2 r29 408
    sw r2 r1 12
beq_cont.151719:
    lw r2 r29 404
    sw r2 r1 8
beq_cont.151717:
    lw r2 r29 400
    sw r2 r1 4
beq_cont.151715:
    lw r2 r29 396
    sw r2 r1 0
    or r2 r1 r0
beq_cont.151713:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.151728
    lw r1 r29 392
    addi r1 r1 1
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    j beq_cont.151729
beq_else.151728:
    lw r1 r29 392
    addi r3 r1 1
    sw r2 r29 428
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal read_or_network.2749
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 392
    sll r2 r2 2
    lw r3 r29 428
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151729:
    lw r2 r29 348
    sll r2 r2 2
    lw r3 r29 388
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151711:
    lw r2 r29 300
    sll r2 r2 2
    lw r3 r29 344
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151691:
    lw r2 r29 248
    sll r2 r2 2
    lw r3 r29 296
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151669:
    lw r2 r29 192
    sll r2 r2 2
    lw r3 r29 244
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151645:
    lw r2 r29 132
    sll r2 r2 2
    lw r3 r29 188
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151619:
    lw r2 r29 68
    sll r2 r2 2
    lw r3 r29 128
    add r27 r1 r2
    sw r3 r27 0
beq_cont.151591:
    lw r2 r29 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_and_network.2751:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    sw r25 r29 0
    sw r2 r29 4
    sw r1 r29 8
    addi r28 r0 -1
    bne r3 r28 beq_else.151730
    addi r3 r0 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.151731
beq_else.151730:
    inint r4 r0
    #unknown instruction
    sw r3 r29 12
    addi r28 r0 -1
    bne r4 r28 beq_else.151732
    addi r4 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.151733
beq_else.151732:
    inint r5 r0
    #unknown instruction
    sw r4 r29 16
    addi r28 r0 -1
    bne r5 r28 beq_else.151734
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.151735
beq_else.151734:
    inint r6 r0
    #unknown instruction
    sw r5 r29 20
    addi r28 r0 -1
    bne r6 r28 beq_else.151736
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.151737
beq_else.151736:
    inint r7 r0
    #unknown instruction
    sw r6 r29 24
    addi r28 r0 -1
    bne r7 r28 beq_else.151738
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.151739
beq_else.151738:
    inint r8 r0
    #unknown instruction
    sw r7 r29 28
    addi r28 r0 -1
    bne r8 r28 beq_else.151740
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.151741
beq_else.151740:
    inint r9 r0
    #unknown instruction
    sw r8 r29 32
    addi r28 r0 -1
    bne r9 r28 beq_else.151742
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.151743
beq_else.151742:
    inint r10 r0
    #unknown instruction
    sw r9 r29 36
    addi r28 r0 -1
    bne r10 r28 beq_else.151744
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.151745
beq_else.151744:
    inint r11 r0
    #unknown instruction
    sw r10 r29 40
    addi r28 r0 -1
    bne r11 r28 beq_else.151746
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.151747
beq_else.151746:
    inint r12 r0
    #unknown instruction
    sw r11 r29 44
    addi r28 r0 -1
    bne r12 r28 beq_else.151748
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.151749
beq_else.151748:
    inint r13 r0
    #unknown instruction
    sw r12 r29 48
    addi r28 r0 -1
    bne r13 r28 beq_else.151750
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.151751
beq_else.151750:
    inint r14 r0
    #unknown instruction
    sw r13 r29 52
    addi r28 r0 -1
    bne r14 r28 beq_else.151752
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.151753
beq_else.151752:
    inint r15 r0
    #unknown instruction
    sw r14 r29 56
    addi r28 r0 -1
    bne r15 r28 beq_else.151754
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.151755
beq_else.151754:
    inint r16 r0
    #unknown instruction
    sw r15 r29 60
    addi r28 r0 -1
    bne r16 r28 beq_else.151756
    addi r16 r0 14
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.151757
beq_else.151756:
    inint r17 r0
    #unknown instruction
    sw r16 r29 64
    addi r28 r0 -1
    bne r17 r28 beq_else.151758
    addi r17 r0 15
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.151759
beq_else.151758:
    addi r18 r0 15
    sw r17 r29 68
    mv r1 r18
    sw r31 r29 76
    addi r29 r29 80
    jal read_net_item.2747
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 68
    sw r2 r1 56
beq_cont.151759:
    lw r2 r29 64
    sw r2 r1 52
beq_cont.151757:
    lw r2 r29 60
    sw r2 r1 48
beq_cont.151755:
    lw r2 r29 56
    sw r2 r1 44
beq_cont.151753:
    lw r2 r29 52
    sw r2 r1 40
beq_cont.151751:
    lw r2 r29 48
    sw r2 r1 36
beq_cont.151749:
    lw r2 r29 44
    sw r2 r1 32
beq_cont.151747:
    lw r2 r29 40
    sw r2 r1 28
beq_cont.151745:
    lw r2 r29 36
    sw r2 r1 24
beq_cont.151743:
    lw r2 r29 32
    sw r2 r1 20
beq_cont.151741:
    lw r2 r29 28
    sw r2 r1 16
beq_cont.151739:
    lw r2 r29 24
    sw r2 r1 12
beq_cont.151737:
    lw r2 r29 20
    sw r2 r1 8
beq_cont.151735:
    lw r2 r29 16
    sw r2 r1 4
beq_cont.151733:
    lw r2 r29 12
    sw r2 r1 0
beq_cont.151731:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151760
    jr r31
beq_else.151760:
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 72
    addi r28 r0 -1
    bne r2 r28 beq_else.151762
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.151763
beq_else.151762:
    inint r3 r0
    #unknown instruction
    sw r2 r29 76
    addi r28 r0 -1
    bne r3 r28 beq_else.151764
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.151765
beq_else.151764:
    inint r5 r0
    #unknown instruction
    sw r3 r29 80
    addi r28 r0 -1
    bne r5 r28 beq_else.151766
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.151767
beq_else.151766:
    inint r6 r0
    #unknown instruction
    sw r5 r29 84
    addi r28 r0 -1
    bne r6 r28 beq_else.151768
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.151769
beq_else.151768:
    inint r7 r0
    #unknown instruction
    sw r6 r29 88
    addi r28 r0 -1
    bne r7 r28 beq_else.151770
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.151771
beq_else.151770:
    inint r8 r0
    #unknown instruction
    sw r7 r29 92
    addi r28 r0 -1
    bne r8 r28 beq_else.151772
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.151773
beq_else.151772:
    inint r9 r0
    #unknown instruction
    sw r8 r29 96
    addi r28 r0 -1
    bne r9 r28 beq_else.151774
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.151775
beq_else.151774:
    inint r10 r0
    #unknown instruction
    sw r9 r29 100
    addi r28 r0 -1
    bne r10 r28 beq_else.151776
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.151777
beq_else.151776:
    inint r11 r0
    #unknown instruction
    sw r10 r29 104
    addi r28 r0 -1
    bne r11 r28 beq_else.151778
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.151779
beq_else.151778:
    inint r12 r0
    #unknown instruction
    sw r11 r29 108
    addi r28 r0 -1
    bne r12 r28 beq_else.151780
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.151781
beq_else.151780:
    inint r13 r0
    #unknown instruction
    sw r12 r29 112
    addi r28 r0 -1
    bne r13 r28 beq_else.151782
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.151783
beq_else.151782:
    inint r14 r0
    #unknown instruction
    sw r13 r29 116
    addi r28 r0 -1
    bne r14 r28 beq_else.151784
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.151785
beq_else.151784:
    inint r15 r0
    #unknown instruction
    sw r14 r29 120
    addi r28 r0 -1
    bne r15 r28 beq_else.151786
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.151787
beq_else.151786:
    inint r16 r0
    #unknown instruction
    sw r15 r29 124
    addi r28 r0 -1
    bne r16 r28 beq_else.151788
    addi r16 r0 14
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.151789
beq_else.151788:
    addi r17 r0 14
    sw r16 r29 128
    mv r1 r17
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2747
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    sw r2 r1 52
beq_cont.151789:
    lw r2 r29 124
    sw r2 r1 48
beq_cont.151787:
    lw r2 r29 120
    sw r2 r1 44
beq_cont.151785:
    lw r2 r29 116
    sw r2 r1 40
beq_cont.151783:
    lw r2 r29 112
    sw r2 r1 36
beq_cont.151781:
    lw r2 r29 108
    sw r2 r1 32
beq_cont.151779:
    lw r2 r29 104
    sw r2 r1 28
beq_cont.151777:
    lw r2 r29 100
    sw r2 r1 24
beq_cont.151775:
    lw r2 r29 96
    sw r2 r1 20
beq_cont.151773:
    lw r2 r29 92
    sw r2 r1 16
beq_cont.151771:
    lw r2 r29 88
    sw r2 r1 12
beq_cont.151769:
    lw r2 r29 84
    sw r2 r1 8
beq_cont.151767:
    lw r2 r29 80
    sw r2 r1 4
beq_cont.151765:
    lw r2 r29 76
    sw r2 r1 0
beq_cont.151763:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151790
    jr r31
beq_else.151790:
    lw r2 r29 72
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 132
    addi r28 r0 -1
    bne r2 r28 beq_else.151792
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.151793
beq_else.151792:
    inint r3 r0
    #unknown instruction
    sw r2 r29 136
    addi r28 r0 -1
    bne r3 r28 beq_else.151794
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.151795
beq_else.151794:
    inint r5 r0
    #unknown instruction
    sw r3 r29 140
    addi r28 r0 -1
    bne r5 r28 beq_else.151796
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.151797
beq_else.151796:
    inint r6 r0
    #unknown instruction
    sw r5 r29 144
    addi r28 r0 -1
    bne r6 r28 beq_else.151798
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.151799
beq_else.151798:
    inint r7 r0
    #unknown instruction
    sw r6 r29 148
    addi r28 r0 -1
    bne r7 r28 beq_else.151800
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.151801
beq_else.151800:
    inint r8 r0
    #unknown instruction
    sw r7 r29 152
    addi r28 r0 -1
    bne r8 r28 beq_else.151802
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.151803
beq_else.151802:
    inint r9 r0
    #unknown instruction
    sw r8 r29 156
    addi r28 r0 -1
    bne r9 r28 beq_else.151804
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.151805
beq_else.151804:
    inint r10 r0
    #unknown instruction
    sw r9 r29 160
    addi r28 r0 -1
    bne r10 r28 beq_else.151806
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.151807
beq_else.151806:
    inint r11 r0
    #unknown instruction
    sw r10 r29 164
    addi r28 r0 -1
    bne r11 r28 beq_else.151808
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.151809
beq_else.151808:
    inint r12 r0
    #unknown instruction
    sw r11 r29 168
    addi r28 r0 -1
    bne r12 r28 beq_else.151810
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.151811
beq_else.151810:
    inint r13 r0
    #unknown instruction
    sw r12 r29 172
    addi r28 r0 -1
    bne r13 r28 beq_else.151812
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.151813
beq_else.151812:
    inint r14 r0
    #unknown instruction
    sw r13 r29 176
    addi r28 r0 -1
    bne r14 r28 beq_else.151814
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.151815
beq_else.151814:
    inint r15 r0
    #unknown instruction
    sw r14 r29 180
    addi r28 r0 -1
    bne r15 r28 beq_else.151816
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.151817
beq_else.151816:
    addi r16 r0 13
    sw r15 r29 184
    mv r1 r16
    sw r31 r29 188
    addi r29 r29 192
    jal read_net_item.2747
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    sw r2 r1 48
beq_cont.151817:
    lw r2 r29 180
    sw r2 r1 44
beq_cont.151815:
    lw r2 r29 176
    sw r2 r1 40
beq_cont.151813:
    lw r2 r29 172
    sw r2 r1 36
beq_cont.151811:
    lw r2 r29 168
    sw r2 r1 32
beq_cont.151809:
    lw r2 r29 164
    sw r2 r1 28
beq_cont.151807:
    lw r2 r29 160
    sw r2 r1 24
beq_cont.151805:
    lw r2 r29 156
    sw r2 r1 20
beq_cont.151803:
    lw r2 r29 152
    sw r2 r1 16
beq_cont.151801:
    lw r2 r29 148
    sw r2 r1 12
beq_cont.151799:
    lw r2 r29 144
    sw r2 r1 8
beq_cont.151797:
    lw r2 r29 140
    sw r2 r1 4
beq_cont.151795:
    lw r2 r29 136
    sw r2 r1 0
beq_cont.151793:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151818
    jr r31
beq_else.151818:
    lw r2 r29 132
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 188
    addi r28 r0 -1
    bne r2 r28 beq_else.151820
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.151821
beq_else.151820:
    inint r3 r0
    #unknown instruction
    sw r2 r29 192
    addi r28 r0 -1
    bne r3 r28 beq_else.151822
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.151823
beq_else.151822:
    inint r5 r0
    #unknown instruction
    sw r3 r29 196
    addi r28 r0 -1
    bne r5 r28 beq_else.151824
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.151825
beq_else.151824:
    inint r6 r0
    #unknown instruction
    sw r5 r29 200
    addi r28 r0 -1
    bne r6 r28 beq_else.151826
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.151827
beq_else.151826:
    inint r7 r0
    #unknown instruction
    sw r6 r29 204
    addi r28 r0 -1
    bne r7 r28 beq_else.151828
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.151829
beq_else.151828:
    inint r8 r0
    #unknown instruction
    sw r7 r29 208
    addi r28 r0 -1
    bne r8 r28 beq_else.151830
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.151831
beq_else.151830:
    inint r9 r0
    #unknown instruction
    sw r8 r29 212
    addi r28 r0 -1
    bne r9 r28 beq_else.151832
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.151833
beq_else.151832:
    inint r10 r0
    #unknown instruction
    sw r9 r29 216
    addi r28 r0 -1
    bne r10 r28 beq_else.151834
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.151835
beq_else.151834:
    inint r11 r0
    #unknown instruction
    sw r10 r29 220
    addi r28 r0 -1
    bne r11 r28 beq_else.151836
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.151837
beq_else.151836:
    inint r12 r0
    #unknown instruction
    sw r11 r29 224
    addi r28 r0 -1
    bne r12 r28 beq_else.151838
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.151839
beq_else.151838:
    inint r13 r0
    #unknown instruction
    sw r12 r29 228
    addi r28 r0 -1
    bne r13 r28 beq_else.151840
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.151841
beq_else.151840:
    inint r14 r0
    #unknown instruction
    sw r13 r29 232
    addi r28 r0 -1
    bne r14 r28 beq_else.151842
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.151843
beq_else.151842:
    addi r15 r0 12
    sw r14 r29 236
    mv r1 r15
    sw r31 r29 244
    addi r29 r29 248
    jal read_net_item.2747
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 236
    sw r2 r1 44
beq_cont.151843:
    lw r2 r29 232
    sw r2 r1 40
beq_cont.151841:
    lw r2 r29 228
    sw r2 r1 36
beq_cont.151839:
    lw r2 r29 224
    sw r2 r1 32
beq_cont.151837:
    lw r2 r29 220
    sw r2 r1 28
beq_cont.151835:
    lw r2 r29 216
    sw r2 r1 24
beq_cont.151833:
    lw r2 r29 212
    sw r2 r1 20
beq_cont.151831:
    lw r2 r29 208
    sw r2 r1 16
beq_cont.151829:
    lw r2 r29 204
    sw r2 r1 12
beq_cont.151827:
    lw r2 r29 200
    sw r2 r1 8
beq_cont.151825:
    lw r2 r29 196
    sw r2 r1 4
beq_cont.151823:
    lw r2 r29 192
    sw r2 r1 0
beq_cont.151821:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151844
    jr r31
beq_else.151844:
    lw r2 r29 188
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 240
    addi r28 r0 -1
    bne r2 r28 beq_else.151846
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.151847
beq_else.151846:
    inint r3 r0
    #unknown instruction
    sw r2 r29 244
    addi r28 r0 -1
    bne r3 r28 beq_else.151848
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.151849
beq_else.151848:
    inint r5 r0
    #unknown instruction
    sw r3 r29 248
    addi r28 r0 -1
    bne r5 r28 beq_else.151850
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.151851
beq_else.151850:
    inint r6 r0
    #unknown instruction
    sw r5 r29 252
    addi r28 r0 -1
    bne r6 r28 beq_else.151852
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.151853
beq_else.151852:
    inint r7 r0
    #unknown instruction
    sw r6 r29 256
    addi r28 r0 -1
    bne r7 r28 beq_else.151854
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.151855
beq_else.151854:
    inint r8 r0
    #unknown instruction
    sw r7 r29 260
    addi r28 r0 -1
    bne r8 r28 beq_else.151856
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.151857
beq_else.151856:
    inint r9 r0
    #unknown instruction
    sw r8 r29 264
    addi r28 r0 -1
    bne r9 r28 beq_else.151858
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.151859
beq_else.151858:
    inint r10 r0
    #unknown instruction
    sw r9 r29 268
    addi r28 r0 -1
    bne r10 r28 beq_else.151860
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.151861
beq_else.151860:
    inint r11 r0
    #unknown instruction
    sw r10 r29 272
    addi r28 r0 -1
    bne r11 r28 beq_else.151862
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.151863
beq_else.151862:
    inint r12 r0
    #unknown instruction
    sw r11 r29 276
    addi r28 r0 -1
    bne r12 r28 beq_else.151864
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.151865
beq_else.151864:
    inint r13 r0
    #unknown instruction
    sw r12 r29 280
    addi r28 r0 -1
    bne r13 r28 beq_else.151866
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.151867
beq_else.151866:
    addi r14 r0 11
    sw r13 r29 284
    mv r1 r14
    sw r31 r29 292
    addi r29 r29 296
    jal read_net_item.2747
    subi r29 r29 296
    lw r31 r29 292
    lw r2 r29 284
    sw r2 r1 40
beq_cont.151867:
    lw r2 r29 280
    sw r2 r1 36
beq_cont.151865:
    lw r2 r29 276
    sw r2 r1 32
beq_cont.151863:
    lw r2 r29 272
    sw r2 r1 28
beq_cont.151861:
    lw r2 r29 268
    sw r2 r1 24
beq_cont.151859:
    lw r2 r29 264
    sw r2 r1 20
beq_cont.151857:
    lw r2 r29 260
    sw r2 r1 16
beq_cont.151855:
    lw r2 r29 256
    sw r2 r1 12
beq_cont.151853:
    lw r2 r29 252
    sw r2 r1 8
beq_cont.151851:
    lw r2 r29 248
    sw r2 r1 4
beq_cont.151849:
    lw r2 r29 244
    sw r2 r1 0
beq_cont.151847:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151868
    jr r31
beq_else.151868:
    lw r2 r29 240
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 288
    addi r28 r0 -1
    bne r2 r28 beq_else.151870
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.151871
beq_else.151870:
    inint r3 r0
    #unknown instruction
    sw r2 r29 292
    addi r28 r0 -1
    bne r3 r28 beq_else.151872
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.151873
beq_else.151872:
    inint r5 r0
    #unknown instruction
    sw r3 r29 296
    addi r28 r0 -1
    bne r5 r28 beq_else.151874
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.151875
beq_else.151874:
    inint r6 r0
    #unknown instruction
    sw r5 r29 300
    addi r28 r0 -1
    bne r6 r28 beq_else.151876
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.151877
beq_else.151876:
    inint r7 r0
    #unknown instruction
    sw r6 r29 304
    addi r28 r0 -1
    bne r7 r28 beq_else.151878
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.151879
beq_else.151878:
    inint r8 r0
    #unknown instruction
    sw r7 r29 308
    addi r28 r0 -1
    bne r8 r28 beq_else.151880
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.151881
beq_else.151880:
    inint r9 r0
    #unknown instruction
    sw r8 r29 312
    addi r28 r0 -1
    bne r9 r28 beq_else.151882
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.151883
beq_else.151882:
    inint r10 r0
    #unknown instruction
    sw r9 r29 316
    addi r28 r0 -1
    bne r10 r28 beq_else.151884
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.151885
beq_else.151884:
    inint r11 r0
    #unknown instruction
    sw r10 r29 320
    addi r28 r0 -1
    bne r11 r28 beq_else.151886
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.151887
beq_else.151886:
    inint r12 r0
    #unknown instruction
    sw r11 r29 324
    addi r28 r0 -1
    bne r12 r28 beq_else.151888
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.151889
beq_else.151888:
    addi r13 r0 10
    sw r12 r29 328
    mv r1 r13
    sw r31 r29 332
    addi r29 r29 336
    jal read_net_item.2747
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 328
    sw r2 r1 36
beq_cont.151889:
    lw r2 r29 324
    sw r2 r1 32
beq_cont.151887:
    lw r2 r29 320
    sw r2 r1 28
beq_cont.151885:
    lw r2 r29 316
    sw r2 r1 24
beq_cont.151883:
    lw r2 r29 312
    sw r2 r1 20
beq_cont.151881:
    lw r2 r29 308
    sw r2 r1 16
beq_cont.151879:
    lw r2 r29 304
    sw r2 r1 12
beq_cont.151877:
    lw r2 r29 300
    sw r2 r1 8
beq_cont.151875:
    lw r2 r29 296
    sw r2 r1 4
beq_cont.151873:
    lw r2 r29 292
    sw r2 r1 0
beq_cont.151871:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151890
    jr r31
beq_else.151890:
    lw r2 r29 288
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 332
    addi r28 r0 -1
    bne r2 r28 beq_else.151892
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.151893
beq_else.151892:
    inint r3 r0
    #unknown instruction
    sw r2 r29 336
    addi r28 r0 -1
    bne r3 r28 beq_else.151894
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.151895
beq_else.151894:
    inint r5 r0
    #unknown instruction
    sw r3 r29 340
    addi r28 r0 -1
    bne r5 r28 beq_else.151896
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.151897
beq_else.151896:
    inint r6 r0
    #unknown instruction
    sw r5 r29 344
    addi r28 r0 -1
    bne r6 r28 beq_else.151898
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.151899
beq_else.151898:
    inint r7 r0
    #unknown instruction
    sw r6 r29 348
    addi r28 r0 -1
    bne r7 r28 beq_else.151900
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.151901
beq_else.151900:
    inint r8 r0
    #unknown instruction
    sw r7 r29 352
    addi r28 r0 -1
    bne r8 r28 beq_else.151902
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.151903
beq_else.151902:
    inint r9 r0
    #unknown instruction
    sw r8 r29 356
    addi r28 r0 -1
    bne r9 r28 beq_else.151904
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.151905
beq_else.151904:
    inint r10 r0
    #unknown instruction
    sw r9 r29 360
    addi r28 r0 -1
    bne r10 r28 beq_else.151906
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.151907
beq_else.151906:
    inint r11 r0
    #unknown instruction
    sw r10 r29 364
    addi r28 r0 -1
    bne r11 r28 beq_else.151908
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.151909
beq_else.151908:
    addi r12 r0 9
    sw r11 r29 368
    mv r1 r12
    sw r31 r29 372
    addi r29 r29 376
    jal read_net_item.2747
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 368
    sw r2 r1 32
beq_cont.151909:
    lw r2 r29 364
    sw r2 r1 28
beq_cont.151907:
    lw r2 r29 360
    sw r2 r1 24
beq_cont.151905:
    lw r2 r29 356
    sw r2 r1 20
beq_cont.151903:
    lw r2 r29 352
    sw r2 r1 16
beq_cont.151901:
    lw r2 r29 348
    sw r2 r1 12
beq_cont.151899:
    lw r2 r29 344
    sw r2 r1 8
beq_cont.151897:
    lw r2 r29 340
    sw r2 r1 4
beq_cont.151895:
    lw r2 r29 336
    sw r2 r1 0
beq_cont.151893:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151910
    jr r31
beq_else.151910:
    lw r2 r29 332
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 372
    addi r28 r0 -1
    bne r2 r28 beq_else.151912
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.151913
beq_else.151912:
    inint r3 r0
    #unknown instruction
    sw r2 r29 376
    addi r28 r0 -1
    bne r3 r28 beq_else.151914
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.151915
beq_else.151914:
    inint r5 r0
    #unknown instruction
    sw r3 r29 380
    addi r28 r0 -1
    bne r5 r28 beq_else.151916
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.151917
beq_else.151916:
    inint r6 r0
    #unknown instruction
    sw r5 r29 384
    addi r28 r0 -1
    bne r6 r28 beq_else.151918
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.151919
beq_else.151918:
    inint r7 r0
    #unknown instruction
    sw r6 r29 388
    addi r28 r0 -1
    bne r7 r28 beq_else.151920
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    j beq_cont.151921
beq_else.151920:
    inint r8 r0
    #unknown instruction
    sw r7 r29 392
    addi r28 r0 -1
    bne r8 r28 beq_else.151922
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    j beq_cont.151923
beq_else.151922:
    inint r9 r0
    #unknown instruction
    sw r8 r29 396
    addi r28 r0 -1
    bne r9 r28 beq_else.151924
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.151925
beq_else.151924:
    inint r10 r0
    #unknown instruction
    sw r9 r29 400
    addi r28 r0 -1
    bne r10 r28 beq_else.151926
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.151927
beq_else.151926:
    addi r11 r0 8
    sw r10 r29 404
    mv r1 r11
    sw r31 r29 412
    addi r29 r29 416
    jal read_net_item.2747
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r2 r1 28
beq_cont.151927:
    lw r2 r29 400
    sw r2 r1 24
beq_cont.151925:
    lw r2 r29 396
    sw r2 r1 20
beq_cont.151923:
    lw r2 r29 392
    sw r2 r1 16
beq_cont.151921:
    lw r2 r29 388
    sw r2 r1 12
beq_cont.151919:
    lw r2 r29 384
    sw r2 r1 8
beq_cont.151917:
    lw r2 r29 380
    sw r2 r1 4
beq_cont.151915:
    lw r2 r29 376
    sw r2 r1 0
beq_cont.151913:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.151928
    jr r31
beq_else.151928:
    lw r2 r29 372
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solver_second.2789:
    lw r3 r25 4
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r4 r1 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r1 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r1 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r1 12
    bne r4 r0 beq_else.151930
    fmv f3 f6
    j beq_cont.151931
beq_else.151930:
    fmul f7 f4 f5
    lw r4 r1 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r1 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.151931:
    fcz f3
    bc1f float_neq_0.151932
    or r1 r0 r0
    jr r31
float_neq_0.151932:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    bne r2 r0 beq_else.151933
    fmv f4 f7
    j beq_cont.151934
beq_else.151933:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.151934:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    bne r2 r0 beq_else.151935
    fmv f0 f5
    j beq_cont.151936
beq_else.151935:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.151936:
    lw r2 r1 4
    addi r28 r0 3
    bne r2 r28 beq_else.151937
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.151938
beq_else.151937:
beq_cont.151938:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151939
    addi r2 r0 1
    j float_ble_cont.151940
float_ble_else.151939:
    or r2 r0 r0
float_ble_cont.151940:
    bne r2 r0 beq_else.151941
    or r1 r0 r0
    jr r31
beq_else.151941:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.151942
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.151943
float_ble_else.151942:
    flui f0 0
    # 0.000000
float_ble_cont.151943:
    lw r1 r1 24
    bne r1 r0 beq_else.151944
    fneg f0 f0
    j beq_cont.151945
beq_else.151944:
beq_cont.151945:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r3 0
    addi r1 r0 1
    jr r31
solver.2795:
    lw r4 r25 8
    lw r5 r25 4
    sll r1 r1 2
    add r27 r5 r1
    lw r1 r27 0
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r5 r1 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.151946
    lwcZ f3 r2 0
    fcz f3
    bc1f float_eq0.151947
    or r3 r0 r0
    j float_eq0_cont.151948
float_eq0.151947:
    lw r3 r1 16
    lw r5 r1 24
    lwcZ f3 r2 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.151949
    addi r6 r0 1
    j float_ble_cont.151950
float_ble_else.151949:
    or r6 r0 r0
float_ble_cont.151950:
    bne r5 r0 beq_else.151951
    or r5 r6 r0
    j beq_cont.151952
beq_else.151951:
    bne r6 r0 beq_else.151953
    addi r5 r0 1
    j beq_cont.151954
beq_else.151953:
    or r5 r0 r0
beq_cont.151954:
beq_cont.151952:
    lwcZ f3 r3 0
    bne r5 r0 beq_else.151955
    fneg f3 f3
    j beq_cont.151956
beq_else.151955:
beq_cont.151956:
    fsub f3 f3 f0
    lwcZ f4 r2 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.151957
    fneg f4 f4
    j float_ble_cont.151958
float_ble_else.151957:
float_ble_cont.151958:
    lwcZ f5 r3 4
    fclt f4 f5
    bc1f float_ble_else.151959
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.151961
    fneg f4 f4
    j float_ble_cont.151962
float_ble_else.151961:
float_ble_cont.151962:
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.151963
    swcZ f3 r4 0
    addi r3 r0 1
    j float_ble_cont.151964
float_ble_else.151963:
    or r3 r0 r0
float_ble_cont.151964:
    j float_ble_cont.151960
float_ble_else.151959:
    or r3 r0 r0
float_ble_cont.151960:
float_eq0_cont.151948:
    bne r3 r0 beq_else.151965
    lwcZ f3 r2 4
    fcz f3
    bc1f float_eq0.151966
    or r3 r0 r0
    j float_eq0_cont.151967
float_eq0.151966:
    lw r3 r1 16
    lw r5 r1 24
    lwcZ f3 r2 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.151968
    addi r6 r0 1
    j float_ble_cont.151969
float_ble_else.151968:
    or r6 r0 r0
float_ble_cont.151969:
    bne r5 r0 beq_else.151970
    or r5 r6 r0
    j beq_cont.151971
beq_else.151970:
    bne r6 r0 beq_else.151972
    addi r5 r0 1
    j beq_cont.151973
beq_else.151972:
    or r5 r0 r0
beq_cont.151973:
beq_cont.151971:
    lwcZ f3 r3 4
    bne r5 r0 beq_else.151974
    fneg f3 f3
    j beq_cont.151975
beq_else.151974:
beq_cont.151975:
    fsub f3 f3 f1
    lwcZ f4 r2 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.151976
    fneg f4 f4
    j float_ble_cont.151977
float_ble_else.151976:
float_ble_cont.151977:
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.151978
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.151980
    fneg f4 f4
    j float_ble_cont.151981
float_ble_else.151980:
float_ble_cont.151981:
    lwcZ f5 r3 0
    fclt f4 f5
    bc1f float_ble_else.151982
    swcZ f3 r4 0
    addi r3 r0 1
    j float_ble_cont.151983
float_ble_else.151982:
    or r3 r0 r0
float_ble_cont.151983:
    j float_ble_cont.151979
float_ble_else.151978:
    or r3 r0 r0
float_ble_cont.151979:
float_eq0_cont.151967:
    bne r3 r0 beq_else.151984
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.151985
    or r1 r0 r0
    j float_eq0_cont.151986
float_eq0.151985:
    lw r3 r1 16
    lw r1 r1 24
    lwcZ f3 r2 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.151987
    addi r5 r0 1
    j float_ble_cont.151988
float_ble_else.151987:
    or r5 r0 r0
float_ble_cont.151988:
    bne r1 r0 beq_else.151989
    or r1 r5 r0
    j beq_cont.151990
beq_else.151989:
    bne r5 r0 beq_else.151991
    addi r1 r0 1
    j beq_cont.151992
beq_else.151991:
    or r1 r0 r0
beq_cont.151992:
beq_cont.151990:
    lwcZ f3 r3 8
    bne r1 r0 beq_else.151993
    fneg f3 f3
    j beq_cont.151994
beq_else.151993:
beq_cont.151994:
    fsub f2 f3 f2
    lwcZ f3 r2 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.151995
    fneg f0 f0
    j float_ble_cont.151996
float_ble_else.151995:
float_ble_cont.151996:
    lwcZ f3 r3 0
    fclt f0 f3
    bc1f float_ble_else.151997
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.151999
    fneg f0 f0
    j float_ble_cont.152000
float_ble_else.151999:
float_ble_cont.152000:
    lwcZ f1 r3 4
    fclt f0 f1
    bc1f float_ble_else.152001
    swcZ f2 r4 0
    addi r1 r0 1
    j float_ble_cont.152002
float_ble_else.152001:
    or r1 r0 r0
float_ble_cont.152002:
    j float_ble_cont.151998
float_ble_else.151997:
    or r1 r0 r0
float_ble_cont.151998:
float_eq0_cont.151986:
    bne r1 r0 beq_else.152003
    or r1 r0 r0
    jr r31
beq_else.152003:
    addi r1 r0 3
    jr r31
beq_else.151984:
    addi r1 r0 2
    jr r31
beq_else.151965:
    addi r1 r0 1
    jr r31
beq_else.151946:
    addi r28 r0 2
    bne r3 r28 beq_else.152004
    lw r1 r1 16
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152005
    addi r2 r0 1
    j float_ble_cont.152006
float_ble_else.152005:
    or r2 r0 r0
float_ble_cont.152006:
    bne r2 r0 beq_else.152007
    or r1 r0 r0
    jr r31
beq_else.152007:
    lwcZ f4 r1 0
    fmul f0 f4 f0
    lwcZ f4 r1 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r1 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.152004:
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    bne r3 r0 beq_else.152008
    fmv f3 f6
    j beq_cont.152009
beq_else.152008:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152009:
    fcz f3
    bc1f float_neq_0.152010
    or r1 r0 r0
    jr r31
float_neq_0.152010:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    bne r2 r0 beq_else.152011
    fmv f4 f7
    j beq_cont.152012
beq_else.152011:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.152012:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    bne r2 r0 beq_else.152013
    fmv f0 f5
    j beq_cont.152014
beq_else.152013:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152014:
    lw r2 r1 4
    addi r28 r0 3
    bne r2 r28 beq_else.152015
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152016
beq_else.152015:
beq_cont.152016:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152017
    addi r2 r0 1
    j float_ble_cont.152018
float_ble_else.152017:
    or r2 r0 r0
float_ble_cont.152018:
    bne r2 r0 beq_else.152019
    or r1 r0 r0
    jr r31
beq_else.152019:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152020
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152021
float_ble_else.152020:
    flui f0 0
    # 0.000000
float_ble_cont.152021:
    lw r1 r1 24
    bne r1 r0 beq_else.152022
    fneg f0 f0
    j beq_cont.152023
beq_else.152022:
beq_cont.152023:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
solver_fast.2818:
    lw r4 r25 8
    lw r5 r25 4
    sll r6 r1 2
    add r27 r5 r6
    lw r5 r27 0
    lwcZ f0 r3 0
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r5 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r2 4
    sll r1 r1 2
    add r27 r3 r1
    lw r1 r27 0
    lw r3 r5 4
    addi r28 r0 1
    bne r3 r28 beq_else.152024
    lw r2 r2 0
    lwcZ f3 r1 0
    fsub f3 f3 f0
    lwcZ f4 r1 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152025
    fneg f4 f4
    j float_ble_cont.152026
float_ble_else.152025:
float_ble_cont.152026:
    lw r3 r5 16
    lwcZ f5 r3 4
    fclt f4 f5
    bc1f float_ble_else.152027
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152029
    fneg f4 f4
    j float_ble_cont.152030
float_ble_else.152029:
float_ble_cont.152030:
    lw r3 r5 16
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.152031
    lwcZ f4 r1 4
    fcz f4
    bc1f float_eq0.152033
    or r3 r0 r0
    j float_eq0_cont.152034
float_eq0.152033:
    addi r3 r0 1
float_eq0_cont.152034:
    j float_ble_cont.152032
float_ble_else.152031:
    or r3 r0 r0
float_ble_cont.152032:
    j float_ble_cont.152028
float_ble_else.152027:
    or r3 r0 r0
float_ble_cont.152028:
    bne r3 r0 beq_else.152035
    lwcZ f3 r1 8
    fsub f3 f3 f1
    lwcZ f4 r1 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152036
    fneg f4 f4
    j float_ble_cont.152037
float_ble_else.152036:
float_ble_cont.152037:
    lw r3 r5 16
    lwcZ f5 r3 0
    fclt f4 f5
    bc1f float_ble_else.152038
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152040
    fneg f4 f4
    j float_ble_cont.152041
float_ble_else.152040:
float_ble_cont.152041:
    lw r3 r5 16
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.152042
    lwcZ f4 r1 12
    fcz f4
    bc1f float_eq0.152044
    or r3 r0 r0
    j float_eq0_cont.152045
float_eq0.152044:
    addi r3 r0 1
float_eq0_cont.152045:
    j float_ble_cont.152043
float_ble_else.152042:
    or r3 r0 r0
float_ble_cont.152043:
    j float_ble_cont.152039
float_ble_else.152038:
    or r3 r0 r0
float_ble_cont.152039:
    bne r3 r0 beq_else.152046
    lwcZ f3 r1 16
    fsub f2 f3 f2
    lwcZ f3 r1 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.152047
    fneg f0 f0
    j float_ble_cont.152048
float_ble_else.152047:
float_ble_cont.152048:
    lw r3 r5 16
    lwcZ f3 r3 0
    fclt f0 f3
    bc1f float_ble_else.152049
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152051
    fneg f0 f0
    j float_ble_cont.152052
float_ble_else.152051:
float_ble_cont.152052:
    lw r2 r5 16
    lwcZ f1 r2 4
    fclt f0 f1
    bc1f float_ble_else.152053
    lwcZ f0 r1 20
    fcz f0
    bc1f float_eq0.152055
    or r1 r0 r0
    j float_eq0_cont.152056
float_eq0.152055:
    addi r1 r0 1
float_eq0_cont.152056:
    j float_ble_cont.152054
float_ble_else.152053:
    or r1 r0 r0
float_ble_cont.152054:
    j float_ble_cont.152050
float_ble_else.152049:
    or r1 r0 r0
float_ble_cont.152050:
    bne r1 r0 beq_else.152057
    or r1 r0 r0
    jr r31
beq_else.152057:
    swcZ f2 r4 0
    addi r1 r0 3
    jr r31
beq_else.152046:
    swcZ f3 r4 0
    addi r1 r0 2
    jr r31
beq_else.152035:
    swcZ f3 r4 0
    addi r1 r0 1
    jr r31
beq_else.152024:
    addi r28 r0 2
    bne r3 r28 beq_else.152058
    lwcZ f3 r1 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152059
    addi r2 r0 1
    j float_ble_cont.152060
float_ble_else.152059:
    or r2 r0 r0
float_ble_cont.152060:
    bne r2 r0 beq_else.152061
    or r1 r0 r0
    jr r31
beq_else.152061:
    lwcZ f3 r1 4
    fmul f0 f3 f0
    lwcZ f3 r1 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r1 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.152058:
    lwcZ f3 r1 0
    fcz f3
    bc1f float_neq_0.152062
    or r1 r0 r0
    jr r31
float_neq_0.152062:
    lwcZ f4 r1 4
    fmul f4 f4 f0
    lwcZ f5 r1 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r1 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r2 r5 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r5 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r5 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r5 12
    bne r2 r0 beq_else.152063
    fmv f0 f5
    j beq_cont.152064
beq_else.152063:
    fmul f6 f1 f2
    lw r2 r5 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r5 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r5 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152064:
    lw r2 r5 4
    addi r28 r0 3
    bne r2 r28 beq_else.152065
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152066
beq_else.152065:
beq_cont.152066:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152067
    addi r2 r0 1
    j float_ble_cont.152068
float_ble_else.152067:
    or r2 r0 r0
float_ble_cont.152068:
    bne r2 r0 beq_else.152069
    or r1 r0 r0
    jr r31
beq_else.152069:
    lw r2 r5 24
    bne r2 r0 beq_else.152070
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152072
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152073
float_ble_else.152072:
    flui f0 0
    # 0.000000
float_ble_cont.152073:
    fsub f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.152071
beq_else.152070:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152074
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152075
float_ble_else.152074:
    flui f0 0
    # 0.000000
float_ble_cont.152075:
    fadd f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.152071:
    addi r1 r0 1
    jr r31
solver_fast2.2836:
    lw r3 r25 8
    lw r4 r25 4
    sll r5 r1 2
    add r27 r4 r5
    lw r4 r27 0
    lw r5 r4 40
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lw r6 r2 4
    sll r1 r1 2
    add r27 r6 r1
    lw r1 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.152076
    lw r2 r2 0
    lwcZ f3 r1 0
    fsub f3 f3 f0
    lwcZ f4 r1 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152077
    fneg f4 f4
    j float_ble_cont.152078
float_ble_else.152077:
float_ble_cont.152078:
    lw r5 r4 16
    lwcZ f5 r5 4
    fclt f4 f5
    bc1f float_ble_else.152079
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152081
    fneg f4 f4
    j float_ble_cont.152082
float_ble_else.152081:
float_ble_cont.152082:
    lw r5 r4 16
    lwcZ f5 r5 8
    fclt f4 f5
    bc1f float_ble_else.152083
    lwcZ f4 r1 4
    fcz f4
    bc1f float_eq0.152085
    or r5 r0 r0
    j float_eq0_cont.152086
float_eq0.152085:
    addi r5 r0 1
float_eq0_cont.152086:
    j float_ble_cont.152084
float_ble_else.152083:
    or r5 r0 r0
float_ble_cont.152084:
    j float_ble_cont.152080
float_ble_else.152079:
    or r5 r0 r0
float_ble_cont.152080:
    bne r5 r0 beq_else.152087
    lwcZ f3 r1 8
    fsub f3 f3 f1
    lwcZ f4 r1 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152088
    fneg f4 f4
    j float_ble_cont.152089
float_ble_else.152088:
float_ble_cont.152089:
    lw r5 r4 16
    lwcZ f5 r5 0
    fclt f4 f5
    bc1f float_ble_else.152090
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152092
    fneg f4 f4
    j float_ble_cont.152093
float_ble_else.152092:
float_ble_cont.152093:
    lw r5 r4 16
    lwcZ f5 r5 8
    fclt f4 f5
    bc1f float_ble_else.152094
    lwcZ f4 r1 12
    fcz f4
    bc1f float_eq0.152096
    or r5 r0 r0
    j float_eq0_cont.152097
float_eq0.152096:
    addi r5 r0 1
float_eq0_cont.152097:
    j float_ble_cont.152095
float_ble_else.152094:
    or r5 r0 r0
float_ble_cont.152095:
    j float_ble_cont.152091
float_ble_else.152090:
    or r5 r0 r0
float_ble_cont.152091:
    bne r5 r0 beq_else.152098
    lwcZ f3 r1 16
    fsub f2 f3 f2
    lwcZ f3 r1 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.152099
    fneg f0 f0
    j float_ble_cont.152100
float_ble_else.152099:
float_ble_cont.152100:
    lw r5 r4 16
    lwcZ f3 r5 0
    fclt f0 f3
    bc1f float_ble_else.152101
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152103
    fneg f0 f0
    j float_ble_cont.152104
float_ble_else.152103:
float_ble_cont.152104:
    lw r2 r4 16
    lwcZ f1 r2 4
    fclt f0 f1
    bc1f float_ble_else.152105
    lwcZ f0 r1 20
    fcz f0
    bc1f float_eq0.152107
    or r1 r0 r0
    j float_eq0_cont.152108
float_eq0.152107:
    addi r1 r0 1
float_eq0_cont.152108:
    j float_ble_cont.152106
float_ble_else.152105:
    or r1 r0 r0
float_ble_cont.152106:
    j float_ble_cont.152102
float_ble_else.152101:
    or r1 r0 r0
float_ble_cont.152102:
    bne r1 r0 beq_else.152109
    or r1 r0 r0
    jr r31
beq_else.152109:
    swcZ f2 r3 0
    addi r1 r0 3
    jr r31
beq_else.152098:
    swcZ f3 r3 0
    addi r1 r0 2
    jr r31
beq_else.152087:
    swcZ f3 r3 0
    addi r1 r0 1
    jr r31
beq_else.152076:
    addi r28 r0 2
    bne r6 r28 beq_else.152110
    lwcZ f0 r1 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152111
    addi r2 r0 1
    j float_ble_cont.152112
float_ble_else.152111:
    or r2 r0 r0
float_ble_cont.152112:
    bne r2 r0 beq_else.152113
    or r1 r0 r0
    jr r31
beq_else.152113:
    lwcZ f0 r1 0
    lwcZ f1 r5 12
    fmul f0 f0 f1
    swcZ f0 r3 0
    addi r1 r0 1
    jr r31
beq_else.152110:
    lwcZ f3 r1 0
    fcz f3
    bc1f float_neq_0.152114
    or r1 r0 r0
    jr r31
float_neq_0.152114:
    lwcZ f4 r1 4
    fmul f0 f4 f0
    lwcZ f4 r1 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r1 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.152115
    addi r2 r0 1
    j float_ble_cont.152116
float_ble_else.152115:
    or r2 r0 r0
float_ble_cont.152116:
    bne r2 r0 beq_else.152117
    or r1 r0 r0
    jr r31
beq_else.152117:
    lw r2 r4 24
    bne r2 r0 beq_else.152118
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.152120
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.152121
float_ble_else.152120:
    flui f1 0
    # 0.000000
float_ble_cont.152121:
    fsub f0 f0 f1
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r3 0
    j beq_cont.152119
beq_else.152118:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.152122
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.152123
float_ble_else.152122:
    flui f1 0
    # 0.000000
float_ble_cont.152123:
    fadd f0 f0 f1
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r3 0
beq_cont.152119:
    addi r1 r0 1
    jr r31
iter_setup_dirvec_constants.2848:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 beq_else.152124
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r4 4
    sw r25 r29 0
    sw r1 r29 4
    sw r3 r29 8
    addi r28 r0 1
    bne r7 r28 beq_else.152125
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.152127
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.152128
float_eq0.152127:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152129
    addi r5 r0 1
    j float_ble_cont.152130
float_ble_else.152129:
    or r5 r0 r0
float_ble_cont.152130:
    bne r4 r0 beq_else.152131
    or r4 r5 r0
    j beq_cont.152132
beq_else.152131:
    bne r5 r0 beq_else.152133
    addi r4 r0 1
    j beq_cont.152134
beq_else.152133:
    or r4 r0 r0
beq_cont.152134:
beq_cont.152132:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.152135
    fneg f0 f0
    j beq_cont.152136
beq_else.152135:
beq_cont.152136:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.152128:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.152137
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.152138
float_eq0.152137:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152139
    addi r5 r0 1
    j float_ble_cont.152140
float_ble_else.152139:
    or r5 r0 r0
float_ble_cont.152140:
    bne r4 r0 beq_else.152141
    or r4 r5 r0
    j beq_cont.152142
beq_else.152141:
    bne r5 r0 beq_else.152143
    addi r4 r0 1
    j beq_cont.152144
beq_else.152143:
    or r4 r0 r0
beq_cont.152144:
beq_cont.152142:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.152145
    fneg f0 f0
    j beq_cont.152146
beq_else.152145:
beq_cont.152146:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.152138:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.152147
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.152148
float_eq0.152147:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152149
    addi r5 r0 1
    j float_ble_cont.152150
float_ble_else.152149:
    or r5 r0 r0
float_ble_cont.152150:
    bne r4 r0 beq_else.152151
    or r4 r5 r0
    j beq_cont.152152
beq_else.152151:
    bne r5 r0 beq_else.152153
    addi r4 r0 1
    j beq_cont.152154
beq_else.152153:
    or r4 r0 r0
beq_cont.152154:
beq_cont.152152:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.152155
    fneg f0 f0
    j beq_cont.152156
beq_else.152155:
beq_cont.152156:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.152148:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152126
beq_else.152125:
    addi r28 r0 2
    bne r7 r28 beq_else.152157
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152159
    addi r2 r0 1
    j float_ble_cont.152160
float_ble_else.152159:
    or r2 r0 r0
float_ble_cont.152160:
    bne r2 r0 beq_else.152161
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.152162
beq_else.152161:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.152162:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152158
beq_else.152157:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.152163
    fmv f0 f3
    j beq_cont.152164
beq_else.152163:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152164:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.152165
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.152166
beq_else.152165:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.152166:
    fcz f0
    bc1f float_eq0.152167
    j float_eq0_cont.152168
float_eq0.152167:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.152168:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
beq_cont.152158:
beq_cont.152126:
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.152169
    sll r2 r1 2
    lw r3 r29 8
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 4
    lw r4 r3 4
    lw r5 r3 0
    lw r6 r2 4
    addi r28 r0 1
    bne r6 r28 beq_else.152170
    addi r6 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.152172
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.152173
float_eq0.152172:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152174
    addi r5 r0 1
    j float_ble_cont.152175
float_ble_else.152174:
    or r5 r0 r0
float_ble_cont.152175:
    bne r4 r0 beq_else.152176
    or r4 r5 r0
    j beq_cont.152177
beq_else.152176:
    bne r5 r0 beq_else.152178
    addi r4 r0 1
    j beq_cont.152179
beq_else.152178:
    or r4 r0 r0
beq_cont.152179:
beq_cont.152177:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.152180
    fneg f0 f0
    j beq_cont.152181
beq_else.152180:
beq_cont.152181:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.152173:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.152182
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.152183
float_eq0.152182:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152184
    addi r5 r0 1
    j float_ble_cont.152185
float_ble_else.152184:
    or r5 r0 r0
float_ble_cont.152185:
    bne r4 r0 beq_else.152186
    or r4 r5 r0
    j beq_cont.152187
beq_else.152186:
    bne r5 r0 beq_else.152188
    addi r4 r0 1
    j beq_cont.152189
beq_else.152188:
    or r4 r0 r0
beq_cont.152189:
beq_cont.152187:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.152190
    fneg f0 f0
    j beq_cont.152191
beq_else.152190:
beq_cont.152191:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.152183:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.152192
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.152193
float_eq0.152192:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152194
    addi r5 r0 1
    j float_ble_cont.152195
float_ble_else.152194:
    or r5 r0 r0
float_ble_cont.152195:
    bne r4 r0 beq_else.152196
    or r4 r5 r0
    j beq_cont.152197
beq_else.152196:
    bne r5 r0 beq_else.152198
    addi r4 r0 1
    j beq_cont.152199
beq_else.152198:
    or r4 r0 r0
beq_cont.152199:
beq_cont.152197:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.152200
    fneg f0 f0
    j beq_cont.152201
beq_else.152200:
beq_cont.152201:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.152193:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152171
beq_else.152170:
    addi r28 r0 2
    bne r6 r28 beq_else.152202
    addi r6 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152204
    addi r2 r0 1
    j float_ble_cont.152205
float_ble_else.152204:
    or r2 r0 r0
float_ble_cont.152205:
    bne r2 r0 beq_else.152206
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.152207
beq_else.152206:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.152207:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152203
beq_else.152202:
    addi r6 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.152208
    fmv f0 f3
    j beq_cont.152209
beq_else.152208:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152209:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.152210
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.152211
beq_else.152210:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.152211:
    fcz f0
    bc1f float_eq0.152212
    j float_eq0_cont.152213
float_eq0.152212:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.152213:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
beq_cont.152203:
beq_cont.152171:
    subi r2 r2 1
    lw r1 r29 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152169:
    jr r31
beq_else.152124:
    jr r31
setup_dirvec_constants.2851:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    lw r3 r3 0
    subi r3 r3 1
    slt r28 r3 r0
    bne r0 r28 beq_else.152216
    sll r5 r3 2
    add r27 r2 r5
    lw r2 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r2 4
    sw r1 r29 0
    sw r4 r29 4
    addi r28 r0 1
    bne r7 r28 beq_else.152217
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.152219
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.152220
float_eq0.152219:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152221
    addi r5 r0 1
    j float_ble_cont.152222
float_ble_else.152221:
    or r5 r0 r0
float_ble_cont.152222:
    bne r4 r0 beq_else.152223
    or r4 r5 r0
    j beq_cont.152224
beq_else.152223:
    bne r5 r0 beq_else.152225
    addi r4 r0 1
    j beq_cont.152226
beq_else.152225:
    or r4 r0 r0
beq_cont.152226:
beq_cont.152224:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.152227
    fneg f0 f0
    j beq_cont.152228
beq_else.152227:
beq_cont.152228:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.152220:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.152229
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.152230
float_eq0.152229:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152231
    addi r5 r0 1
    j float_ble_cont.152232
float_ble_else.152231:
    or r5 r0 r0
float_ble_cont.152232:
    bne r4 r0 beq_else.152233
    or r4 r5 r0
    j beq_cont.152234
beq_else.152233:
    bne r5 r0 beq_else.152235
    addi r4 r0 1
    j beq_cont.152236
beq_else.152235:
    or r4 r0 r0
beq_cont.152236:
beq_cont.152234:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.152237
    fneg f0 f0
    j beq_cont.152238
beq_else.152237:
beq_cont.152238:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.152230:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.152239
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.152240
float_eq0.152239:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152241
    addi r5 r0 1
    j float_ble_cont.152242
float_ble_else.152241:
    or r5 r0 r0
float_ble_cont.152242:
    bne r4 r0 beq_else.152243
    or r4 r5 r0
    j beq_cont.152244
beq_else.152243:
    bne r5 r0 beq_else.152245
    addi r4 r0 1
    j beq_cont.152246
beq_else.152245:
    or r4 r0 r0
beq_cont.152246:
beq_cont.152244:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.152247
    fneg f0 f0
    j beq_cont.152248
beq_else.152247:
beq_cont.152248:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.152240:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152218
beq_else.152217:
    addi r28 r0 2
    bne r7 r28 beq_else.152249
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152251
    addi r2 r0 1
    j float_ble_cont.152252
float_ble_else.152251:
    or r2 r0 r0
float_ble_cont.152252:
    bne r2 r0 beq_else.152253
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.152254
beq_else.152253:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.152254:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.152250
beq_else.152249:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.152255
    fmv f0 f3
    j beq_cont.152256
beq_else.152255:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152256:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.152257
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.152258
beq_else.152257:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.152258:
    fcz f0
    bc1f float_eq0.152259
    j float_eq0_cont.152260
float_eq0.152259:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.152260:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
beq_cont.152250:
beq_cont.152218:
    subi r2 r2 1
    lw r1 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152216:
    jr r31
setup_startp_constants.2853:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 beq_else.152262
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.152263
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.152264
beq_else.152263:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.152265
    j ble_cont.152266
ble_else.152265:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.152267
    fmv f0 f3
    j beq_cont.152268
beq_else.152267:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152268:
    addi r28 r0 3
    bne r6 r28 beq_else.152269
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152270
beq_else.152269:
beq_cont.152270:
    swcZ f0 r5 12
ble_cont.152266:
beq_cont.152264:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152271
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.152272
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.152273
beq_else.152272:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.152274
    j ble_cont.152275
ble_else.152274:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.152276
    fmv f0 f3
    j beq_cont.152277
beq_else.152276:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152277:
    addi r28 r0 3
    bne r6 r28 beq_else.152278
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152279
beq_else.152278:
beq_cont.152279:
    swcZ f0 r5 12
ble_cont.152275:
beq_cont.152273:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152280
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.152281
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.152282
beq_else.152281:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.152283
    j ble_cont.152284
ble_else.152283:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.152285
    fmv f0 f3
    j beq_cont.152286
beq_else.152285:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152286:
    addi r28 r0 3
    bne r6 r28 beq_else.152287
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152288
beq_else.152287:
beq_cont.152288:
    swcZ f0 r5 12
ble_cont.152284:
beq_cont.152282:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152289
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 40
    lw r5 r3 4
    lwcZ f0 r1 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    swcZ f0 r4 0
    lwcZ f0 r1 4
    lw r6 r3 20
    lwcZ f1 r6 4
    fsub f0 f0 f1
    swcZ f0 r4 4
    lwcZ f0 r1 8
    lw r6 r3 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    swcZ f0 r4 8
    addi r28 r0 2
    bne r5 r28 beq_else.152290
    lw r3 r3 16
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    lwcZ f3 r3 0
    fmul f0 f3 f0
    lwcZ f3 r3 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 12
    j beq_cont.152291
beq_else.152290:
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.152292
    j ble_cont.152293
ble_else.152292:
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    fmul f3 f0 f0
    lw r6 r3 16
    lwcZ f4 r6 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r3 16
    lwcZ f5 r6 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r3 12
    bne r6 r0 beq_else.152294
    fmv f0 f3
    j beq_cont.152295
beq_else.152294:
    fmul f4 f1 f2
    lw r6 r3 36
    lwcZ f5 r6 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r3 36
    lwcZ f4 r6 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r3 r3 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152295:
    addi r28 r0 3
    bne r5 r28 beq_else.152296
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152297
beq_else.152296:
beq_cont.152297:
    swcZ f0 r4 12
ble_cont.152293:
beq_cont.152291:
    subi r2 r2 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152289:
    jr r31
beq_else.152280:
    jr r31
beq_else.152271:
    jr r31
beq_else.152262:
    jr r31
setup_startp.2856:
    lw r2 r25 16
    lw r3 r25 12
    lw r4 r25 8
    lw r5 r25 4
    lwcZ f0 r1 0
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r2 r5 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152302
    sll r5 r2 2
    add r27 r4 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.152303
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.152304
beq_else.152303:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.152305
    j ble_cont.152306
ble_else.152305:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    bne r8 r0 beq_else.152307
    fmv f0 f3
    j beq_cont.152308
beq_else.152307:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152308:
    addi r28 r0 3
    bne r7 r28 beq_else.152309
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152310
beq_else.152309:
beq_cont.152310:
    swcZ f0 r6 12
ble_cont.152306:
beq_cont.152304:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152311
    sll r5 r2 2
    add r27 r4 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.152312
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.152313
beq_else.152312:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.152314
    j ble_cont.152315
ble_else.152314:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    bne r8 r0 beq_else.152316
    fmv f0 f3
    j beq_cont.152317
beq_else.152316:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152317:
    addi r28 r0 3
    bne r7 r28 beq_else.152318
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152319
beq_else.152318:
beq_cont.152319:
    swcZ f0 r6 12
ble_cont.152315:
beq_cont.152313:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.152320
    sll r5 r2 2
    add r27 r4 r5
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.152321
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.152322
beq_else.152321:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.152323
    j ble_cont.152324
ble_else.152323:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.152325
    fmv f0 f3
    j beq_cont.152326
beq_else.152325:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152326:
    addi r28 r0 3
    bne r6 r28 beq_else.152327
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152328
beq_else.152327:
beq_cont.152328:
    swcZ f0 r5 12
ble_cont.152324:
beq_cont.152322:
    subi r2 r2 1
    mv r25 r3
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152320:
    jr r31
beq_else.152311:
    jr r31
beq_else.152302:
    jr r31
check_all_inside.2878:
    lw r3 r25 4
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152332
    addi r1 r0 1
    jr r31
beq_else.152332:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.152333
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152335
    fneg f3 f3
    j float_ble_cont.152336
float_ble_else.152335:
float_ble_cont.152336:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.152337
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152339
    fneg f3 f4
    j float_ble_cont.152340
float_ble_else.152339:
    fmv f3 f4
float_ble_cont.152340:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.152341
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152343
    fneg f3 f5
    j float_ble_cont.152344
float_ble_else.152343:
    fmv f3 f5
float_ble_cont.152344:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.152345
    addi r5 r0 1
    j float_ble_cont.152346
float_ble_else.152345:
    or r5 r0 r0
float_ble_cont.152346:
    j float_ble_cont.152342
float_ble_else.152341:
    or r5 r0 r0
float_ble_cont.152342:
    j float_ble_cont.152338
float_ble_else.152337:
    or r5 r0 r0
float_ble_cont.152338:
    bne r5 r0 beq_else.152347
    lw r4 r4 24
    bne r4 r0 beq_else.152349
    addi r4 r0 1
    j beq_cont.152350
beq_else.152349:
    or r4 r0 r0
beq_cont.152350:
    j beq_cont.152348
beq_else.152347:
    lw r4 r4 24
beq_cont.152348:
    j beq_cont.152334
beq_else.152333:
    addi r28 r0 2
    bne r5 r28 beq_else.152351
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152353
    addi r5 r0 1
    j float_ble_cont.152354
float_ble_else.152353:
    or r5 r0 r0
float_ble_cont.152354:
    bne r4 r0 beq_else.152355
    or r4 r5 r0
    j beq_cont.152356
beq_else.152355:
    bne r5 r0 beq_else.152357
    addi r4 r0 1
    j beq_cont.152358
beq_else.152357:
    or r4 r0 r0
beq_cont.152358:
beq_cont.152356:
    bne r4 r0 beq_else.152359
    addi r4 r0 1
    j beq_cont.152360
beq_else.152359:
    or r4 r0 r0
beq_cont.152360:
    j beq_cont.152352
beq_else.152351:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.152361
    fmv f3 f6
    j beq_cont.152362
beq_else.152361:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152362:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.152363
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152364
beq_else.152363:
beq_cont.152364:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152365
    addi r5 r0 1
    j float_ble_cont.152366
float_ble_else.152365:
    or r5 r0 r0
float_ble_cont.152366:
    bne r4 r0 beq_else.152367
    or r4 r5 r0
    j beq_cont.152368
beq_else.152367:
    bne r5 r0 beq_else.152369
    addi r4 r0 1
    j beq_cont.152370
beq_else.152369:
    or r4 r0 r0
beq_cont.152370:
beq_cont.152368:
    bne r4 r0 beq_else.152371
    addi r4 r0 1
    j beq_cont.152372
beq_else.152371:
    or r4 r0 r0
beq_cont.152372:
beq_cont.152352:
beq_cont.152334:
    bne r4 r0 beq_else.152373
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152374
    addi r1 r0 1
    jr r31
beq_else.152374:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.152375
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152377
    fneg f3 f3
    j float_ble_cont.152378
float_ble_else.152377:
float_ble_cont.152378:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.152379
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152381
    fneg f3 f4
    j float_ble_cont.152382
float_ble_else.152381:
    fmv f3 f4
float_ble_cont.152382:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.152383
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152385
    fneg f3 f5
    j float_ble_cont.152386
float_ble_else.152385:
    fmv f3 f5
float_ble_cont.152386:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.152387
    addi r5 r0 1
    j float_ble_cont.152388
float_ble_else.152387:
    or r5 r0 r0
float_ble_cont.152388:
    j float_ble_cont.152384
float_ble_else.152383:
    or r5 r0 r0
float_ble_cont.152384:
    j float_ble_cont.152380
float_ble_else.152379:
    or r5 r0 r0
float_ble_cont.152380:
    bne r5 r0 beq_else.152389
    lw r4 r4 24
    bne r4 r0 beq_else.152391
    addi r4 r0 1
    j beq_cont.152392
beq_else.152391:
    or r4 r0 r0
beq_cont.152392:
    j beq_cont.152390
beq_else.152389:
    lw r4 r4 24
beq_cont.152390:
    j beq_cont.152376
beq_else.152375:
    addi r28 r0 2
    bne r5 r28 beq_else.152393
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152395
    addi r5 r0 1
    j float_ble_cont.152396
float_ble_else.152395:
    or r5 r0 r0
float_ble_cont.152396:
    bne r4 r0 beq_else.152397
    or r4 r5 r0
    j beq_cont.152398
beq_else.152397:
    bne r5 r0 beq_else.152399
    addi r4 r0 1
    j beq_cont.152400
beq_else.152399:
    or r4 r0 r0
beq_cont.152400:
beq_cont.152398:
    bne r4 r0 beq_else.152401
    addi r4 r0 1
    j beq_cont.152402
beq_else.152401:
    or r4 r0 r0
beq_cont.152402:
    j beq_cont.152394
beq_else.152393:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.152403
    fmv f3 f6
    j beq_cont.152404
beq_else.152403:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152404:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.152405
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152406
beq_else.152405:
beq_cont.152406:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152407
    addi r5 r0 1
    j float_ble_cont.152408
float_ble_else.152407:
    or r5 r0 r0
float_ble_cont.152408:
    bne r4 r0 beq_else.152409
    or r4 r5 r0
    j beq_cont.152410
beq_else.152409:
    bne r5 r0 beq_else.152411
    addi r4 r0 1
    j beq_cont.152412
beq_else.152411:
    or r4 r0 r0
beq_cont.152412:
beq_cont.152410:
    bne r4 r0 beq_else.152413
    addi r4 r0 1
    j beq_cont.152414
beq_else.152413:
    or r4 r0 r0
beq_cont.152414:
beq_cont.152394:
beq_cont.152376:
    bne r4 r0 beq_else.152415
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152416
    addi r1 r0 1
    jr r31
beq_else.152416:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.152417
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152419
    fneg f3 f3
    j float_ble_cont.152420
float_ble_else.152419:
float_ble_cont.152420:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.152421
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152423
    fneg f3 f4
    j float_ble_cont.152424
float_ble_else.152423:
    fmv f3 f4
float_ble_cont.152424:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.152425
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152427
    fneg f3 f5
    j float_ble_cont.152428
float_ble_else.152427:
    fmv f3 f5
float_ble_cont.152428:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.152429
    addi r5 r0 1
    j float_ble_cont.152430
float_ble_else.152429:
    or r5 r0 r0
float_ble_cont.152430:
    j float_ble_cont.152426
float_ble_else.152425:
    or r5 r0 r0
float_ble_cont.152426:
    j float_ble_cont.152422
float_ble_else.152421:
    or r5 r0 r0
float_ble_cont.152422:
    bne r5 r0 beq_else.152431
    lw r4 r4 24
    bne r4 r0 beq_else.152433
    addi r4 r0 1
    j beq_cont.152434
beq_else.152433:
    or r4 r0 r0
beq_cont.152434:
    j beq_cont.152432
beq_else.152431:
    lw r4 r4 24
beq_cont.152432:
    j beq_cont.152418
beq_else.152417:
    addi r28 r0 2
    bne r5 r28 beq_else.152435
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152437
    addi r5 r0 1
    j float_ble_cont.152438
float_ble_else.152437:
    or r5 r0 r0
float_ble_cont.152438:
    bne r4 r0 beq_else.152439
    or r4 r5 r0
    j beq_cont.152440
beq_else.152439:
    bne r5 r0 beq_else.152441
    addi r4 r0 1
    j beq_cont.152442
beq_else.152441:
    or r4 r0 r0
beq_cont.152442:
beq_cont.152440:
    bne r4 r0 beq_else.152443
    addi r4 r0 1
    j beq_cont.152444
beq_else.152443:
    or r4 r0 r0
beq_cont.152444:
    j beq_cont.152436
beq_else.152435:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.152445
    fmv f3 f6
    j beq_cont.152446
beq_else.152445:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152446:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.152447
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152448
beq_else.152447:
beq_cont.152448:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152449
    addi r5 r0 1
    j float_ble_cont.152450
float_ble_else.152449:
    or r5 r0 r0
float_ble_cont.152450:
    bne r4 r0 beq_else.152451
    or r4 r5 r0
    j beq_cont.152452
beq_else.152451:
    bne r5 r0 beq_else.152453
    addi r4 r0 1
    j beq_cont.152454
beq_else.152453:
    or r4 r0 r0
beq_cont.152454:
beq_cont.152452:
    bne r4 r0 beq_else.152455
    addi r4 r0 1
    j beq_cont.152456
beq_else.152455:
    or r4 r0 r0
beq_cont.152456:
beq_cont.152436:
beq_cont.152418:
    bne r4 r0 beq_else.152457
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152458
    addi r1 r0 1
    jr r31
beq_else.152458:
    sll r4 r4 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f0 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f2 f5
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.152459
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152461
    fneg f3 f3
    j float_ble_cont.152462
float_ble_else.152461:
float_ble_cont.152462:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.152463
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152465
    fneg f3 f4
    j float_ble_cont.152466
float_ble_else.152465:
    fmv f3 f4
float_ble_cont.152466:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.152467
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152469
    fneg f3 f5
    j float_ble_cont.152470
float_ble_else.152469:
    fmv f3 f5
float_ble_cont.152470:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.152471
    addi r4 r0 1
    j float_ble_cont.152472
float_ble_else.152471:
    or r4 r0 r0
float_ble_cont.152472:
    j float_ble_cont.152468
float_ble_else.152467:
    or r4 r0 r0
float_ble_cont.152468:
    j float_ble_cont.152464
float_ble_else.152463:
    or r4 r0 r0
float_ble_cont.152464:
    bne r4 r0 beq_else.152473
    lw r3 r3 24
    bne r3 r0 beq_else.152475
    addi r3 r0 1
    j beq_cont.152476
beq_else.152475:
    or r3 r0 r0
beq_cont.152476:
    j beq_cont.152474
beq_else.152473:
    lw r3 r3 24
beq_cont.152474:
    j beq_cont.152460
beq_else.152459:
    addi r28 r0 2
    bne r4 r28 beq_else.152477
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152479
    addi r4 r0 1
    j float_ble_cont.152480
float_ble_else.152479:
    or r4 r0 r0
float_ble_cont.152480:
    bne r3 r0 beq_else.152481
    or r3 r4 r0
    j beq_cont.152482
beq_else.152481:
    bne r4 r0 beq_else.152483
    addi r3 r0 1
    j beq_cont.152484
beq_else.152483:
    or r3 r0 r0
beq_cont.152484:
beq_cont.152482:
    bne r3 r0 beq_else.152485
    addi r3 r0 1
    j beq_cont.152486
beq_else.152485:
    or r3 r0 r0
beq_cont.152486:
    j beq_cont.152478
beq_else.152477:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    bne r4 r0 beq_else.152487
    fmv f3 f6
    j beq_cont.152488
beq_else.152487:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152488:
    lw r4 r3 4
    addi r28 r0 3
    bne r4 r28 beq_else.152489
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152490
beq_else.152489:
beq_cont.152490:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152491
    addi r4 r0 1
    j float_ble_cont.152492
float_ble_else.152491:
    or r4 r0 r0
float_ble_cont.152492:
    bne r3 r0 beq_else.152493
    or r3 r4 r0
    j beq_cont.152494
beq_else.152493:
    bne r4 r0 beq_else.152495
    addi r3 r0 1
    j beq_cont.152496
beq_else.152495:
    or r3 r0 r0
beq_cont.152496:
beq_cont.152494:
    bne r3 r0 beq_else.152497
    addi r3 r0 1
    j beq_cont.152498
beq_else.152497:
    or r3 r0 r0
beq_cont.152498:
beq_cont.152478:
beq_cont.152460:
    bne r3 r0 beq_else.152499
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152499:
    or r1 r0 r0
    jr r31
beq_else.152457:
    or r1 r0 r0
    jr r31
beq_else.152415:
    or r1 r0 r0
    jr r31
beq_else.152373:
    or r1 r0 r0
    jr r31
shadow_check_and_group.2884:
    lw r3 r25 36
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.152500
    or r1 r0 r0
    jr r31
beq_else.152500:
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    sll r13 r12 2
    add r27 r6 r13
    lw r13 r27 0
    lwcZ f0 r9 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r9 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r9 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    sll r14 r12 2
    add r27 r10 r14
    lw r14 r27 0
    lw r15 r13 4
    addi r28 r0 1
    bne r15 r28 beq_else.152501
    lwcZ f3 r14 0
    fsub f3 f3 f0
    lwcZ f4 r14 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152503
    fneg f4 f4
    j float_ble_cont.152504
float_ble_else.152503:
float_ble_cont.152504:
    lw r15 r13 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.152505
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152507
    fneg f4 f4
    j float_ble_cont.152508
float_ble_else.152507:
float_ble_cont.152508:
    lw r15 r13 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.152509
    lwcZ f4 r14 4
    fcz f4
    bc1f float_eq0.152511
    or r15 r0 r0
    j float_eq0_cont.152512
float_eq0.152511:
    addi r15 r0 1
float_eq0_cont.152512:
    j float_ble_cont.152510
float_ble_else.152509:
    or r15 r0 r0
float_ble_cont.152510:
    j float_ble_cont.152506
float_ble_else.152505:
    or r15 r0 r0
float_ble_cont.152506:
    bne r15 r0 beq_else.152513
    lwcZ f3 r14 8
    fsub f3 f3 f1
    lwcZ f4 r14 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152515
    fneg f4 f4
    j float_ble_cont.152516
float_ble_else.152515:
float_ble_cont.152516:
    lw r15 r13 16
    lwcZ f5 r15 0
    fclt f4 f5
    bc1f float_ble_else.152517
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152519
    fneg f4 f4
    j float_ble_cont.152520
float_ble_else.152519:
float_ble_cont.152520:
    lw r15 r13 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.152521
    lwcZ f4 r14 12
    fcz f4
    bc1f float_eq0.152523
    or r15 r0 r0
    j float_eq0_cont.152524
float_eq0.152523:
    addi r15 r0 1
float_eq0_cont.152524:
    j float_ble_cont.152522
float_ble_else.152521:
    or r15 r0 r0
float_ble_cont.152522:
    j float_ble_cont.152518
float_ble_else.152517:
    or r15 r0 r0
float_ble_cont.152518:
    bne r15 r0 beq_else.152525
    lwcZ f3 r14 16
    fsub f2 f3 f2
    lwcZ f3 r14 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.152527
    fneg f0 f0
    j float_ble_cont.152528
float_ble_else.152527:
float_ble_cont.152528:
    lw r15 r13 16
    lwcZ f3 r15 0
    fclt f0 f3
    bc1f float_ble_else.152529
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152531
    fneg f0 f0
    j float_ble_cont.152532
float_ble_else.152531:
float_ble_cont.152532:
    lw r13 r13 16
    lwcZ f1 r13 4
    fclt f0 f1
    bc1f float_ble_else.152533
    lwcZ f0 r14 20
    fcz f0
    bc1f float_eq0.152535
    or r13 r0 r0
    j float_eq0_cont.152536
float_eq0.152535:
    addi r13 r0 1
float_eq0_cont.152536:
    j float_ble_cont.152534
float_ble_else.152533:
    or r13 r0 r0
float_ble_cont.152534:
    j float_ble_cont.152530
float_ble_else.152529:
    or r13 r0 r0
float_ble_cont.152530:
    bne r13 r0 beq_else.152537
    or r13 r0 r0
    j beq_cont.152538
beq_else.152537:
    swcZ f2 r5 0
    addi r13 r0 3
beq_cont.152538:
    j beq_cont.152526
beq_else.152525:
    swcZ f3 r5 0
    addi r13 r0 2
beq_cont.152526:
    j beq_cont.152514
beq_else.152513:
    swcZ f3 r5 0
    addi r13 r0 1
beq_cont.152514:
    j beq_cont.152502
beq_else.152501:
    addi r28 r0 2
    bne r15 r28 beq_else.152539
    lwcZ f3 r14 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152541
    addi r13 r0 1
    j float_ble_cont.152542
float_ble_else.152541:
    or r13 r0 r0
float_ble_cont.152542:
    bne r13 r0 beq_else.152543
    or r13 r0 r0
    j beq_cont.152544
beq_else.152543:
    lwcZ f3 r14 4
    fmul f0 f3 f0
    lwcZ f3 r14 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r14 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r13 r0 1
beq_cont.152544:
    j beq_cont.152540
beq_else.152539:
    lwcZ f3 r14 0
    fcz f3
    bc1f float_eq0.152545
    or r13 r0 r0
    j float_eq0_cont.152546
float_eq0.152545:
    lwcZ f4 r14 4
    fmul f4 f4 f0
    lwcZ f5 r14 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r14 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r15 r13 16
    lwcZ f6 r15 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r15 r13 16
    lwcZ f7 r15 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r15 r13 16
    lwcZ f7 r15 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r15 r13 12
    bne r15 r0 beq_else.152547
    fmv f0 f5
    j beq_cont.152548
beq_else.152547:
    fmul f6 f1 f2
    lw r15 r13 36
    lwcZ f7 r15 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r15 r13 36
    lwcZ f6 r15 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r15 r13 36
    lwcZ f1 r15 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152548:
    lw r15 r13 4
    addi r28 r0 3
    bne r15 r28 beq_else.152549
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152550
beq_else.152549:
beq_cont.152550:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152551
    addi r15 r0 1
    j float_ble_cont.152552
float_ble_else.152551:
    or r15 r0 r0
float_ble_cont.152552:
    bne r15 r0 beq_else.152553
    or r13 r0 r0
    j beq_cont.152554
beq_else.152553:
    lw r13 r13 24
    bne r13 r0 beq_else.152555
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152557
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152558
float_ble_else.152557:
    flui f0 0
    # 0.000000
float_ble_cont.152558:
    fsub f0 f4 f0
    lwcZ f1 r14 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.152556
beq_else.152555:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152559
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152560
float_ble_else.152559:
    flui f0 0
    # 0.000000
float_ble_cont.152560:
    fadd f0 f4 f0
    lwcZ f1 r14 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.152556:
    addi r13 r0 1
beq_cont.152554:
float_eq0_cont.152546:
beq_cont.152540:
beq_cont.152502:
    lwcZ f0 r5 0
    bne r13 r0 beq_else.152561
    or r13 r0 r0
    j beq_cont.152562
beq_else.152561:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152563
    addi r13 r0 1
    j float_ble_cont.152564
float_ble_else.152563:
    or r13 r0 r0
float_ble_cont.152564:
beq_cont.152562:
    bne r13 r0 beq_else.152565
    sll r12 r12 2
    add r27 r6 r12
    lw r12 r27 0
    lw r12 r12 24
    bne r12 r0 beq_else.152566
    or r1 r0 r0
    jr r31
beq_else.152566:
    addi r1 r1 1
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.152567
    or r1 r0 r0
    jr r31
beq_else.152567:
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    sw r11 r29 0
    sw r8 r29 4
    sw r25 r29 8
    sw r7 r29 12
    sw r4 r29 16
    sw r3 r29 20
    sw r10 r29 24
    sw r9 r29 28
    sw r2 r29 32
    sw r1 r29 36
    sw r6 r29 40
    sw r12 r29 44
    sw r5 r29 48
    mv r3 r9
    mv r2 r7
    mv r1 r12
    mv r25 r4
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.152568
    or r1 r0 r0
    j beq_cont.152569
beq_else.152568:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152570
    addi r1 r0 1
    j float_ble_cont.152571
float_ble_else.152570:
    or r1 r0 r0
float_ble_cont.152571:
beq_cont.152569:
    bne r1 r0 beq_else.152572
    lw r1 r29 44
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.152573
    or r1 r0 r0
    jr r31
beq_else.152573:
    lw r1 r29 36
    addi r1 r1 1
    sll r4 r1 2
    lw r5 r29 32
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152574
    or r1 r0 r0
    jr r31
beq_else.152574:
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    sll r6 r4 2
    add r27 r3 r6
    lw r6 r27 0
    lw r7 r29 28
    lwcZ f0 r7 0
    lw r8 r6 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r6 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r6 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r8 r4 2
    lw r9 r29 24
    add r27 r9 r8
    lw r8 r27 0
    lw r9 r6 4
    addi r28 r0 1
    bne r9 r28 beq_else.152575
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r9 r29 20
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152577
    fneg f4 f4
    j float_ble_cont.152578
float_ble_else.152577:
float_ble_cont.152578:
    lw r10 r6 16
    lwcZ f5 r10 4
    fclt f4 f5
    bc1f float_ble_else.152579
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152581
    fneg f4 f4
    j float_ble_cont.152582
float_ble_else.152581:
float_ble_cont.152582:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.152583
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.152585
    or r10 r0 r0
    j float_eq0_cont.152586
float_eq0.152585:
    addi r10 r0 1
float_eq0_cont.152586:
    j float_ble_cont.152584
float_ble_else.152583:
    or r10 r0 r0
float_ble_cont.152584:
    j float_ble_cont.152580
float_ble_else.152579:
    or r10 r0 r0
float_ble_cont.152580:
    bne r10 r0 beq_else.152587
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152589
    fneg f4 f4
    j float_ble_cont.152590
float_ble_else.152589:
float_ble_cont.152590:
    lw r10 r6 16
    lwcZ f5 r10 0
    fclt f4 f5
    bc1f float_ble_else.152591
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152593
    fneg f4 f4
    j float_ble_cont.152594
float_ble_else.152593:
float_ble_cont.152594:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.152595
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.152597
    or r10 r0 r0
    j float_eq0_cont.152598
float_eq0.152597:
    addi r10 r0 1
float_eq0_cont.152598:
    j float_ble_cont.152596
float_ble_else.152595:
    or r10 r0 r0
float_ble_cont.152596:
    j float_ble_cont.152592
float_ble_else.152591:
    or r10 r0 r0
float_ble_cont.152592:
    bne r10 r0 beq_else.152599
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r9 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.152601
    fneg f0 f0
    j float_ble_cont.152602
float_ble_else.152601:
float_ble_cont.152602:
    lw r10 r6 16
    lwcZ f3 r10 0
    fclt f0 f3
    bc1f float_ble_else.152603
    lwcZ f0 r9 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152605
    fneg f0 f0
    j float_ble_cont.152606
float_ble_else.152605:
float_ble_cont.152606:
    lw r6 r6 16
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f float_ble_else.152607
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.152609
    or r6 r0 r0
    j float_eq0_cont.152610
float_eq0.152609:
    addi r6 r0 1
float_eq0_cont.152610:
    j float_ble_cont.152608
float_ble_else.152607:
    or r6 r0 r0
float_ble_cont.152608:
    j float_ble_cont.152604
float_ble_else.152603:
    or r6 r0 r0
float_ble_cont.152604:
    bne r6 r0 beq_else.152611
    or r6 r0 r0
    j beq_cont.152612
beq_else.152611:
    swcZ f2 r2 0
    addi r6 r0 3
beq_cont.152612:
    j beq_cont.152600
beq_else.152599:
    swcZ f3 r2 0
    addi r6 r0 2
beq_cont.152600:
    j beq_cont.152588
beq_else.152587:
    swcZ f3 r2 0
    addi r6 r0 1
beq_cont.152588:
    j beq_cont.152576
beq_else.152575:
    addi r28 r0 2
    bne r9 r28 beq_else.152613
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152615
    addi r6 r0 1
    j float_ble_cont.152616
float_ble_else.152615:
    or r6 r0 r0
float_ble_cont.152616:
    bne r6 r0 beq_else.152617
    or r6 r0 r0
    j beq_cont.152618
beq_else.152617:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    addi r6 r0 1
beq_cont.152618:
    j beq_cont.152614
beq_else.152613:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.152619
    or r6 r0 r0
    j float_eq0_cont.152620
float_eq0.152619:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r9 r6 16
    lwcZ f6 r9 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r9 r6 16
    lwcZ f7 r9 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r9 r6 16
    lwcZ f7 r9 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r9 r6 12
    bne r9 r0 beq_else.152621
    fmv f0 f5
    j beq_cont.152622
beq_else.152621:
    fmul f6 f1 f2
    lw r9 r6 36
    lwcZ f7 r9 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r9 r6 36
    lwcZ f6 r9 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r9 r6 36
    lwcZ f1 r9 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152622:
    lw r9 r6 4
    addi r28 r0 3
    bne r9 r28 beq_else.152623
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152624
beq_else.152623:
beq_cont.152624:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152625
    addi r9 r0 1
    j float_ble_cont.152626
float_ble_else.152625:
    or r9 r0 r0
float_ble_cont.152626:
    bne r9 r0 beq_else.152627
    or r6 r0 r0
    j beq_cont.152628
beq_else.152627:
    lw r6 r6 24
    bne r6 r0 beq_else.152629
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152631
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152632
float_ble_else.152631:
    flui f0 0
    # 0.000000
float_ble_cont.152632:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r2 0
    j beq_cont.152630
beq_else.152629:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152633
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152634
float_ble_else.152633:
    flui f0 0
    # 0.000000
float_ble_cont.152634:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r2 0
beq_cont.152630:
    addi r6 r0 1
beq_cont.152628:
float_eq0_cont.152620:
beq_cont.152614:
beq_cont.152576:
    lwcZ f0 r2 0
    bne r6 r0 beq_else.152635
    or r6 r0 r0
    j beq_cont.152636
beq_else.152635:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152637
    addi r6 r0 1
    j float_ble_cont.152638
float_ble_else.152637:
    or r6 r0 r0
float_ble_cont.152638:
beq_cont.152636:
    bne r6 r0 beq_else.152639
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.152640
    or r1 r0 r0
    jr r31
beq_else.152640:
    addi r1 r1 1
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.152641
    or r1 r0 r0
    jr r31
beq_else.152641:
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 12
    lw r25 r29 16
    sw r1 r29 52
    sw r4 r29 56
    mv r3 r7
    mv r2 r6
    mv r1 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.152642
    or r1 r0 r0
    j beq_cont.152643
beq_else.152642:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152644
    addi r1 r0 1
    j float_ble_cont.152645
float_ble_else.152644:
    or r1 r0 r0
float_ble_cont.152645:
beq_cont.152643:
    bne r1 r0 beq_else.152646
    lw r1 r29 56
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.152647
    or r1 r0 r0
    jr r31
beq_else.152647:
    lw r1 r29 52
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152646:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    bne r1 r0 beq_else.152648
    lw r1 r29 52
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152648:
    addi r1 r0 1
    jr r31
beq_else.152639:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 4
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r6 r5 0
    sw r1 r29 60
    addi r28 r0 -1
    bne r6 r28 beq_else.152649
    addi r1 r0 1
    j beq_cont.152650
beq_else.152649:
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    lw r8 r6 20
    lwcZ f3 r8 0
    fsub f3 f1 f3
    lw r8 r6 20
    lwcZ f4 r8 4
    fsub f4 f2 f4
    lw r8 r6 20
    lwcZ f5 r8 8
    fsub f5 f0 f5
    lw r8 r6 4
    addi r28 r0 1
    bne r8 r28 beq_else.152651
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152653
    fneg f3 f3
    j float_ble_cont.152654
float_ble_else.152653:
float_ble_cont.152654:
    lw r8 r6 16
    lwcZ f6 r8 0
    fclt f3 f6
    bc1f float_ble_else.152655
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152657
    fneg f3 f4
    j float_ble_cont.152658
float_ble_else.152657:
    fmv f3 f4
float_ble_cont.152658:
    lw r8 r6 16
    lwcZ f4 r8 4
    fclt f3 f4
    bc1f float_ble_else.152659
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152661
    fneg f3 f5
    j float_ble_cont.152662
float_ble_else.152661:
    fmv f3 f5
float_ble_cont.152662:
    lw r8 r6 16
    lwcZ f4 r8 8
    fclt f3 f4
    bc1f float_ble_else.152663
    addi r8 r0 1
    j float_ble_cont.152664
float_ble_else.152663:
    or r8 r0 r0
float_ble_cont.152664:
    j float_ble_cont.152660
float_ble_else.152659:
    or r8 r0 r0
float_ble_cont.152660:
    j float_ble_cont.152656
float_ble_else.152655:
    or r8 r0 r0
float_ble_cont.152656:
    bne r8 r0 beq_else.152665
    lw r6 r6 24
    bne r6 r0 beq_else.152667
    addi r6 r0 1
    j beq_cont.152668
beq_else.152667:
    or r6 r0 r0
beq_cont.152668:
    j beq_cont.152666
beq_else.152665:
    lw r6 r6 24
beq_cont.152666:
    j beq_cont.152652
beq_else.152651:
    addi r28 r0 2
    bne r8 r28 beq_else.152669
    lw r8 r6 16
    lwcZ f6 r8 0
    fmul f3 f6 f3
    lwcZ f6 r8 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152671
    addi r8 r0 1
    j float_ble_cont.152672
float_ble_else.152671:
    or r8 r0 r0
float_ble_cont.152672:
    bne r6 r0 beq_else.152673
    or r6 r8 r0
    j beq_cont.152674
beq_else.152673:
    bne r8 r0 beq_else.152675
    addi r6 r0 1
    j beq_cont.152676
beq_else.152675:
    or r6 r0 r0
beq_cont.152676:
beq_cont.152674:
    bne r6 r0 beq_else.152677
    addi r6 r0 1
    j beq_cont.152678
beq_else.152677:
    or r6 r0 r0
beq_cont.152678:
    j beq_cont.152670
beq_else.152669:
    fmul f6 f3 f3
    lw r8 r6 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r6 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r6 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r6 12
    bne r8 r0 beq_else.152679
    fmv f3 f6
    j beq_cont.152680
beq_else.152679:
    fmul f7 f4 f5
    lw r8 r6 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r6 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r6 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152680:
    lw r8 r6 4
    addi r28 r0 3
    bne r8 r28 beq_else.152681
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152682
beq_else.152681:
beq_cont.152682:
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152683
    addi r8 r0 1
    j float_ble_cont.152684
float_ble_else.152683:
    or r8 r0 r0
float_ble_cont.152684:
    bne r6 r0 beq_else.152685
    or r6 r8 r0
    j beq_cont.152686
beq_else.152685:
    bne r8 r0 beq_else.152687
    addi r6 r0 1
    j beq_cont.152688
beq_else.152687:
    or r6 r0 r0
beq_cont.152688:
beq_cont.152686:
    bne r6 r0 beq_else.152689
    addi r6 r0 1
    j beq_cont.152690
beq_else.152689:
    or r6 r0 r0
beq_cont.152690:
beq_cont.152670:
beq_cont.152652:
    bne r6 r0 beq_else.152691
    addi r6 r0 1
    lw r25 r29 0
    mv r2 r5
    mv r1 r6
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.152692
beq_else.152691:
    or r1 r0 r0
beq_cont.152692:
beq_cont.152650:
    bne r1 r0 beq_else.152693
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.152694
    or r1 r0 r0
    jr r31
beq_else.152694:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r5 r29 28
    lw r25 r29 16
    sw r1 r29 64
    sw r2 r29 68
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.152695
    or r1 r0 r0
    j beq_cont.152696
beq_else.152695:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152697
    addi r1 r0 1
    j float_ble_cont.152698
float_ble_else.152697:
    or r1 r0 r0
float_ble_cont.152698:
beq_cont.152696:
    bne r1 r0 beq_else.152699
    lw r1 r29 68
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.152700
    or r1 r0 r0
    jr r31
beq_else.152700:
    lw r1 r29 64
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152699:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.152701
    lw r1 r29 64
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152701:
    addi r1 r0 1
    jr r31
beq_else.152693:
    addi r1 r0 1
    jr r31
beq_else.152572:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 28
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 32
    lw r5 r4 0
    addi r28 r0 -1
    bne r5 r28 beq_else.152702
    addi r1 r0 1
    j beq_cont.152703
beq_else.152702:
    sll r5 r5 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.152704
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152706
    fneg f3 f3
    j float_ble_cont.152707
float_ble_else.152706:
float_ble_cont.152707:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.152708
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152710
    fneg f3 f4
    j float_ble_cont.152711
float_ble_else.152710:
    fmv f3 f4
float_ble_cont.152711:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.152712
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152714
    fneg f3 f5
    j float_ble_cont.152715
float_ble_else.152714:
    fmv f3 f5
float_ble_cont.152715:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.152716
    addi r7 r0 1
    j float_ble_cont.152717
float_ble_else.152716:
    or r7 r0 r0
float_ble_cont.152717:
    j float_ble_cont.152713
float_ble_else.152712:
    or r7 r0 r0
float_ble_cont.152713:
    j float_ble_cont.152709
float_ble_else.152708:
    or r7 r0 r0
float_ble_cont.152709:
    bne r7 r0 beq_else.152718
    lw r5 r5 24
    bne r5 r0 beq_else.152720
    addi r5 r0 1
    j beq_cont.152721
beq_else.152720:
    or r5 r0 r0
beq_cont.152721:
    j beq_cont.152719
beq_else.152718:
    lw r5 r5 24
beq_cont.152719:
    j beq_cont.152705
beq_else.152704:
    addi r28 r0 2
    bne r7 r28 beq_else.152722
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152724
    addi r7 r0 1
    j float_ble_cont.152725
float_ble_else.152724:
    or r7 r0 r0
float_ble_cont.152725:
    bne r5 r0 beq_else.152726
    or r5 r7 r0
    j beq_cont.152727
beq_else.152726:
    bne r7 r0 beq_else.152728
    addi r5 r0 1
    j beq_cont.152729
beq_else.152728:
    or r5 r0 r0
beq_cont.152729:
beq_cont.152727:
    bne r5 r0 beq_else.152730
    addi r5 r0 1
    j beq_cont.152731
beq_else.152730:
    or r5 r0 r0
beq_cont.152731:
    j beq_cont.152723
beq_else.152722:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.152732
    fmv f3 f6
    j beq_cont.152733
beq_else.152732:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152733:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.152734
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152735
beq_else.152734:
beq_cont.152735:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152736
    addi r7 r0 1
    j float_ble_cont.152737
float_ble_else.152736:
    or r7 r0 r0
float_ble_cont.152737:
    bne r5 r0 beq_else.152738
    or r5 r7 r0
    j beq_cont.152739
beq_else.152738:
    bne r7 r0 beq_else.152740
    addi r5 r0 1
    j beq_cont.152741
beq_else.152740:
    or r5 r0 r0
beq_cont.152741:
beq_cont.152739:
    bne r5 r0 beq_else.152742
    addi r5 r0 1
    j beq_cont.152743
beq_else.152742:
    or r5 r0 r0
beq_cont.152743:
beq_cont.152723:
beq_cont.152705:
    bne r5 r0 beq_else.152744
    lw r5 r4 4
    addi r28 r0 -1
    bne r5 r28 beq_else.152746
    addi r1 r0 1
    j beq_cont.152747
beq_else.152746:
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.152748
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152750
    fneg f3 f3
    j float_ble_cont.152751
float_ble_else.152750:
float_ble_cont.152751:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.152752
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152754
    fneg f3 f4
    j float_ble_cont.152755
float_ble_else.152754:
    fmv f3 f4
float_ble_cont.152755:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.152756
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152758
    fneg f3 f5
    j float_ble_cont.152759
float_ble_else.152758:
    fmv f3 f5
float_ble_cont.152759:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.152760
    addi r7 r0 1
    j float_ble_cont.152761
float_ble_else.152760:
    or r7 r0 r0
float_ble_cont.152761:
    j float_ble_cont.152757
float_ble_else.152756:
    or r7 r0 r0
float_ble_cont.152757:
    j float_ble_cont.152753
float_ble_else.152752:
    or r7 r0 r0
float_ble_cont.152753:
    bne r7 r0 beq_else.152762
    lw r5 r5 24
    bne r5 r0 beq_else.152764
    addi r5 r0 1
    j beq_cont.152765
beq_else.152764:
    or r5 r0 r0
beq_cont.152765:
    j beq_cont.152763
beq_else.152762:
    lw r5 r5 24
beq_cont.152763:
    j beq_cont.152749
beq_else.152748:
    addi r28 r0 2
    bne r7 r28 beq_else.152766
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152768
    addi r7 r0 1
    j float_ble_cont.152769
float_ble_else.152768:
    or r7 r0 r0
float_ble_cont.152769:
    bne r5 r0 beq_else.152770
    or r5 r7 r0
    j beq_cont.152771
beq_else.152770:
    bne r7 r0 beq_else.152772
    addi r5 r0 1
    j beq_cont.152773
beq_else.152772:
    or r5 r0 r0
beq_cont.152773:
beq_cont.152771:
    bne r5 r0 beq_else.152774
    addi r5 r0 1
    j beq_cont.152775
beq_else.152774:
    or r5 r0 r0
beq_cont.152775:
    j beq_cont.152767
beq_else.152766:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.152776
    fmv f3 f6
    j beq_cont.152777
beq_else.152776:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152777:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.152778
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152779
beq_else.152778:
beq_cont.152779:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152780
    addi r7 r0 1
    j float_ble_cont.152781
float_ble_else.152780:
    or r7 r0 r0
float_ble_cont.152781:
    bne r5 r0 beq_else.152782
    or r5 r7 r0
    j beq_cont.152783
beq_else.152782:
    bne r7 r0 beq_else.152784
    addi r5 r0 1
    j beq_cont.152785
beq_else.152784:
    or r5 r0 r0
beq_cont.152785:
beq_cont.152783:
    bne r5 r0 beq_else.152786
    addi r5 r0 1
    j beq_cont.152787
beq_else.152786:
    or r5 r0 r0
beq_cont.152787:
beq_cont.152767:
beq_cont.152749:
    bne r5 r0 beq_else.152788
    addi r5 r0 2
    lw r25 r29 0
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.152789
beq_else.152788:
    or r1 r0 r0
beq_cont.152789:
beq_cont.152747:
    j beq_cont.152745
beq_else.152744:
    or r1 r0 r0
beq_cont.152745:
beq_cont.152703:
    bne r1 r0 beq_else.152790
    lw r1 r29 36
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.152791
    or r1 r0 r0
    jr r31
beq_else.152791:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    sll r4 r2 2
    lw r5 r29 40
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 28
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r7 r2 2
    lw r8 r29 24
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.152792
    lwcZ f3 r7 0
    fsub f3 f3 f0
    lwcZ f4 r7 4
    fmul f3 f3 f4
    lw r8 r29 20
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152794
    fneg f4 f4
    j float_ble_cont.152795
float_ble_else.152794:
float_ble_cont.152795:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.152796
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152798
    fneg f4 f4
    j float_ble_cont.152799
float_ble_else.152798:
float_ble_cont.152799:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.152800
    lwcZ f4 r7 4
    fcz f4
    bc1f float_eq0.152802
    or r9 r0 r0
    j float_eq0_cont.152803
float_eq0.152802:
    addi r9 r0 1
float_eq0_cont.152803:
    j float_ble_cont.152801
float_ble_else.152800:
    or r9 r0 r0
float_ble_cont.152801:
    j float_ble_cont.152797
float_ble_else.152796:
    or r9 r0 r0
float_ble_cont.152797:
    bne r9 r0 beq_else.152804
    lwcZ f3 r7 8
    fsub f3 f3 f1
    lwcZ f4 r7 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152806
    fneg f4 f4
    j float_ble_cont.152807
float_ble_else.152806:
float_ble_cont.152807:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.152808
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.152810
    fneg f4 f4
    j float_ble_cont.152811
float_ble_else.152810:
float_ble_cont.152811:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.152812
    lwcZ f4 r7 12
    fcz f4
    bc1f float_eq0.152814
    or r9 r0 r0
    j float_eq0_cont.152815
float_eq0.152814:
    addi r9 r0 1
float_eq0_cont.152815:
    j float_ble_cont.152813
float_ble_else.152812:
    or r9 r0 r0
float_ble_cont.152813:
    j float_ble_cont.152809
float_ble_else.152808:
    or r9 r0 r0
float_ble_cont.152809:
    bne r9 r0 beq_else.152816
    lwcZ f3 r7 16
    fsub f2 f3 f2
    lwcZ f3 r7 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.152818
    fneg f0 f0
    j float_ble_cont.152819
float_ble_else.152818:
float_ble_cont.152819:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.152820
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.152822
    fneg f0 f0
    j float_ble_cont.152823
float_ble_else.152822:
float_ble_cont.152823:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.152824
    lwcZ f0 r7 20
    fcz f0
    bc1f float_eq0.152826
    or r4 r0 r0
    j float_eq0_cont.152827
float_eq0.152826:
    addi r4 r0 1
float_eq0_cont.152827:
    j float_ble_cont.152825
float_ble_else.152824:
    or r4 r0 r0
float_ble_cont.152825:
    j float_ble_cont.152821
float_ble_else.152820:
    or r4 r0 r0
float_ble_cont.152821:
    bne r4 r0 beq_else.152828
    or r4 r0 r0
    j beq_cont.152829
beq_else.152828:
    lw r4 r29 48
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.152829:
    j beq_cont.152817
beq_else.152816:
    lw r4 r29 48
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.152817:
    j beq_cont.152805
beq_else.152804:
    lw r4 r29 48
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.152805:
    j beq_cont.152793
beq_else.152792:
    addi r28 r0 2
    bne r8 r28 beq_else.152830
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152832
    addi r4 r0 1
    j float_ble_cont.152833
float_ble_else.152832:
    or r4 r0 r0
float_ble_cont.152833:
    bne r4 r0 beq_else.152834
    or r4 r0 r0
    j beq_cont.152835
beq_else.152834:
    lwcZ f3 r7 4
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.152835:
    j beq_cont.152831
beq_else.152830:
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.152836
    or r4 r0 r0
    j float_eq0_cont.152837
float_eq0.152836:
    lwcZ f4 r7 4
    fmul f4 f4 f0
    lwcZ f5 r7 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r7 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.152838
    fmv f0 f5
    j beq_cont.152839
beq_else.152838:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.152839:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.152840
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.152841
beq_else.152840:
beq_cont.152841:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152842
    addi r8 r0 1
    j float_ble_cont.152843
float_ble_else.152842:
    or r8 r0 r0
float_ble_cont.152843:
    bne r8 r0 beq_else.152844
    or r4 r0 r0
    j beq_cont.152845
beq_else.152844:
    lw r4 r4 24
    bne r4 r0 beq_else.152846
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152848
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152849
float_ble_else.152848:
    flui f0 0
    # 0.000000
float_ble_cont.152849:
    fsub f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
    j beq_cont.152847
beq_else.152846:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.152850
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.152851
float_ble_else.152850:
    flui f0 0
    # 0.000000
float_ble_cont.152851:
    fadd f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
beq_cont.152847:
    addi r4 r0 1
beq_cont.152845:
float_eq0_cont.152837:
beq_cont.152831:
beq_cont.152793:
    lw r7 r29 48
    lwcZ f0 r7 0
    bne r4 r0 beq_else.152852
    or r4 r0 r0
    j beq_cont.152853
beq_else.152852:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152854
    addi r4 r0 1
    j float_ble_cont.152855
float_ble_else.152854:
    or r4 r0 r0
float_ble_cont.152855:
beq_cont.152853:
    bne r4 r0 beq_else.152856
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.152857
    or r1 r0 r0
    jr r31
beq_else.152857:
    addi r1 r1 1
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.152858
    or r1 r0 r0
    jr r31
beq_else.152858:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r25 r29 16
    sw r1 r29 72
    sw r2 r29 76
    mv r3 r6
    mv r1 r2
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.152859
    or r1 r0 r0
    j beq_cont.152860
beq_else.152859:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152861
    addi r1 r0 1
    j float_ble_cont.152862
float_ble_else.152861:
    or r1 r0 r0
float_ble_cont.152862:
beq_cont.152860:
    bne r1 r0 beq_else.152863
    lw r1 r29 76
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.152864
    or r1 r0 r0
    jr r31
beq_else.152864:
    lw r1 r29 72
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152863:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.152865
    lw r1 r29 72
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152865:
    addi r1 r0 1
    jr r31
beq_else.152856:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r2 r29 4
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f0 f3 f0
    lwcZ f3 r6 8
    fadd f0 f0 f3
    lw r4 r3 0
    sw r1 r29 80
    addi r28 r0 -1
    bne r4 r28 beq_else.152866
    addi r1 r0 1
    j beq_cont.152867
beq_else.152866:
    sll r4 r4 2
    add r27 r5 r4
    lw r4 r27 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f3 f1 f3
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f4 f2 f4
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f5 f0 f5
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.152868
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152870
    fneg f3 f3
    j float_ble_cont.152871
float_ble_else.152870:
float_ble_cont.152871:
    lw r8 r4 16
    lwcZ f6 r8 0
    fclt f3 f6
    bc1f float_ble_else.152872
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152874
    fneg f3 f4
    j float_ble_cont.152875
float_ble_else.152874:
    fmv f3 f4
float_ble_cont.152875:
    lw r8 r4 16
    lwcZ f4 r8 4
    fclt f3 f4
    bc1f float_ble_else.152876
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152878
    fneg f3 f5
    j float_ble_cont.152879
float_ble_else.152878:
    fmv f3 f5
float_ble_cont.152879:
    lw r8 r4 16
    lwcZ f4 r8 8
    fclt f3 f4
    bc1f float_ble_else.152880
    addi r8 r0 1
    j float_ble_cont.152881
float_ble_else.152880:
    or r8 r0 r0
float_ble_cont.152881:
    j float_ble_cont.152877
float_ble_else.152876:
    or r8 r0 r0
float_ble_cont.152877:
    j float_ble_cont.152873
float_ble_else.152872:
    or r8 r0 r0
float_ble_cont.152873:
    bne r8 r0 beq_else.152882
    lw r4 r4 24
    bne r4 r0 beq_else.152884
    addi r4 r0 1
    j beq_cont.152885
beq_else.152884:
    or r4 r0 r0
beq_cont.152885:
    j beq_cont.152883
beq_else.152882:
    lw r4 r4 24
beq_cont.152883:
    j beq_cont.152869
beq_else.152868:
    addi r28 r0 2
    bne r8 r28 beq_else.152886
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f3 f6 f3
    lwcZ f6 r8 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152888
    addi r8 r0 1
    j float_ble_cont.152889
float_ble_else.152888:
    or r8 r0 r0
float_ble_cont.152889:
    bne r4 r0 beq_else.152890
    or r4 r8 r0
    j beq_cont.152891
beq_else.152890:
    bne r8 r0 beq_else.152892
    addi r4 r0 1
    j beq_cont.152893
beq_else.152892:
    or r4 r0 r0
beq_cont.152893:
beq_cont.152891:
    bne r4 r0 beq_else.152894
    addi r4 r0 1
    j beq_cont.152895
beq_else.152894:
    or r4 r0 r0
beq_cont.152895:
    j beq_cont.152887
beq_else.152886:
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.152896
    fmv f3 f6
    j beq_cont.152897
beq_else.152896:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152897:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.152898
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152899
beq_else.152898:
beq_cont.152899:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152900
    addi r8 r0 1
    j float_ble_cont.152901
float_ble_else.152900:
    or r8 r0 r0
float_ble_cont.152901:
    bne r4 r0 beq_else.152902
    or r4 r8 r0
    j beq_cont.152903
beq_else.152902:
    bne r8 r0 beq_else.152904
    addi r4 r0 1
    j beq_cont.152905
beq_else.152904:
    or r4 r0 r0
beq_cont.152905:
beq_cont.152903:
    bne r4 r0 beq_else.152906
    addi r4 r0 1
    j beq_cont.152907
beq_else.152906:
    or r4 r0 r0
beq_cont.152907:
beq_cont.152887:
beq_cont.152869:
    bne r4 r0 beq_else.152908
    addi r4 r0 1
    lw r25 r29 0
    mv r2 r3
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.152909
beq_else.152908:
    or r1 r0 r0
beq_cont.152909:
beq_cont.152867:
    bne r1 r0 beq_else.152910
    lw r1 r29 80
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.152911
    or r1 r0 r0
    jr r31
beq_else.152911:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r5 r29 28
    lw r25 r29 16
    sw r1 r29 84
    sw r2 r29 88
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.152912
    or r1 r0 r0
    j beq_cont.152913
beq_else.152912:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.152914
    addi r1 r0 1
    j float_ble_cont.152915
float_ble_else.152914:
    or r1 r0 r0
float_ble_cont.152915:
beq_cont.152913:
    bne r1 r0 beq_else.152916
    lw r1 r29 88
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.152917
    or r1 r0 r0
    jr r31
beq_else.152917:
    lw r1 r29 84
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152916:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    bne r1 r0 beq_else.152918
    lw r1 r29 84
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.152918:
    addi r1 r0 1
    jr r31
beq_else.152910:
    addi r1 r0 1
    jr r31
beq_else.152790:
    addi r1 r0 1
    jr r31
beq_else.152565:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r8 0
    fmul f1 f1 f0
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r8 4
    fmul f2 f2 f0
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f0 f3 f0
    lwcZ f3 r9 8
    fadd f0 f0 f3
    lw r12 r2 0
    sw r11 r29 0
    sw r8 r29 4
    sw r25 r29 8
    sw r3 r29 20
    sw r10 r29 24
    sw r6 r29 40
    sw r5 r29 48
    sw r9 r29 28
    sw r7 r29 12
    sw r4 r29 16
    sw r2 r29 32
    sw r1 r29 92
    addi r28 r0 -1
    bne r12 r28 beq_else.152919
    addi r1 r0 1
    j beq_cont.152920
beq_else.152919:
    sll r12 r12 2
    add r27 r6 r12
    lw r12 r27 0
    lw r13 r12 20
    lwcZ f3 r13 0
    fsub f3 f1 f3
    lw r13 r12 20
    lwcZ f4 r13 4
    fsub f4 f2 f4
    lw r13 r12 20
    lwcZ f5 r13 8
    fsub f5 f0 f5
    lw r13 r12 4
    addi r28 r0 1
    bne r13 r28 beq_else.152921
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152923
    fneg f3 f3
    j float_ble_cont.152924
float_ble_else.152923:
float_ble_cont.152924:
    lw r13 r12 16
    lwcZ f6 r13 0
    fclt f3 f6
    bc1f float_ble_else.152925
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152927
    fneg f3 f4
    j float_ble_cont.152928
float_ble_else.152927:
    fmv f3 f4
float_ble_cont.152928:
    lw r13 r12 16
    lwcZ f4 r13 4
    fclt f3 f4
    bc1f float_ble_else.152929
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152931
    fneg f3 f5
    j float_ble_cont.152932
float_ble_else.152931:
    fmv f3 f5
float_ble_cont.152932:
    lw r13 r12 16
    lwcZ f4 r13 8
    fclt f3 f4
    bc1f float_ble_else.152933
    addi r13 r0 1
    j float_ble_cont.152934
float_ble_else.152933:
    or r13 r0 r0
float_ble_cont.152934:
    j float_ble_cont.152930
float_ble_else.152929:
    or r13 r0 r0
float_ble_cont.152930:
    j float_ble_cont.152926
float_ble_else.152925:
    or r13 r0 r0
float_ble_cont.152926:
    bne r13 r0 beq_else.152935
    lw r12 r12 24
    bne r12 r0 beq_else.152937
    addi r12 r0 1
    j beq_cont.152938
beq_else.152937:
    or r12 r0 r0
beq_cont.152938:
    j beq_cont.152936
beq_else.152935:
    lw r12 r12 24
beq_cont.152936:
    j beq_cont.152922
beq_else.152921:
    addi r28 r0 2
    bne r13 r28 beq_else.152939
    lw r13 r12 16
    lwcZ f6 r13 0
    fmul f3 f6 f3
    lwcZ f6 r13 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152941
    addi r13 r0 1
    j float_ble_cont.152942
float_ble_else.152941:
    or r13 r0 r0
float_ble_cont.152942:
    bne r12 r0 beq_else.152943
    or r12 r13 r0
    j beq_cont.152944
beq_else.152943:
    bne r13 r0 beq_else.152945
    addi r12 r0 1
    j beq_cont.152946
beq_else.152945:
    or r12 r0 r0
beq_cont.152946:
beq_cont.152944:
    bne r12 r0 beq_else.152947
    addi r12 r0 1
    j beq_cont.152948
beq_else.152947:
    or r12 r0 r0
beq_cont.152948:
    j beq_cont.152940
beq_else.152939:
    fmul f6 f3 f3
    lw r13 r12 16
    lwcZ f7 r13 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r13 r12 16
    lwcZ f8 r13 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r13 r12 16
    lwcZ f8 r13 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r13 r12 12
    bne r13 r0 beq_else.152949
    fmv f3 f6
    j beq_cont.152950
beq_else.152949:
    fmul f7 f4 f5
    lw r13 r12 36
    lwcZ f8 r13 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r13 r12 36
    lwcZ f7 r13 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r13 r12 36
    lwcZ f4 r13 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152950:
    lw r13 r12 4
    addi r28 r0 3
    bne r13 r28 beq_else.152951
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152952
beq_else.152951:
beq_cont.152952:
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152953
    addi r13 r0 1
    j float_ble_cont.152954
float_ble_else.152953:
    or r13 r0 r0
float_ble_cont.152954:
    bne r12 r0 beq_else.152955
    or r12 r13 r0
    j beq_cont.152956
beq_else.152955:
    bne r13 r0 beq_else.152957
    addi r12 r0 1
    j beq_cont.152958
beq_else.152957:
    or r12 r0 r0
beq_cont.152958:
beq_cont.152956:
    bne r12 r0 beq_else.152959
    addi r12 r0 1
    j beq_cont.152960
beq_else.152959:
    or r12 r0 r0
beq_cont.152960:
beq_cont.152940:
beq_cont.152922:
    bne r12 r0 beq_else.152961
    lw r12 r2 4
    addi r28 r0 -1
    bne r12 r28 beq_else.152963
    addi r1 r0 1
    j beq_cont.152964
beq_else.152963:
    sll r12 r12 2
    add r27 r6 r12
    lw r12 r27 0
    lw r13 r12 20
    lwcZ f3 r13 0
    fsub f3 f1 f3
    lw r13 r12 20
    lwcZ f4 r13 4
    fsub f4 f2 f4
    lw r13 r12 20
    lwcZ f5 r13 8
    fsub f5 f0 f5
    lw r13 r12 4
    addi r28 r0 1
    bne r13 r28 beq_else.152965
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.152967
    fneg f3 f3
    j float_ble_cont.152968
float_ble_else.152967:
float_ble_cont.152968:
    lw r13 r12 16
    lwcZ f6 r13 0
    fclt f3 f6
    bc1f float_ble_else.152969
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.152971
    fneg f3 f4
    j float_ble_cont.152972
float_ble_else.152971:
    fmv f3 f4
float_ble_cont.152972:
    lw r13 r12 16
    lwcZ f4 r13 4
    fclt f3 f4
    bc1f float_ble_else.152973
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.152975
    fneg f3 f5
    j float_ble_cont.152976
float_ble_else.152975:
    fmv f3 f5
float_ble_cont.152976:
    lw r13 r12 16
    lwcZ f4 r13 8
    fclt f3 f4
    bc1f float_ble_else.152977
    addi r13 r0 1
    j float_ble_cont.152978
float_ble_else.152977:
    or r13 r0 r0
float_ble_cont.152978:
    j float_ble_cont.152974
float_ble_else.152973:
    or r13 r0 r0
float_ble_cont.152974:
    j float_ble_cont.152970
float_ble_else.152969:
    or r13 r0 r0
float_ble_cont.152970:
    bne r13 r0 beq_else.152979
    lw r12 r12 24
    bne r12 r0 beq_else.152981
    addi r12 r0 1
    j beq_cont.152982
beq_else.152981:
    or r12 r0 r0
beq_cont.152982:
    j beq_cont.152980
beq_else.152979:
    lw r12 r12 24
beq_cont.152980:
    j beq_cont.152966
beq_else.152965:
    addi r28 r0 2
    bne r13 r28 beq_else.152983
    lw r13 r12 16
    lwcZ f6 r13 0
    fmul f3 f6 f3
    lwcZ f6 r13 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152985
    addi r13 r0 1
    j float_ble_cont.152986
float_ble_else.152985:
    or r13 r0 r0
float_ble_cont.152986:
    bne r12 r0 beq_else.152987
    or r12 r13 r0
    j beq_cont.152988
beq_else.152987:
    bne r13 r0 beq_else.152989
    addi r12 r0 1
    j beq_cont.152990
beq_else.152989:
    or r12 r0 r0
beq_cont.152990:
beq_cont.152988:
    bne r12 r0 beq_else.152991
    addi r12 r0 1
    j beq_cont.152992
beq_else.152991:
    or r12 r0 r0
beq_cont.152992:
    j beq_cont.152984
beq_else.152983:
    fmul f6 f3 f3
    lw r13 r12 16
    lwcZ f7 r13 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r13 r12 16
    lwcZ f8 r13 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r13 r12 16
    lwcZ f8 r13 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r13 r12 12
    bne r13 r0 beq_else.152993
    fmv f3 f6
    j beq_cont.152994
beq_else.152993:
    fmul f7 f4 f5
    lw r13 r12 36
    lwcZ f8 r13 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r13 r12 36
    lwcZ f7 r13 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r13 r12 36
    lwcZ f4 r13 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.152994:
    lw r13 r12 4
    addi r28 r0 3
    bne r13 r28 beq_else.152995
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.152996
beq_else.152995:
beq_cont.152996:
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.152997
    addi r13 r0 1
    j float_ble_cont.152998
float_ble_else.152997:
    or r13 r0 r0
float_ble_cont.152998:
    bne r12 r0 beq_else.152999
    or r12 r13 r0
    j beq_cont.153000
beq_else.152999:
    bne r13 r0 beq_else.153001
    addi r12 r0 1
    j beq_cont.153002
beq_else.153001:
    or r12 r0 r0
beq_cont.153002:
beq_cont.153000:
    bne r12 r0 beq_else.153003
    addi r12 r0 1
    j beq_cont.153004
beq_else.153003:
    or r12 r0 r0
beq_cont.153004:
beq_cont.152984:
beq_cont.152966:
    bne r12 r0 beq_else.153005
    lw r12 r2 8
    addi r28 r0 -1
    bne r12 r28 beq_else.153007
    addi r1 r0 1
    j beq_cont.153008
beq_else.153007:
    sll r12 r12 2
    add r27 r6 r12
    lw r12 r27 0
    lw r13 r12 20
    lwcZ f3 r13 0
    fsub f3 f1 f3
    lw r13 r12 20
    lwcZ f4 r13 4
    fsub f4 f2 f4
    lw r13 r12 20
    lwcZ f5 r13 8
    fsub f5 f0 f5
    lw r13 r12 4
    addi r28 r0 1
    bne r13 r28 beq_else.153009
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153011
    fneg f3 f3
    j float_ble_cont.153012
float_ble_else.153011:
float_ble_cont.153012:
    lw r13 r12 16
    lwcZ f6 r13 0
    fclt f3 f6
    bc1f float_ble_else.153013
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153015
    fneg f3 f4
    j float_ble_cont.153016
float_ble_else.153015:
    fmv f3 f4
float_ble_cont.153016:
    lw r13 r12 16
    lwcZ f4 r13 4
    fclt f3 f4
    bc1f float_ble_else.153017
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153019
    fneg f3 f5
    j float_ble_cont.153020
float_ble_else.153019:
    fmv f3 f5
float_ble_cont.153020:
    lw r13 r12 16
    lwcZ f4 r13 8
    fclt f3 f4
    bc1f float_ble_else.153021
    addi r13 r0 1
    j float_ble_cont.153022
float_ble_else.153021:
    or r13 r0 r0
float_ble_cont.153022:
    j float_ble_cont.153018
float_ble_else.153017:
    or r13 r0 r0
float_ble_cont.153018:
    j float_ble_cont.153014
float_ble_else.153013:
    or r13 r0 r0
float_ble_cont.153014:
    bne r13 r0 beq_else.153023
    lw r12 r12 24
    bne r12 r0 beq_else.153025
    addi r12 r0 1
    j beq_cont.153026
beq_else.153025:
    or r12 r0 r0
beq_cont.153026:
    j beq_cont.153024
beq_else.153023:
    lw r12 r12 24
beq_cont.153024:
    j beq_cont.153010
beq_else.153009:
    addi r28 r0 2
    bne r13 r28 beq_else.153027
    lw r13 r12 16
    lwcZ f6 r13 0
    fmul f3 f6 f3
    lwcZ f6 r13 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153029
    addi r13 r0 1
    j float_ble_cont.153030
float_ble_else.153029:
    or r13 r0 r0
float_ble_cont.153030:
    bne r12 r0 beq_else.153031
    or r12 r13 r0
    j beq_cont.153032
beq_else.153031:
    bne r13 r0 beq_else.153033
    addi r12 r0 1
    j beq_cont.153034
beq_else.153033:
    or r12 r0 r0
beq_cont.153034:
beq_cont.153032:
    bne r12 r0 beq_else.153035
    addi r12 r0 1
    j beq_cont.153036
beq_else.153035:
    or r12 r0 r0
beq_cont.153036:
    j beq_cont.153028
beq_else.153027:
    fmul f6 f3 f3
    lw r13 r12 16
    lwcZ f7 r13 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r13 r12 16
    lwcZ f8 r13 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r13 r12 16
    lwcZ f8 r13 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r13 r12 12
    bne r13 r0 beq_else.153037
    fmv f3 f6
    j beq_cont.153038
beq_else.153037:
    fmul f7 f4 f5
    lw r13 r12 36
    lwcZ f8 r13 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r13 r12 36
    lwcZ f7 r13 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r13 r12 36
    lwcZ f4 r13 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153038:
    lw r13 r12 4
    addi r28 r0 3
    bne r13 r28 beq_else.153039
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153040
beq_else.153039:
beq_cont.153040:
    lw r12 r12 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153041
    addi r13 r0 1
    j float_ble_cont.153042
float_ble_else.153041:
    or r13 r0 r0
float_ble_cont.153042:
    bne r12 r0 beq_else.153043
    or r12 r13 r0
    j beq_cont.153044
beq_else.153043:
    bne r13 r0 beq_else.153045
    addi r12 r0 1
    j beq_cont.153046
beq_else.153045:
    or r12 r0 r0
beq_cont.153046:
beq_cont.153044:
    bne r12 r0 beq_else.153047
    addi r12 r0 1
    j beq_cont.153048
beq_else.153047:
    or r12 r0 r0
beq_cont.153048:
beq_cont.153028:
beq_cont.153010:
    bne r12 r0 beq_else.153049
    addi r12 r0 3
    mv r1 r12
    mv r25 r11
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.153050
beq_else.153049:
    or r1 r0 r0
beq_cont.153050:
beq_cont.153008:
    j beq_cont.153006
beq_else.153005:
    or r1 r0 r0
beq_cont.153006:
beq_cont.152964:
    j beq_cont.152962
beq_else.152961:
    or r1 r0 r0
beq_cont.152962:
beq_cont.152920:
    bne r1 r0 beq_else.153051
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153052
    or r1 r0 r0
    jr r31
beq_else.153052:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r5 r29 28
    lw r25 r29 16
    sw r1 r29 96
    sw r2 r29 100
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153053
    or r1 r0 r0
    j beq_cont.153054
beq_else.153053:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153055
    addi r1 r0 1
    j float_ble_cont.153056
float_ble_else.153055:
    or r1 r0 r0
float_ble_cont.153056:
beq_cont.153054:
    bne r1 r0 beq_else.153057
    lw r1 r29 100
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153058
    or r1 r0 r0
    jr r31
beq_else.153058:
    lw r1 r29 96
    addi r1 r1 1
    sll r4 r1 2
    lw r5 r29 32
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.153059
    or r1 r0 r0
    jr r31
beq_else.153059:
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    sll r6 r4 2
    add r27 r3 r6
    lw r6 r27 0
    lw r7 r29 28
    lwcZ f0 r7 0
    lw r8 r6 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r6 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r6 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r8 r4 2
    lw r9 r29 24
    add r27 r9 r8
    lw r8 r27 0
    lw r9 r6 4
    addi r28 r0 1
    bne r9 r28 beq_else.153060
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r9 r29 20
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153062
    fneg f4 f4
    j float_ble_cont.153063
float_ble_else.153062:
float_ble_cont.153063:
    lw r10 r6 16
    lwcZ f5 r10 4
    fclt f4 f5
    bc1f float_ble_else.153064
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153066
    fneg f4 f4
    j float_ble_cont.153067
float_ble_else.153066:
float_ble_cont.153067:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.153068
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.153070
    or r10 r0 r0
    j float_eq0_cont.153071
float_eq0.153070:
    addi r10 r0 1
float_eq0_cont.153071:
    j float_ble_cont.153069
float_ble_else.153068:
    or r10 r0 r0
float_ble_cont.153069:
    j float_ble_cont.153065
float_ble_else.153064:
    or r10 r0 r0
float_ble_cont.153065:
    bne r10 r0 beq_else.153072
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153074
    fneg f4 f4
    j float_ble_cont.153075
float_ble_else.153074:
float_ble_cont.153075:
    lw r10 r6 16
    lwcZ f5 r10 0
    fclt f4 f5
    bc1f float_ble_else.153076
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153078
    fneg f4 f4
    j float_ble_cont.153079
float_ble_else.153078:
float_ble_cont.153079:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.153080
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.153082
    or r10 r0 r0
    j float_eq0_cont.153083
float_eq0.153082:
    addi r10 r0 1
float_eq0_cont.153083:
    j float_ble_cont.153081
float_ble_else.153080:
    or r10 r0 r0
float_ble_cont.153081:
    j float_ble_cont.153077
float_ble_else.153076:
    or r10 r0 r0
float_ble_cont.153077:
    bne r10 r0 beq_else.153084
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r9 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153086
    fneg f0 f0
    j float_ble_cont.153087
float_ble_else.153086:
float_ble_cont.153087:
    lw r10 r6 16
    lwcZ f3 r10 0
    fclt f0 f3
    bc1f float_ble_else.153088
    lwcZ f0 r9 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153090
    fneg f0 f0
    j float_ble_cont.153091
float_ble_else.153090:
float_ble_cont.153091:
    lw r6 r6 16
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f float_ble_else.153092
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.153094
    or r6 r0 r0
    j float_eq0_cont.153095
float_eq0.153094:
    addi r6 r0 1
float_eq0_cont.153095:
    j float_ble_cont.153093
float_ble_else.153092:
    or r6 r0 r0
float_ble_cont.153093:
    j float_ble_cont.153089
float_ble_else.153088:
    or r6 r0 r0
float_ble_cont.153089:
    bne r6 r0 beq_else.153096
    or r6 r0 r0
    j beq_cont.153097
beq_else.153096:
    swcZ f2 r2 0
    addi r6 r0 3
beq_cont.153097:
    j beq_cont.153085
beq_else.153084:
    swcZ f3 r2 0
    addi r6 r0 2
beq_cont.153085:
    j beq_cont.153073
beq_else.153072:
    swcZ f3 r2 0
    addi r6 r0 1
beq_cont.153073:
    j beq_cont.153061
beq_else.153060:
    addi r28 r0 2
    bne r9 r28 beq_else.153098
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153100
    addi r6 r0 1
    j float_ble_cont.153101
float_ble_else.153100:
    or r6 r0 r0
float_ble_cont.153101:
    bne r6 r0 beq_else.153102
    or r6 r0 r0
    j beq_cont.153103
beq_else.153102:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    addi r6 r0 1
beq_cont.153103:
    j beq_cont.153099
beq_else.153098:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.153104
    or r6 r0 r0
    j float_eq0_cont.153105
float_eq0.153104:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r9 r6 16
    lwcZ f6 r9 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r9 r6 16
    lwcZ f7 r9 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r9 r6 16
    lwcZ f7 r9 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r9 r6 12
    bne r9 r0 beq_else.153106
    fmv f0 f5
    j beq_cont.153107
beq_else.153106:
    fmul f6 f1 f2
    lw r9 r6 36
    lwcZ f7 r9 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r9 r6 36
    lwcZ f6 r9 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r9 r6 36
    lwcZ f1 r9 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153107:
    lw r9 r6 4
    addi r28 r0 3
    bne r9 r28 beq_else.153108
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153109
beq_else.153108:
beq_cont.153109:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153110
    addi r9 r0 1
    j float_ble_cont.153111
float_ble_else.153110:
    or r9 r0 r0
float_ble_cont.153111:
    bne r9 r0 beq_else.153112
    or r6 r0 r0
    j beq_cont.153113
beq_else.153112:
    lw r6 r6 24
    bne r6 r0 beq_else.153114
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153116
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153117
float_ble_else.153116:
    flui f0 0
    # 0.000000
float_ble_cont.153117:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r2 0
    j beq_cont.153115
beq_else.153114:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153118
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153119
float_ble_else.153118:
    flui f0 0
    # 0.000000
float_ble_cont.153119:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r2 0
beq_cont.153115:
    addi r6 r0 1
beq_cont.153113:
float_eq0_cont.153105:
beq_cont.153099:
beq_cont.153061:
    lwcZ f0 r2 0
    bne r6 r0 beq_else.153120
    or r6 r0 r0
    j beq_cont.153121
beq_else.153120:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153122
    addi r6 r0 1
    j float_ble_cont.153123
float_ble_else.153122:
    or r6 r0 r0
float_ble_cont.153123:
beq_cont.153121:
    bne r6 r0 beq_else.153124
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.153125
    or r1 r0 r0
    jr r31
beq_else.153125:
    addi r1 r1 1
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.153126
    or r1 r0 r0
    jr r31
beq_else.153126:
    sll r4 r1 2
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 12
    lw r25 r29 16
    sw r1 r29 104
    sw r4 r29 108
    mv r3 r7
    mv r2 r6
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153127
    or r1 r0 r0
    j beq_cont.153128
beq_else.153127:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153129
    addi r1 r0 1
    j float_ble_cont.153130
float_ble_else.153129:
    or r1 r0 r0
float_ble_cont.153130:
beq_cont.153128:
    bne r1 r0 beq_else.153131
    lw r1 r29 108
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153132
    or r1 r0 r0
    jr r31
beq_else.153132:
    lw r1 r29 104
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153131:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.153133
    lw r1 r29 104
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153133:
    addi r1 r0 1
    jr r31
beq_else.153124:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 4
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r6 r5 0
    sw r1 r29 112
    addi r28 r0 -1
    bne r6 r28 beq_else.153134
    addi r1 r0 1
    j beq_cont.153135
beq_else.153134:
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    lw r8 r6 20
    lwcZ f3 r8 0
    fsub f3 f1 f3
    lw r8 r6 20
    lwcZ f4 r8 4
    fsub f4 f2 f4
    lw r8 r6 20
    lwcZ f5 r8 8
    fsub f5 f0 f5
    lw r8 r6 4
    addi r28 r0 1
    bne r8 r28 beq_else.153136
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153138
    fneg f3 f3
    j float_ble_cont.153139
float_ble_else.153138:
float_ble_cont.153139:
    lw r8 r6 16
    lwcZ f6 r8 0
    fclt f3 f6
    bc1f float_ble_else.153140
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153142
    fneg f3 f4
    j float_ble_cont.153143
float_ble_else.153142:
    fmv f3 f4
float_ble_cont.153143:
    lw r8 r6 16
    lwcZ f4 r8 4
    fclt f3 f4
    bc1f float_ble_else.153144
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153146
    fneg f3 f5
    j float_ble_cont.153147
float_ble_else.153146:
    fmv f3 f5
float_ble_cont.153147:
    lw r8 r6 16
    lwcZ f4 r8 8
    fclt f3 f4
    bc1f float_ble_else.153148
    addi r8 r0 1
    j float_ble_cont.153149
float_ble_else.153148:
    or r8 r0 r0
float_ble_cont.153149:
    j float_ble_cont.153145
float_ble_else.153144:
    or r8 r0 r0
float_ble_cont.153145:
    j float_ble_cont.153141
float_ble_else.153140:
    or r8 r0 r0
float_ble_cont.153141:
    bne r8 r0 beq_else.153150
    lw r6 r6 24
    bne r6 r0 beq_else.153152
    addi r6 r0 1
    j beq_cont.153153
beq_else.153152:
    or r6 r0 r0
beq_cont.153153:
    j beq_cont.153151
beq_else.153150:
    lw r6 r6 24
beq_cont.153151:
    j beq_cont.153137
beq_else.153136:
    addi r28 r0 2
    bne r8 r28 beq_else.153154
    lw r8 r6 16
    lwcZ f6 r8 0
    fmul f3 f6 f3
    lwcZ f6 r8 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153156
    addi r8 r0 1
    j float_ble_cont.153157
float_ble_else.153156:
    or r8 r0 r0
float_ble_cont.153157:
    bne r6 r0 beq_else.153158
    or r6 r8 r0
    j beq_cont.153159
beq_else.153158:
    bne r8 r0 beq_else.153160
    addi r6 r0 1
    j beq_cont.153161
beq_else.153160:
    or r6 r0 r0
beq_cont.153161:
beq_cont.153159:
    bne r6 r0 beq_else.153162
    addi r6 r0 1
    j beq_cont.153163
beq_else.153162:
    or r6 r0 r0
beq_cont.153163:
    j beq_cont.153155
beq_else.153154:
    fmul f6 f3 f3
    lw r8 r6 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r6 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r6 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r6 12
    bne r8 r0 beq_else.153164
    fmv f3 f6
    j beq_cont.153165
beq_else.153164:
    fmul f7 f4 f5
    lw r8 r6 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r6 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r6 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153165:
    lw r8 r6 4
    addi r28 r0 3
    bne r8 r28 beq_else.153166
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153167
beq_else.153166:
beq_cont.153167:
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153168
    addi r8 r0 1
    j float_ble_cont.153169
float_ble_else.153168:
    or r8 r0 r0
float_ble_cont.153169:
    bne r6 r0 beq_else.153170
    or r6 r8 r0
    j beq_cont.153171
beq_else.153170:
    bne r8 r0 beq_else.153172
    addi r6 r0 1
    j beq_cont.153173
beq_else.153172:
    or r6 r0 r0
beq_cont.153173:
beq_cont.153171:
    bne r6 r0 beq_else.153174
    addi r6 r0 1
    j beq_cont.153175
beq_else.153174:
    or r6 r0 r0
beq_cont.153175:
beq_cont.153155:
beq_cont.153137:
    bne r6 r0 beq_else.153176
    addi r6 r0 1
    lw r25 r29 0
    mv r2 r5
    mv r1 r6
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.153177
beq_else.153176:
    or r1 r0 r0
beq_cont.153177:
beq_cont.153135:
    bne r1 r0 beq_else.153178
    lw r1 r29 112
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153179
    or r1 r0 r0
    jr r31
beq_else.153179:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r5 r29 28
    lw r25 r29 16
    sw r1 r29 116
    sw r2 r29 120
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153180
    or r1 r0 r0
    j beq_cont.153181
beq_else.153180:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153182
    addi r1 r0 1
    j float_ble_cont.153183
float_ble_else.153182:
    or r1 r0 r0
float_ble_cont.153183:
beq_cont.153181:
    bne r1 r0 beq_else.153184
    lw r1 r29 120
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153185
    or r1 r0 r0
    jr r31
beq_else.153185:
    lw r1 r29 116
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153184:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.153186
    lw r1 r29 116
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153186:
    addi r1 r0 1
    jr r31
beq_else.153178:
    addi r1 r0 1
    jr r31
beq_else.153057:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 28
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 32
    lw r5 r4 0
    addi r28 r0 -1
    bne r5 r28 beq_else.153187
    addi r1 r0 1
    j beq_cont.153188
beq_else.153187:
    sll r5 r5 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.153189
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153191
    fneg f3 f3
    j float_ble_cont.153192
float_ble_else.153191:
float_ble_cont.153192:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.153193
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153195
    fneg f3 f4
    j float_ble_cont.153196
float_ble_else.153195:
    fmv f3 f4
float_ble_cont.153196:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.153197
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153199
    fneg f3 f5
    j float_ble_cont.153200
float_ble_else.153199:
    fmv f3 f5
float_ble_cont.153200:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.153201
    addi r7 r0 1
    j float_ble_cont.153202
float_ble_else.153201:
    or r7 r0 r0
float_ble_cont.153202:
    j float_ble_cont.153198
float_ble_else.153197:
    or r7 r0 r0
float_ble_cont.153198:
    j float_ble_cont.153194
float_ble_else.153193:
    or r7 r0 r0
float_ble_cont.153194:
    bne r7 r0 beq_else.153203
    lw r5 r5 24
    bne r5 r0 beq_else.153205
    addi r5 r0 1
    j beq_cont.153206
beq_else.153205:
    or r5 r0 r0
beq_cont.153206:
    j beq_cont.153204
beq_else.153203:
    lw r5 r5 24
beq_cont.153204:
    j beq_cont.153190
beq_else.153189:
    addi r28 r0 2
    bne r7 r28 beq_else.153207
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153209
    addi r7 r0 1
    j float_ble_cont.153210
float_ble_else.153209:
    or r7 r0 r0
float_ble_cont.153210:
    bne r5 r0 beq_else.153211
    or r5 r7 r0
    j beq_cont.153212
beq_else.153211:
    bne r7 r0 beq_else.153213
    addi r5 r0 1
    j beq_cont.153214
beq_else.153213:
    or r5 r0 r0
beq_cont.153214:
beq_cont.153212:
    bne r5 r0 beq_else.153215
    addi r5 r0 1
    j beq_cont.153216
beq_else.153215:
    or r5 r0 r0
beq_cont.153216:
    j beq_cont.153208
beq_else.153207:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.153217
    fmv f3 f6
    j beq_cont.153218
beq_else.153217:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153218:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.153219
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153220
beq_else.153219:
beq_cont.153220:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153221
    addi r7 r0 1
    j float_ble_cont.153222
float_ble_else.153221:
    or r7 r0 r0
float_ble_cont.153222:
    bne r5 r0 beq_else.153223
    or r5 r7 r0
    j beq_cont.153224
beq_else.153223:
    bne r7 r0 beq_else.153225
    addi r5 r0 1
    j beq_cont.153226
beq_else.153225:
    or r5 r0 r0
beq_cont.153226:
beq_cont.153224:
    bne r5 r0 beq_else.153227
    addi r5 r0 1
    j beq_cont.153228
beq_else.153227:
    or r5 r0 r0
beq_cont.153228:
beq_cont.153208:
beq_cont.153190:
    bne r5 r0 beq_else.153229
    lw r5 r4 4
    addi r28 r0 -1
    bne r5 r28 beq_else.153231
    addi r1 r0 1
    j beq_cont.153232
beq_else.153231:
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.153233
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153235
    fneg f3 f3
    j float_ble_cont.153236
float_ble_else.153235:
float_ble_cont.153236:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.153237
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153239
    fneg f3 f4
    j float_ble_cont.153240
float_ble_else.153239:
    fmv f3 f4
float_ble_cont.153240:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.153241
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153243
    fneg f3 f5
    j float_ble_cont.153244
float_ble_else.153243:
    fmv f3 f5
float_ble_cont.153244:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.153245
    addi r7 r0 1
    j float_ble_cont.153246
float_ble_else.153245:
    or r7 r0 r0
float_ble_cont.153246:
    j float_ble_cont.153242
float_ble_else.153241:
    or r7 r0 r0
float_ble_cont.153242:
    j float_ble_cont.153238
float_ble_else.153237:
    or r7 r0 r0
float_ble_cont.153238:
    bne r7 r0 beq_else.153247
    lw r5 r5 24
    bne r5 r0 beq_else.153249
    addi r5 r0 1
    j beq_cont.153250
beq_else.153249:
    or r5 r0 r0
beq_cont.153250:
    j beq_cont.153248
beq_else.153247:
    lw r5 r5 24
beq_cont.153248:
    j beq_cont.153234
beq_else.153233:
    addi r28 r0 2
    bne r7 r28 beq_else.153251
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153253
    addi r7 r0 1
    j float_ble_cont.153254
float_ble_else.153253:
    or r7 r0 r0
float_ble_cont.153254:
    bne r5 r0 beq_else.153255
    or r5 r7 r0
    j beq_cont.153256
beq_else.153255:
    bne r7 r0 beq_else.153257
    addi r5 r0 1
    j beq_cont.153258
beq_else.153257:
    or r5 r0 r0
beq_cont.153258:
beq_cont.153256:
    bne r5 r0 beq_else.153259
    addi r5 r0 1
    j beq_cont.153260
beq_else.153259:
    or r5 r0 r0
beq_cont.153260:
    j beq_cont.153252
beq_else.153251:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.153261
    fmv f3 f6
    j beq_cont.153262
beq_else.153261:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153262:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.153263
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153264
beq_else.153263:
beq_cont.153264:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153265
    addi r7 r0 1
    j float_ble_cont.153266
float_ble_else.153265:
    or r7 r0 r0
float_ble_cont.153266:
    bne r5 r0 beq_else.153267
    or r5 r7 r0
    j beq_cont.153268
beq_else.153267:
    bne r7 r0 beq_else.153269
    addi r5 r0 1
    j beq_cont.153270
beq_else.153269:
    or r5 r0 r0
beq_cont.153270:
beq_cont.153268:
    bne r5 r0 beq_else.153271
    addi r5 r0 1
    j beq_cont.153272
beq_else.153271:
    or r5 r0 r0
beq_cont.153272:
beq_cont.153252:
beq_cont.153234:
    bne r5 r0 beq_else.153273
    addi r5 r0 2
    lw r25 r29 0
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.153274
beq_else.153273:
    or r1 r0 r0
beq_cont.153274:
beq_cont.153232:
    j beq_cont.153230
beq_else.153229:
    or r1 r0 r0
beq_cont.153230:
beq_cont.153188:
    bne r1 r0 beq_else.153275
    lw r1 r29 96
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153276
    or r1 r0 r0
    jr r31
beq_else.153276:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    sll r4 r2 2
    lw r5 r29 40
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 28
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r7 r2 2
    lw r8 r29 24
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.153277
    lwcZ f3 r7 0
    fsub f3 f3 f0
    lwcZ f4 r7 4
    fmul f3 f3 f4
    lw r8 r29 20
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153279
    fneg f4 f4
    j float_ble_cont.153280
float_ble_else.153279:
float_ble_cont.153280:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.153281
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153283
    fneg f4 f4
    j float_ble_cont.153284
float_ble_else.153283:
float_ble_cont.153284:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.153285
    lwcZ f4 r7 4
    fcz f4
    bc1f float_eq0.153287
    or r9 r0 r0
    j float_eq0_cont.153288
float_eq0.153287:
    addi r9 r0 1
float_eq0_cont.153288:
    j float_ble_cont.153286
float_ble_else.153285:
    or r9 r0 r0
float_ble_cont.153286:
    j float_ble_cont.153282
float_ble_else.153281:
    or r9 r0 r0
float_ble_cont.153282:
    bne r9 r0 beq_else.153289
    lwcZ f3 r7 8
    fsub f3 f3 f1
    lwcZ f4 r7 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153291
    fneg f4 f4
    j float_ble_cont.153292
float_ble_else.153291:
float_ble_cont.153292:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.153293
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153295
    fneg f4 f4
    j float_ble_cont.153296
float_ble_else.153295:
float_ble_cont.153296:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.153297
    lwcZ f4 r7 12
    fcz f4
    bc1f float_eq0.153299
    or r9 r0 r0
    j float_eq0_cont.153300
float_eq0.153299:
    addi r9 r0 1
float_eq0_cont.153300:
    j float_ble_cont.153298
float_ble_else.153297:
    or r9 r0 r0
float_ble_cont.153298:
    j float_ble_cont.153294
float_ble_else.153293:
    or r9 r0 r0
float_ble_cont.153294:
    bne r9 r0 beq_else.153301
    lwcZ f3 r7 16
    fsub f2 f3 f2
    lwcZ f3 r7 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153303
    fneg f0 f0
    j float_ble_cont.153304
float_ble_else.153303:
float_ble_cont.153304:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.153305
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153307
    fneg f0 f0
    j float_ble_cont.153308
float_ble_else.153307:
float_ble_cont.153308:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.153309
    lwcZ f0 r7 20
    fcz f0
    bc1f float_eq0.153311
    or r4 r0 r0
    j float_eq0_cont.153312
float_eq0.153311:
    addi r4 r0 1
float_eq0_cont.153312:
    j float_ble_cont.153310
float_ble_else.153309:
    or r4 r0 r0
float_ble_cont.153310:
    j float_ble_cont.153306
float_ble_else.153305:
    or r4 r0 r0
float_ble_cont.153306:
    bne r4 r0 beq_else.153313
    or r4 r0 r0
    j beq_cont.153314
beq_else.153313:
    lw r4 r29 48
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.153314:
    j beq_cont.153302
beq_else.153301:
    lw r4 r29 48
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.153302:
    j beq_cont.153290
beq_else.153289:
    lw r4 r29 48
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.153290:
    j beq_cont.153278
beq_else.153277:
    addi r28 r0 2
    bne r8 r28 beq_else.153315
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153317
    addi r4 r0 1
    j float_ble_cont.153318
float_ble_else.153317:
    or r4 r0 r0
float_ble_cont.153318:
    bne r4 r0 beq_else.153319
    or r4 r0 r0
    j beq_cont.153320
beq_else.153319:
    lwcZ f3 r7 4
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.153320:
    j beq_cont.153316
beq_else.153315:
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.153321
    or r4 r0 r0
    j float_eq0_cont.153322
float_eq0.153321:
    lwcZ f4 r7 4
    fmul f4 f4 f0
    lwcZ f5 r7 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r7 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.153323
    fmv f0 f5
    j beq_cont.153324
beq_else.153323:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153324:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.153325
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153326
beq_else.153325:
beq_cont.153326:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153327
    addi r8 r0 1
    j float_ble_cont.153328
float_ble_else.153327:
    or r8 r0 r0
float_ble_cont.153328:
    bne r8 r0 beq_else.153329
    or r4 r0 r0
    j beq_cont.153330
beq_else.153329:
    lw r4 r4 24
    bne r4 r0 beq_else.153331
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153333
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153334
float_ble_else.153333:
    flui f0 0
    # 0.000000
float_ble_cont.153334:
    fsub f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
    j beq_cont.153332
beq_else.153331:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153335
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153336
float_ble_else.153335:
    flui f0 0
    # 0.000000
float_ble_cont.153336:
    fadd f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 48
    swcZ f0 r4 0
beq_cont.153332:
    addi r4 r0 1
beq_cont.153330:
float_eq0_cont.153322:
beq_cont.153316:
beq_cont.153278:
    lw r7 r29 48
    lwcZ f0 r7 0
    bne r4 r0 beq_else.153337
    or r4 r0 r0
    j beq_cont.153338
beq_else.153337:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153339
    addi r4 r0 1
    j float_ble_cont.153340
float_ble_else.153339:
    or r4 r0 r0
float_ble_cont.153340:
beq_cont.153338:
    bne r4 r0 beq_else.153341
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.153342
    or r1 r0 r0
    jr r31
beq_else.153342:
    addi r1 r1 1
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153343
    or r1 r0 r0
    jr r31
beq_else.153343:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r25 r29 16
    sw r1 r29 124
    sw r2 r29 128
    mv r3 r6
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153344
    or r1 r0 r0
    j beq_cont.153345
beq_else.153344:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153346
    addi r1 r0 1
    j float_ble_cont.153347
float_ble_else.153346:
    or r1 r0 r0
float_ble_cont.153347:
beq_cont.153345:
    bne r1 r0 beq_else.153348
    lw r1 r29 128
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153349
    or r1 r0 r0
    jr r31
beq_else.153349:
    lw r1 r29 124
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153348:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.153350
    lw r1 r29 124
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153350:
    addi r1 r0 1
    jr r31
beq_else.153341:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r2 r29 4
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f0 f3 f0
    lwcZ f3 r6 8
    fadd f0 f0 f3
    lw r4 r3 0
    sw r1 r29 132
    addi r28 r0 -1
    bne r4 r28 beq_else.153351
    addi r1 r0 1
    j beq_cont.153352
beq_else.153351:
    sll r4 r4 2
    add r27 r5 r4
    lw r4 r27 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f3 f1 f3
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f4 f2 f4
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f5 f0 f5
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.153353
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153355
    fneg f3 f3
    j float_ble_cont.153356
float_ble_else.153355:
float_ble_cont.153356:
    lw r8 r4 16
    lwcZ f6 r8 0
    fclt f3 f6
    bc1f float_ble_else.153357
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153359
    fneg f3 f4
    j float_ble_cont.153360
float_ble_else.153359:
    fmv f3 f4
float_ble_cont.153360:
    lw r8 r4 16
    lwcZ f4 r8 4
    fclt f3 f4
    bc1f float_ble_else.153361
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153363
    fneg f3 f5
    j float_ble_cont.153364
float_ble_else.153363:
    fmv f3 f5
float_ble_cont.153364:
    lw r8 r4 16
    lwcZ f4 r8 8
    fclt f3 f4
    bc1f float_ble_else.153365
    addi r8 r0 1
    j float_ble_cont.153366
float_ble_else.153365:
    or r8 r0 r0
float_ble_cont.153366:
    j float_ble_cont.153362
float_ble_else.153361:
    or r8 r0 r0
float_ble_cont.153362:
    j float_ble_cont.153358
float_ble_else.153357:
    or r8 r0 r0
float_ble_cont.153358:
    bne r8 r0 beq_else.153367
    lw r4 r4 24
    bne r4 r0 beq_else.153369
    addi r4 r0 1
    j beq_cont.153370
beq_else.153369:
    or r4 r0 r0
beq_cont.153370:
    j beq_cont.153368
beq_else.153367:
    lw r4 r4 24
beq_cont.153368:
    j beq_cont.153354
beq_else.153353:
    addi r28 r0 2
    bne r8 r28 beq_else.153371
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f3 f6 f3
    lwcZ f6 r8 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153373
    addi r8 r0 1
    j float_ble_cont.153374
float_ble_else.153373:
    or r8 r0 r0
float_ble_cont.153374:
    bne r4 r0 beq_else.153375
    or r4 r8 r0
    j beq_cont.153376
beq_else.153375:
    bne r8 r0 beq_else.153377
    addi r4 r0 1
    j beq_cont.153378
beq_else.153377:
    or r4 r0 r0
beq_cont.153378:
beq_cont.153376:
    bne r4 r0 beq_else.153379
    addi r4 r0 1
    j beq_cont.153380
beq_else.153379:
    or r4 r0 r0
beq_cont.153380:
    j beq_cont.153372
beq_else.153371:
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.153381
    fmv f3 f6
    j beq_cont.153382
beq_else.153381:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153382:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.153383
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153384
beq_else.153383:
beq_cont.153384:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153385
    addi r8 r0 1
    j float_ble_cont.153386
float_ble_else.153385:
    or r8 r0 r0
float_ble_cont.153386:
    bne r4 r0 beq_else.153387
    or r4 r8 r0
    j beq_cont.153388
beq_else.153387:
    bne r8 r0 beq_else.153389
    addi r4 r0 1
    j beq_cont.153390
beq_else.153389:
    or r4 r0 r0
beq_cont.153390:
beq_cont.153388:
    bne r4 r0 beq_else.153391
    addi r4 r0 1
    j beq_cont.153392
beq_else.153391:
    or r4 r0 r0
beq_cont.153392:
beq_cont.153372:
beq_cont.153354:
    bne r4 r0 beq_else.153393
    addi r4 r0 1
    lw r25 r29 0
    mv r2 r3
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.153394
beq_else.153393:
    or r1 r0 r0
beq_cont.153394:
beq_cont.153352:
    bne r1 r0 beq_else.153395
    lw r1 r29 132
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153396
    or r1 r0 r0
    jr r31
beq_else.153396:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 12
    lw r5 r29 28
    lw r25 r29 16
    sw r1 r29 136
    sw r2 r29 140
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 48
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153397
    or r1 r0 r0
    j beq_cont.153398
beq_else.153397:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153399
    addi r1 r0 1
    j float_ble_cont.153400
float_ble_else.153399:
    or r1 r0 r0
float_ble_cont.153400:
beq_cont.153398:
    bne r1 r0 beq_else.153401
    lw r1 r29 140
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153402
    or r1 r0 r0
    jr r31
beq_else.153402:
    lw r1 r29 136
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153401:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 28
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 32
    lw r25 r29 0
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.153403
    lw r1 r29 136
    addi r1 r1 1
    lw r2 r29 32
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153403:
    addi r1 r0 1
    jr r31
beq_else.153395:
    addi r1 r0 1
    jr r31
beq_else.153275:
    addi r1 r0 1
    jr r31
beq_else.153051:
    addi r1 r0 1
    jr r31
shadow_check_one_or_group.2887:
    lw r3 r25 44
    lw r4 r25 40
    lw r5 r25 36
    lw r6 r25 32
    lw r7 r25 28
    lw r8 r25 24
    lw r9 r25 20
    lw r10 r25 16
    lw r11 r25 12
    lw r12 r25 8
    lw r13 r25 4
    sll r14 r1 2
    add r27 r2 r14
    lw r14 r27 0
    addi r28 r0 -1
    bne r14 r28 beq_else.153404
    or r1 r0 r0
    jr r31
beq_else.153404:
    sll r14 r14 2
    add r27 r13 r14
    lw r14 r27 0
    lw r15 r14 0
    sw r25 r29 0
    sw r12 r29 4
    sw r9 r29 8
    sw r6 r29 12
    sw r8 r29 16
    sw r4 r29 20
    sw r5 r29 24
    sw r3 r29 28
    sw r11 r29 32
    sw r10 r29 36
    sw r7 r29 40
    sw r13 r29 44
    sw r2 r29 48
    sw r1 r29 52
    addi r28 r0 -1
    bne r15 r28 beq_else.153405
    or r1 r0 r0
    j beq_cont.153406
beq_else.153405:
    lw r15 r14 0
    sw r14 r29 56
    sw r15 r29 60
    mv r3 r10
    mv r2 r8
    mv r1 r15
    mv r25 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153407
    or r1 r0 r0
    j beq_cont.153408
beq_else.153407:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153409
    addi r1 r0 1
    j float_ble_cont.153410
float_ble_else.153409:
    or r1 r0 r0
float_ble_cont.153410:
beq_cont.153408:
    bne r1 r0 beq_else.153411
    lw r1 r29 60
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153413
    or r1 r0 r0
    j beq_cont.153414
beq_else.153413:
    lw r1 r29 56
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.153415
    or r1 r0 r0
    j beq_cont.153416
beq_else.153415:
    lw r4 r1 4
    sll r5 r4 2
    add r27 r3 r5
    lw r5 r27 0
    lw r6 r29 36
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r7 r4 2
    lw r8 r29 32
    add r27 r8 r7
    lw r7 r27 0
    lw r9 r5 4
    addi r28 r0 1
    bne r9 r28 beq_else.153417
    lwcZ f3 r7 0
    fsub f3 f3 f0
    lwcZ f4 r7 4
    fmul f3 f3 f4
    lw r9 r29 28
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153419
    fneg f4 f4
    j float_ble_cont.153420
float_ble_else.153419:
float_ble_cont.153420:
    lw r10 r5 16
    lwcZ f5 r10 4
    fclt f4 f5
    bc1f float_ble_else.153421
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153423
    fneg f4 f4
    j float_ble_cont.153424
float_ble_else.153423:
float_ble_cont.153424:
    lw r10 r5 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.153425
    lwcZ f4 r7 4
    fcz f4
    bc1f float_eq0.153427
    or r10 r0 r0
    j float_eq0_cont.153428
float_eq0.153427:
    addi r10 r0 1
float_eq0_cont.153428:
    j float_ble_cont.153426
float_ble_else.153425:
    or r10 r0 r0
float_ble_cont.153426:
    j float_ble_cont.153422
float_ble_else.153421:
    or r10 r0 r0
float_ble_cont.153422:
    bne r10 r0 beq_else.153429
    lwcZ f3 r7 8
    fsub f3 f3 f1
    lwcZ f4 r7 12
    fmul f3 f3 f4
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153431
    fneg f4 f4
    j float_ble_cont.153432
float_ble_else.153431:
float_ble_cont.153432:
    lw r10 r5 16
    lwcZ f5 r10 0
    fclt f4 f5
    bc1f float_ble_else.153433
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153435
    fneg f4 f4
    j float_ble_cont.153436
float_ble_else.153435:
float_ble_cont.153436:
    lw r10 r5 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.153437
    lwcZ f4 r7 12
    fcz f4
    bc1f float_eq0.153439
    or r10 r0 r0
    j float_eq0_cont.153440
float_eq0.153439:
    addi r10 r0 1
float_eq0_cont.153440:
    j float_ble_cont.153438
float_ble_else.153437:
    or r10 r0 r0
float_ble_cont.153438:
    j float_ble_cont.153434
float_ble_else.153433:
    or r10 r0 r0
float_ble_cont.153434:
    bne r10 r0 beq_else.153441
    lwcZ f3 r7 16
    fsub f2 f3 f2
    lwcZ f3 r7 20
    fmul f2 f2 f3
    lwcZ f3 r9 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153443
    fneg f0 f0
    j float_ble_cont.153444
float_ble_else.153443:
float_ble_cont.153444:
    lw r10 r5 16
    lwcZ f3 r10 0
    fclt f0 f3
    bc1f float_ble_else.153445
    lwcZ f0 r9 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153447
    fneg f0 f0
    j float_ble_cont.153448
float_ble_else.153447:
float_ble_cont.153448:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.153449
    lwcZ f0 r7 20
    fcz f0
    bc1f float_eq0.153451
    or r5 r0 r0
    j float_eq0_cont.153452
float_eq0.153451:
    addi r5 r0 1
float_eq0_cont.153452:
    j float_ble_cont.153450
float_ble_else.153449:
    or r5 r0 r0
float_ble_cont.153450:
    j float_ble_cont.153446
float_ble_else.153445:
    or r5 r0 r0
float_ble_cont.153446:
    bne r5 r0 beq_else.153453
    or r5 r0 r0
    j beq_cont.153454
beq_else.153453:
    swcZ f2 r2 0
    addi r5 r0 3
beq_cont.153454:
    j beq_cont.153442
beq_else.153441:
    swcZ f3 r2 0
    addi r5 r0 2
beq_cont.153442:
    j beq_cont.153430
beq_else.153429:
    swcZ f3 r2 0
    addi r5 r0 1
beq_cont.153430:
    j beq_cont.153418
beq_else.153417:
    addi r28 r0 2
    bne r9 r28 beq_else.153455
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153457
    addi r5 r0 1
    j float_ble_cont.153458
float_ble_else.153457:
    or r5 r0 r0
float_ble_cont.153458:
    bne r5 r0 beq_else.153459
    or r5 r0 r0
    j beq_cont.153460
beq_else.153459:
    lwcZ f3 r7 4
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    addi r5 r0 1
beq_cont.153460:
    j beq_cont.153456
beq_else.153455:
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.153461
    or r5 r0 r0
    j float_eq0_cont.153462
float_eq0.153461:
    lwcZ f4 r7 4
    fmul f4 f4 f0
    lwcZ f5 r7 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r7 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r9 r5 16
    lwcZ f6 r9 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r9 r5 16
    lwcZ f7 r9 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r9 r5 16
    lwcZ f7 r9 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r9 r5 12
    bne r9 r0 beq_else.153463
    fmv f0 f5
    j beq_cont.153464
beq_else.153463:
    fmul f6 f1 f2
    lw r9 r5 36
    lwcZ f7 r9 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r9 r5 36
    lwcZ f6 r9 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r9 r5 36
    lwcZ f1 r9 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153464:
    lw r9 r5 4
    addi r28 r0 3
    bne r9 r28 beq_else.153465
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153466
beq_else.153465:
beq_cont.153466:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153467
    addi r9 r0 1
    j float_ble_cont.153468
float_ble_else.153467:
    or r9 r0 r0
float_ble_cont.153468:
    bne r9 r0 beq_else.153469
    or r5 r0 r0
    j beq_cont.153470
beq_else.153469:
    lw r5 r5 24
    bne r5 r0 beq_else.153471
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153473
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153474
float_ble_else.153473:
    flui f0 0
    # 0.000000
float_ble_cont.153474:
    fsub f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    swcZ f0 r2 0
    j beq_cont.153472
beq_else.153471:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153475
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153476
float_ble_else.153475:
    flui f0 0
    # 0.000000
float_ble_cont.153476:
    fadd f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    swcZ f0 r2 0
beq_cont.153472:
    addi r5 r0 1
beq_cont.153470:
float_eq0_cont.153462:
beq_cont.153456:
beq_cont.153418:
    lwcZ f0 r2 0
    bne r5 r0 beq_else.153477
    or r5 r0 r0
    j beq_cont.153478
beq_else.153477:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153479
    addi r5 r0 1
    j float_ble_cont.153480
float_ble_else.153479:
    or r5 r0 r0
float_ble_cont.153480:
beq_cont.153478:
    bne r5 r0 beq_else.153481
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.153483
    or r1 r0 r0
    j beq_cont.153484
beq_else.153483:
    lw r4 r1 8
    addi r28 r0 -1
    bne r4 r28 beq_else.153485
    or r1 r0 r0
    j beq_cont.153486
beq_else.153485:
    lw r4 r1 8
    lw r5 r29 16
    lw r25 r29 20
    sw r4 r29 64
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153487
    or r1 r0 r0
    j beq_cont.153488
beq_else.153487:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153489
    addi r1 r0 1
    j float_ble_cont.153490
float_ble_else.153489:
    or r1 r0 r0
float_ble_cont.153490:
beq_cont.153488:
    bne r1 r0 beq_else.153491
    lw r1 r29 64
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153493
    or r1 r0 r0
    j beq_cont.153494
beq_else.153493:
    addi r1 r0 3
    lw r4 r29 56
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.153494:
    j beq_cont.153492
beq_else.153491:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 56
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    bne r1 r0 beq_else.153495
    addi r1 r0 3
    lw r2 r29 56
    lw r25 r29 12
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.153496
beq_else.153495:
    addi r1 r0 1
beq_cont.153496:
beq_cont.153492:
beq_cont.153486:
beq_cont.153484:
    j beq_cont.153482
beq_else.153481:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 8
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f3 f0
    lwcZ f3 r6 8
    fadd f0 f0 f3
    lw r5 r1 0
    addi r28 r0 -1
    bne r5 r28 beq_else.153497
    addi r1 r0 1
    j beq_cont.153498
beq_else.153497:
    sll r5 r5 2
    add r27 r3 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.153499
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153501
    fneg f3 f3
    j float_ble_cont.153502
float_ble_else.153501:
float_ble_cont.153502:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.153503
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153505
    fneg f3 f4
    j float_ble_cont.153506
float_ble_else.153505:
    fmv f3 f4
float_ble_cont.153506:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.153507
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153509
    fneg f3 f5
    j float_ble_cont.153510
float_ble_else.153509:
    fmv f3 f5
float_ble_cont.153510:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.153511
    addi r7 r0 1
    j float_ble_cont.153512
float_ble_else.153511:
    or r7 r0 r0
float_ble_cont.153512:
    j float_ble_cont.153508
float_ble_else.153507:
    or r7 r0 r0
float_ble_cont.153508:
    j float_ble_cont.153504
float_ble_else.153503:
    or r7 r0 r0
float_ble_cont.153504:
    bne r7 r0 beq_else.153513
    lw r5 r5 24
    bne r5 r0 beq_else.153515
    addi r5 r0 1
    j beq_cont.153516
beq_else.153515:
    or r5 r0 r0
beq_cont.153516:
    j beq_cont.153514
beq_else.153513:
    lw r5 r5 24
beq_cont.153514:
    j beq_cont.153500
beq_else.153499:
    addi r28 r0 2
    bne r7 r28 beq_else.153517
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153519
    addi r7 r0 1
    j float_ble_cont.153520
float_ble_else.153519:
    or r7 r0 r0
float_ble_cont.153520:
    bne r5 r0 beq_else.153521
    or r5 r7 r0
    j beq_cont.153522
beq_else.153521:
    bne r7 r0 beq_else.153523
    addi r5 r0 1
    j beq_cont.153524
beq_else.153523:
    or r5 r0 r0
beq_cont.153524:
beq_cont.153522:
    bne r5 r0 beq_else.153525
    addi r5 r0 1
    j beq_cont.153526
beq_else.153525:
    or r5 r0 r0
beq_cont.153526:
    j beq_cont.153518
beq_else.153517:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.153527
    fmv f3 f6
    j beq_cont.153528
beq_else.153527:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153528:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.153529
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153530
beq_else.153529:
beq_cont.153530:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153531
    addi r7 r0 1
    j float_ble_cont.153532
float_ble_else.153531:
    or r7 r0 r0
float_ble_cont.153532:
    bne r5 r0 beq_else.153533
    or r5 r7 r0
    j beq_cont.153534
beq_else.153533:
    bne r7 r0 beq_else.153535
    addi r5 r0 1
    j beq_cont.153536
beq_else.153535:
    or r5 r0 r0
beq_cont.153536:
beq_cont.153534:
    bne r5 r0 beq_else.153537
    addi r5 r0 1
    j beq_cont.153538
beq_else.153537:
    or r5 r0 r0
beq_cont.153538:
beq_cont.153518:
beq_cont.153500:
    bne r5 r0 beq_else.153539
    addi r5 r0 1
    lw r25 r29 4
    mv r2 r1
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.153540
beq_else.153539:
    or r1 r0 r0
beq_cont.153540:
beq_cont.153498:
    bne r1 r0 beq_else.153541
    lw r1 r29 56
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.153543
    or r1 r0 r0
    j beq_cont.153544
beq_else.153543:
    lw r2 r1 8
    lw r3 r29 16
    lw r4 r29 36
    lw r25 r29 20
    sw r2 r29 68
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153545
    or r1 r0 r0
    j beq_cont.153546
beq_else.153545:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153547
    addi r1 r0 1
    j float_ble_cont.153548
float_ble_else.153547:
    or r1 r0 r0
float_ble_cont.153548:
beq_cont.153546:
    bne r1 r0 beq_else.153549
    lw r1 r29 68
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153551
    or r1 r0 r0
    j beq_cont.153552
beq_else.153551:
    addi r1 r0 3
    lw r4 r29 56
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.153552:
    j beq_cont.153550
beq_else.153549:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 56
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.153553
    addi r1 r0 3
    lw r2 r29 56
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.153554
beq_else.153553:
    addi r1 r0 1
beq_cont.153554:
beq_cont.153550:
beq_cont.153544:
    j beq_cont.153542
beq_else.153541:
    addi r1 r0 1
beq_cont.153542:
beq_cont.153482:
beq_cont.153416:
beq_cont.153414:
    j beq_cont.153412
beq_else.153411:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 56
    lw r5 r4 0
    addi r28 r0 -1
    bne r5 r28 beq_else.153555
    addi r1 r0 1
    j beq_cont.153556
beq_else.153555:
    sll r5 r5 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.153557
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153559
    fneg f3 f3
    j float_ble_cont.153560
float_ble_else.153559:
float_ble_cont.153560:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.153561
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153563
    fneg f3 f4
    j float_ble_cont.153564
float_ble_else.153563:
    fmv f3 f4
float_ble_cont.153564:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.153565
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153567
    fneg f3 f5
    j float_ble_cont.153568
float_ble_else.153567:
    fmv f3 f5
float_ble_cont.153568:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.153569
    addi r7 r0 1
    j float_ble_cont.153570
float_ble_else.153569:
    or r7 r0 r0
float_ble_cont.153570:
    j float_ble_cont.153566
float_ble_else.153565:
    or r7 r0 r0
float_ble_cont.153566:
    j float_ble_cont.153562
float_ble_else.153561:
    or r7 r0 r0
float_ble_cont.153562:
    bne r7 r0 beq_else.153571
    lw r5 r5 24
    bne r5 r0 beq_else.153573
    addi r5 r0 1
    j beq_cont.153574
beq_else.153573:
    or r5 r0 r0
beq_cont.153574:
    j beq_cont.153572
beq_else.153571:
    lw r5 r5 24
beq_cont.153572:
    j beq_cont.153558
beq_else.153557:
    addi r28 r0 2
    bne r7 r28 beq_else.153575
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153577
    addi r7 r0 1
    j float_ble_cont.153578
float_ble_else.153577:
    or r7 r0 r0
float_ble_cont.153578:
    bne r5 r0 beq_else.153579
    or r5 r7 r0
    j beq_cont.153580
beq_else.153579:
    bne r7 r0 beq_else.153581
    addi r5 r0 1
    j beq_cont.153582
beq_else.153581:
    or r5 r0 r0
beq_cont.153582:
beq_cont.153580:
    bne r5 r0 beq_else.153583
    addi r5 r0 1
    j beq_cont.153584
beq_else.153583:
    or r5 r0 r0
beq_cont.153584:
    j beq_cont.153576
beq_else.153575:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.153585
    fmv f3 f6
    j beq_cont.153586
beq_else.153585:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153586:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.153587
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153588
beq_else.153587:
beq_cont.153588:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153589
    addi r7 r0 1
    j float_ble_cont.153590
float_ble_else.153589:
    or r7 r0 r0
float_ble_cont.153590:
    bne r5 r0 beq_else.153591
    or r5 r7 r0
    j beq_cont.153592
beq_else.153591:
    bne r7 r0 beq_else.153593
    addi r5 r0 1
    j beq_cont.153594
beq_else.153593:
    or r5 r0 r0
beq_cont.153594:
beq_cont.153592:
    bne r5 r0 beq_else.153595
    addi r5 r0 1
    j beq_cont.153596
beq_else.153595:
    or r5 r0 r0
beq_cont.153596:
beq_cont.153576:
beq_cont.153558:
    bne r5 r0 beq_else.153597
    lw r5 r4 4
    addi r28 r0 -1
    bne r5 r28 beq_else.153599
    addi r1 r0 1
    j beq_cont.153600
beq_else.153599:
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.153601
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153603
    fneg f3 f3
    j float_ble_cont.153604
float_ble_else.153603:
float_ble_cont.153604:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.153605
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153607
    fneg f3 f4
    j float_ble_cont.153608
float_ble_else.153607:
    fmv f3 f4
float_ble_cont.153608:
    lw r7 r5 16
    lwcZ f4 r7 4
    fclt f3 f4
    bc1f float_ble_else.153609
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153611
    fneg f3 f5
    j float_ble_cont.153612
float_ble_else.153611:
    fmv f3 f5
float_ble_cont.153612:
    lw r7 r5 16
    lwcZ f4 r7 8
    fclt f3 f4
    bc1f float_ble_else.153613
    addi r7 r0 1
    j float_ble_cont.153614
float_ble_else.153613:
    or r7 r0 r0
float_ble_cont.153614:
    j float_ble_cont.153610
float_ble_else.153609:
    or r7 r0 r0
float_ble_cont.153610:
    j float_ble_cont.153606
float_ble_else.153605:
    or r7 r0 r0
float_ble_cont.153606:
    bne r7 r0 beq_else.153615
    lw r5 r5 24
    bne r5 r0 beq_else.153617
    addi r5 r0 1
    j beq_cont.153618
beq_else.153617:
    or r5 r0 r0
beq_cont.153618:
    j beq_cont.153616
beq_else.153615:
    lw r5 r5 24
beq_cont.153616:
    j beq_cont.153602
beq_else.153601:
    addi r28 r0 2
    bne r7 r28 beq_else.153619
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153621
    addi r7 r0 1
    j float_ble_cont.153622
float_ble_else.153621:
    or r7 r0 r0
float_ble_cont.153622:
    bne r5 r0 beq_else.153623
    or r5 r7 r0
    j beq_cont.153624
beq_else.153623:
    bne r7 r0 beq_else.153625
    addi r5 r0 1
    j beq_cont.153626
beq_else.153625:
    or r5 r0 r0
beq_cont.153626:
beq_cont.153624:
    bne r5 r0 beq_else.153627
    addi r5 r0 1
    j beq_cont.153628
beq_else.153627:
    or r5 r0 r0
beq_cont.153628:
    j beq_cont.153620
beq_else.153619:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    bne r7 r0 beq_else.153629
    fmv f3 f6
    j beq_cont.153630
beq_else.153629:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153630:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.153631
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153632
beq_else.153631:
beq_cont.153632:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153633
    addi r7 r0 1
    j float_ble_cont.153634
float_ble_else.153633:
    or r7 r0 r0
float_ble_cont.153634:
    bne r5 r0 beq_else.153635
    or r5 r7 r0
    j beq_cont.153636
beq_else.153635:
    bne r7 r0 beq_else.153637
    addi r5 r0 1
    j beq_cont.153638
beq_else.153637:
    or r5 r0 r0
beq_cont.153638:
beq_cont.153636:
    bne r5 r0 beq_else.153639
    addi r5 r0 1
    j beq_cont.153640
beq_else.153639:
    or r5 r0 r0
beq_cont.153640:
beq_cont.153620:
beq_cont.153602:
    bne r5 r0 beq_else.153641
    addi r5 r0 2
    lw r25 r29 4
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.153642
beq_else.153641:
    or r1 r0 r0
beq_cont.153642:
beq_cont.153600:
    j beq_cont.153598
beq_else.153597:
    or r1 r0 r0
beq_cont.153598:
beq_cont.153556:
    bne r1 r0 beq_else.153643
    lw r2 r29 56
    lw r1 r2 4
    addi r28 r0 -1
    bne r1 r28 beq_else.153645
    or r1 r0 r0
    j beq_cont.153646
beq_else.153645:
    lw r1 r2 4
    sll r3 r1 2
    lw r4 r29 40
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r29 36
    lwcZ f0 r5 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r3 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r3 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    sll r6 r1 2
    lw r7 r29 32
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r3 4
    addi r28 r0 1
    bne r8 r28 beq_else.153647
    lwcZ f3 r6 0
    fsub f3 f3 f0
    lwcZ f4 r6 4
    fmul f3 f3 f4
    lw r8 r29 28
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153649
    fneg f4 f4
    j float_ble_cont.153650
float_ble_else.153649:
float_ble_cont.153650:
    lw r9 r3 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.153651
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153653
    fneg f4 f4
    j float_ble_cont.153654
float_ble_else.153653:
float_ble_cont.153654:
    lw r9 r3 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.153655
    lwcZ f4 r6 4
    fcz f4
    bc1f float_eq0.153657
    or r9 r0 r0
    j float_eq0_cont.153658
float_eq0.153657:
    addi r9 r0 1
float_eq0_cont.153658:
    j float_ble_cont.153656
float_ble_else.153655:
    or r9 r0 r0
float_ble_cont.153656:
    j float_ble_cont.153652
float_ble_else.153651:
    or r9 r0 r0
float_ble_cont.153652:
    bne r9 r0 beq_else.153659
    lwcZ f3 r6 8
    fsub f3 f3 f1
    lwcZ f4 r6 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153661
    fneg f4 f4
    j float_ble_cont.153662
float_ble_else.153661:
float_ble_cont.153662:
    lw r9 r3 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.153663
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153665
    fneg f4 f4
    j float_ble_cont.153666
float_ble_else.153665:
float_ble_cont.153666:
    lw r9 r3 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.153667
    lwcZ f4 r6 12
    fcz f4
    bc1f float_eq0.153669
    or r9 r0 r0
    j float_eq0_cont.153670
float_eq0.153669:
    addi r9 r0 1
float_eq0_cont.153670:
    j float_ble_cont.153668
float_ble_else.153667:
    or r9 r0 r0
float_ble_cont.153668:
    j float_ble_cont.153664
float_ble_else.153663:
    or r9 r0 r0
float_ble_cont.153664:
    bne r9 r0 beq_else.153671
    lwcZ f3 r6 16
    fsub f2 f3 f2
    lwcZ f3 r6 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153673
    fneg f0 f0
    j float_ble_cont.153674
float_ble_else.153673:
float_ble_cont.153674:
    lw r9 r3 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.153675
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153677
    fneg f0 f0
    j float_ble_cont.153678
float_ble_else.153677:
float_ble_cont.153678:
    lw r3 r3 16
    lwcZ f1 r3 4
    fclt f0 f1
    bc1f float_ble_else.153679
    lwcZ f0 r6 20
    fcz f0
    bc1f float_eq0.153681
    or r3 r0 r0
    j float_eq0_cont.153682
float_eq0.153681:
    addi r3 r0 1
float_eq0_cont.153682:
    j float_ble_cont.153680
float_ble_else.153679:
    or r3 r0 r0
float_ble_cont.153680:
    j float_ble_cont.153676
float_ble_else.153675:
    or r3 r0 r0
float_ble_cont.153676:
    bne r3 r0 beq_else.153683
    or r3 r0 r0
    j beq_cont.153684
beq_else.153683:
    lw r3 r29 24
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.153684:
    j beq_cont.153672
beq_else.153671:
    lw r3 r29 24
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.153672:
    j beq_cont.153660
beq_else.153659:
    lw r3 r29 24
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.153660:
    j beq_cont.153648
beq_else.153647:
    addi r28 r0 2
    bne r8 r28 beq_else.153685
    lwcZ f3 r6 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153687
    addi r3 r0 1
    j float_ble_cont.153688
float_ble_else.153687:
    or r3 r0 r0
float_ble_cont.153688:
    bne r3 r0 beq_else.153689
    or r3 r0 r0
    j beq_cont.153690
beq_else.153689:
    lwcZ f3 r6 4
    fmul f0 f3 f0
    lwcZ f3 r6 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r6 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 24
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.153690:
    j beq_cont.153686
beq_else.153685:
    lwcZ f3 r6 0
    fcz f3
    bc1f float_eq0.153691
    or r3 r0 r0
    j float_eq0_cont.153692
float_eq0.153691:
    lwcZ f4 r6 4
    fmul f4 f4 f0
    lwcZ f5 r6 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r6 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r3 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r3 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r3 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r3 12
    bne r8 r0 beq_else.153693
    fmv f0 f5
    j beq_cont.153694
beq_else.153693:
    fmul f6 f1 f2
    lw r8 r3 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r3 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r3 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153694:
    lw r8 r3 4
    addi r28 r0 3
    bne r8 r28 beq_else.153695
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153696
beq_else.153695:
beq_cont.153696:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153697
    addi r8 r0 1
    j float_ble_cont.153698
float_ble_else.153697:
    or r8 r0 r0
float_ble_cont.153698:
    bne r8 r0 beq_else.153699
    or r3 r0 r0
    j beq_cont.153700
beq_else.153699:
    lw r3 r3 24
    bne r3 r0 beq_else.153701
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153703
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153704
float_ble_else.153703:
    flui f0 0
    # 0.000000
float_ble_cont.153704:
    fsub f0 f4 f0
    lwcZ f1 r6 16
    fmul f0 f0 f1
    lw r3 r29 24
    swcZ f0 r3 0
    j beq_cont.153702
beq_else.153701:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153705
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153706
float_ble_else.153705:
    flui f0 0
    # 0.000000
float_ble_cont.153706:
    fadd f0 f4 f0
    lwcZ f1 r6 16
    fmul f0 f0 f1
    lw r3 r29 24
    swcZ f0 r3 0
beq_cont.153702:
    addi r3 r0 1
beq_cont.153700:
float_eq0_cont.153692:
beq_cont.153686:
beq_cont.153648:
    lw r6 r29 24
    lwcZ f0 r6 0
    bne r3 r0 beq_else.153707
    or r3 r0 r0
    j beq_cont.153708
beq_else.153707:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153709
    addi r3 r0 1
    j float_ble_cont.153710
float_ble_else.153709:
    or r3 r0 r0
float_ble_cont.153710:
beq_cont.153708:
    bne r3 r0 beq_else.153711
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153713
    or r1 r0 r0
    j beq_cont.153714
beq_else.153713:
    lw r1 r2 8
    addi r28 r0 -1
    bne r1 r28 beq_else.153715
    or r1 r0 r0
    j beq_cont.153716
beq_else.153715:
    lw r1 r2 8
    lw r3 r29 16
    lw r25 r29 20
    sw r1 r29 72
    mv r2 r3
    mv r3 r5
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153717
    or r1 r0 r0
    j beq_cont.153718
beq_else.153717:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153719
    addi r1 r0 1
    j float_ble_cont.153720
float_ble_else.153719:
    or r1 r0 r0
float_ble_cont.153720:
beq_cont.153718:
    bne r1 r0 beq_else.153721
    lw r1 r29 72
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153723
    or r1 r0 r0
    j beq_cont.153724
beq_else.153723:
    addi r1 r0 3
    lw r4 r29 56
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.153724:
    j beq_cont.153722
beq_else.153721:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 56
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.153725
    addi r1 r0 3
    lw r2 r29 56
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.153726
beq_else.153725:
    addi r1 r0 1
beq_cont.153726:
beq_cont.153722:
beq_cont.153716:
beq_cont.153714:
    j beq_cont.153712
beq_else.153711:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r5 8
    fadd f0 f0 f3
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.153727
    addi r1 r0 1
    j beq_cont.153728
beq_else.153727:
    sll r3 r3 2
    add r27 r4 r3
    lw r3 r27 0
    lw r8 r3 20
    lwcZ f3 r8 0
    fsub f3 f1 f3
    lw r8 r3 20
    lwcZ f4 r8 4
    fsub f4 f2 f4
    lw r8 r3 20
    lwcZ f5 r8 8
    fsub f5 f0 f5
    lw r8 r3 4
    addi r28 r0 1
    bne r8 r28 beq_else.153729
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153731
    fneg f3 f3
    j float_ble_cont.153732
float_ble_else.153731:
float_ble_cont.153732:
    lw r8 r3 16
    lwcZ f6 r8 0
    fclt f3 f6
    bc1f float_ble_else.153733
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153735
    fneg f3 f4
    j float_ble_cont.153736
float_ble_else.153735:
    fmv f3 f4
float_ble_cont.153736:
    lw r8 r3 16
    lwcZ f4 r8 4
    fclt f3 f4
    bc1f float_ble_else.153737
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153739
    fneg f3 f5
    j float_ble_cont.153740
float_ble_else.153739:
    fmv f3 f5
float_ble_cont.153740:
    lw r8 r3 16
    lwcZ f4 r8 8
    fclt f3 f4
    bc1f float_ble_else.153741
    addi r8 r0 1
    j float_ble_cont.153742
float_ble_else.153741:
    or r8 r0 r0
float_ble_cont.153742:
    j float_ble_cont.153738
float_ble_else.153737:
    or r8 r0 r0
float_ble_cont.153738:
    j float_ble_cont.153734
float_ble_else.153733:
    or r8 r0 r0
float_ble_cont.153734:
    bne r8 r0 beq_else.153743
    lw r3 r3 24
    bne r3 r0 beq_else.153745
    addi r3 r0 1
    j beq_cont.153746
beq_else.153745:
    or r3 r0 r0
beq_cont.153746:
    j beq_cont.153744
beq_else.153743:
    lw r3 r3 24
beq_cont.153744:
    j beq_cont.153730
beq_else.153729:
    addi r28 r0 2
    bne r8 r28 beq_else.153747
    lw r8 r3 16
    lwcZ f6 r8 0
    fmul f3 f6 f3
    lwcZ f6 r8 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153749
    addi r8 r0 1
    j float_ble_cont.153750
float_ble_else.153749:
    or r8 r0 r0
float_ble_cont.153750:
    bne r3 r0 beq_else.153751
    or r3 r8 r0
    j beq_cont.153752
beq_else.153751:
    bne r8 r0 beq_else.153753
    addi r3 r0 1
    j beq_cont.153754
beq_else.153753:
    or r3 r0 r0
beq_cont.153754:
beq_cont.153752:
    bne r3 r0 beq_else.153755
    addi r3 r0 1
    j beq_cont.153756
beq_else.153755:
    or r3 r0 r0
beq_cont.153756:
    j beq_cont.153748
beq_else.153747:
    fmul f6 f3 f3
    lw r8 r3 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r3 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r3 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r3 12
    bne r8 r0 beq_else.153757
    fmv f3 f6
    j beq_cont.153758
beq_else.153757:
    fmul f7 f4 f5
    lw r8 r3 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r3 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r3 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153758:
    lw r8 r3 4
    addi r28 r0 3
    bne r8 r28 beq_else.153759
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153760
beq_else.153759:
beq_cont.153760:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153761
    addi r8 r0 1
    j float_ble_cont.153762
float_ble_else.153761:
    or r8 r0 r0
float_ble_cont.153762:
    bne r3 r0 beq_else.153763
    or r3 r8 r0
    j beq_cont.153764
beq_else.153763:
    bne r8 r0 beq_else.153765
    addi r3 r0 1
    j beq_cont.153766
beq_else.153765:
    or r3 r0 r0
beq_cont.153766:
beq_cont.153764:
    bne r3 r0 beq_else.153767
    addi r3 r0 1
    j beq_cont.153768
beq_else.153767:
    or r3 r0 r0
beq_cont.153768:
beq_cont.153748:
beq_cont.153730:
    bne r3 r0 beq_else.153769
    addi r3 r0 1
    lw r25 r29 4
    mv r1 r3
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.153770
beq_else.153769:
    or r1 r0 r0
beq_cont.153770:
beq_cont.153728:
    bne r1 r0 beq_else.153771
    lw r1 r29 56
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.153773
    or r1 r0 r0
    j beq_cont.153774
beq_else.153773:
    lw r2 r1 8
    lw r3 r29 16
    lw r4 r29 36
    lw r25 r29 20
    sw r2 r29 76
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153775
    or r1 r0 r0
    j beq_cont.153776
beq_else.153775:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153777
    addi r1 r0 1
    j float_ble_cont.153778
float_ble_else.153777:
    or r1 r0 r0
float_ble_cont.153778:
beq_cont.153776:
    bne r1 r0 beq_else.153779
    lw r1 r29 76
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153781
    or r1 r0 r0
    j beq_cont.153782
beq_else.153781:
    addi r1 r0 3
    lw r4 r29 56
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.153782:
    j beq_cont.153780
beq_else.153779:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 56
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.153783
    addi r1 r0 3
    lw r2 r29 56
    lw r25 r29 12
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.153784
beq_else.153783:
    addi r1 r0 1
beq_cont.153784:
beq_cont.153780:
beq_cont.153774:
    j beq_cont.153772
beq_else.153771:
    addi r1 r0 1
beq_cont.153772:
beq_cont.153712:
beq_cont.153646:
    j beq_cont.153644
beq_else.153643:
    addi r1 r0 1
beq_cont.153644:
beq_cont.153412:
beq_cont.153406:
    bne r1 r0 beq_else.153785
    lw r1 r29 52
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153786
    or r1 r0 r0
    jr r31
beq_else.153786:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 80
    addi r28 r0 -1
    bne r5 r28 beq_else.153787
    or r1 r0 r0
    j beq_cont.153788
beq_else.153787:
    lw r5 r2 0
    sll r6 r5 2
    lw r7 r29 40
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r29 36
    lwcZ f0 r8 0
    lw r9 r6 20
    lwcZ f1 r9 0
    fsub f0 f0 f1
    lwcZ f1 r8 4
    lw r9 r6 20
    lwcZ f2 r9 4
    fsub f1 f1 f2
    lwcZ f2 r8 8
    lw r9 r6 20
    lwcZ f3 r9 8
    fsub f2 f2 f3
    sll r9 r5 2
    lw r10 r29 32
    add r27 r10 r9
    lw r9 r27 0
    lw r10 r6 4
    addi r28 r0 1
    bne r10 r28 beq_else.153789
    lwcZ f3 r9 0
    fsub f3 f3 f0
    lwcZ f4 r9 4
    fmul f3 f3 f4
    lw r10 r29 28
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153791
    fneg f4 f4
    j float_ble_cont.153792
float_ble_else.153791:
float_ble_cont.153792:
    lw r11 r6 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.153793
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153795
    fneg f4 f4
    j float_ble_cont.153796
float_ble_else.153795:
float_ble_cont.153796:
    lw r11 r6 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.153797
    lwcZ f4 r9 4
    fcz f4
    bc1f float_eq0.153799
    or r11 r0 r0
    j float_eq0_cont.153800
float_eq0.153799:
    addi r11 r0 1
float_eq0_cont.153800:
    j float_ble_cont.153798
float_ble_else.153797:
    or r11 r0 r0
float_ble_cont.153798:
    j float_ble_cont.153794
float_ble_else.153793:
    or r11 r0 r0
float_ble_cont.153794:
    bne r11 r0 beq_else.153801
    lwcZ f3 r9 8
    fsub f3 f3 f1
    lwcZ f4 r9 12
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153803
    fneg f4 f4
    j float_ble_cont.153804
float_ble_else.153803:
float_ble_cont.153804:
    lw r11 r6 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.153805
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153807
    fneg f4 f4
    j float_ble_cont.153808
float_ble_else.153807:
float_ble_cont.153808:
    lw r11 r6 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.153809
    lwcZ f4 r9 12
    fcz f4
    bc1f float_eq0.153811
    or r11 r0 r0
    j float_eq0_cont.153812
float_eq0.153811:
    addi r11 r0 1
float_eq0_cont.153812:
    j float_ble_cont.153810
float_ble_else.153809:
    or r11 r0 r0
float_ble_cont.153810:
    j float_ble_cont.153806
float_ble_else.153805:
    or r11 r0 r0
float_ble_cont.153806:
    bne r11 r0 beq_else.153813
    lwcZ f3 r9 16
    fsub f2 f3 f2
    lwcZ f3 r9 20
    fmul f2 f2 f3
    lwcZ f3 r10 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153815
    fneg f0 f0
    j float_ble_cont.153816
float_ble_else.153815:
float_ble_cont.153816:
    lw r11 r6 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.153817
    lwcZ f0 r10 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153819
    fneg f0 f0
    j float_ble_cont.153820
float_ble_else.153819:
float_ble_cont.153820:
    lw r6 r6 16
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f float_ble_else.153821
    lwcZ f0 r9 20
    fcz f0
    bc1f float_eq0.153823
    or r6 r0 r0
    j float_eq0_cont.153824
float_eq0.153823:
    addi r6 r0 1
float_eq0_cont.153824:
    j float_ble_cont.153822
float_ble_else.153821:
    or r6 r0 r0
float_ble_cont.153822:
    j float_ble_cont.153818
float_ble_else.153817:
    or r6 r0 r0
float_ble_cont.153818:
    bne r6 r0 beq_else.153825
    or r6 r0 r0
    j beq_cont.153826
beq_else.153825:
    lw r6 r29 24
    swcZ f2 r6 0
    addi r6 r0 3
beq_cont.153826:
    j beq_cont.153814
beq_else.153813:
    lw r6 r29 24
    swcZ f3 r6 0
    addi r6 r0 2
beq_cont.153814:
    j beq_cont.153802
beq_else.153801:
    lw r6 r29 24
    swcZ f3 r6 0
    addi r6 r0 1
beq_cont.153802:
    j beq_cont.153790
beq_else.153789:
    addi r28 r0 2
    bne r10 r28 beq_else.153827
    lwcZ f3 r9 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153829
    addi r6 r0 1
    j float_ble_cont.153830
float_ble_else.153829:
    or r6 r0 r0
float_ble_cont.153830:
    bne r6 r0 beq_else.153831
    or r6 r0 r0
    j beq_cont.153832
beq_else.153831:
    lwcZ f3 r9 4
    fmul f0 f3 f0
    lwcZ f3 r9 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r9 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r6 r29 24
    swcZ f0 r6 0
    addi r6 r0 1
beq_cont.153832:
    j beq_cont.153828
beq_else.153827:
    lwcZ f3 r9 0
    fcz f3
    bc1f float_eq0.153833
    or r6 r0 r0
    j float_eq0_cont.153834
float_eq0.153833:
    lwcZ f4 r9 4
    fmul f4 f4 f0
    lwcZ f5 r9 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r9 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r10 r6 16
    lwcZ f6 r10 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r10 r6 16
    lwcZ f7 r10 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r10 r6 16
    lwcZ f7 r10 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r10 r6 12
    bne r10 r0 beq_else.153835
    fmv f0 f5
    j beq_cont.153836
beq_else.153835:
    fmul f6 f1 f2
    lw r10 r6 36
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r10 r6 36
    lwcZ f6 r10 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r10 r6 36
    lwcZ f1 r10 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153836:
    lw r10 r6 4
    addi r28 r0 3
    bne r10 r28 beq_else.153837
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153838
beq_else.153837:
beq_cont.153838:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153839
    addi r10 r0 1
    j float_ble_cont.153840
float_ble_else.153839:
    or r10 r0 r0
float_ble_cont.153840:
    bne r10 r0 beq_else.153841
    or r6 r0 r0
    j beq_cont.153842
beq_else.153841:
    lw r6 r6 24
    bne r6 r0 beq_else.153843
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153845
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153846
float_ble_else.153845:
    flui f0 0
    # 0.000000
float_ble_cont.153846:
    fsub f0 f4 f0
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 24
    swcZ f0 r6 0
    j beq_cont.153844
beq_else.153843:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153847
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.153848
float_ble_else.153847:
    flui f0 0
    # 0.000000
float_ble_cont.153848:
    fadd f0 f4 f0
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 24
    swcZ f0 r6 0
beq_cont.153844:
    addi r6 r0 1
beq_cont.153842:
float_eq0_cont.153834:
beq_cont.153828:
beq_cont.153790:
    lw r9 r29 24
    lwcZ f0 r9 0
    bne r6 r0 beq_else.153849
    or r6 r0 r0
    j beq_cont.153850
beq_else.153849:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153851
    addi r6 r0 1
    j float_ble_cont.153852
float_ble_else.153851:
    or r6 r0 r0
float_ble_cont.153852:
beq_cont.153850:
    bne r6 r0 beq_else.153853
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r5 r5 24
    bne r5 r0 beq_else.153855
    or r1 r0 r0
    j beq_cont.153856
beq_else.153855:
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.153857
    or r1 r0 r0
    j beq_cont.153858
beq_else.153857:
    lw r5 r2 4
    lw r6 r29 16
    lw r25 r29 20
    sw r2 r29 84
    sw r5 r29 88
    mv r3 r8
    mv r2 r6
    mv r1 r5
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153859
    or r1 r0 r0
    j beq_cont.153860
beq_else.153859:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153861
    addi r1 r0 1
    j float_ble_cont.153862
float_ble_else.153861:
    or r1 r0 r0
float_ble_cont.153862:
beq_cont.153860:
    bne r1 r0 beq_else.153863
    lw r1 r29 88
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153865
    or r1 r0 r0
    j beq_cont.153866
beq_else.153865:
    addi r1 r0 2
    lw r4 r29 84
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.153866:
    j beq_cont.153864
beq_else.153863:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 84
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    bne r1 r0 beq_else.153867
    addi r1 r0 2
    lw r2 r29 84
    lw r25 r29 12
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.153868
beq_else.153867:
    addi r1 r0 1
beq_cont.153868:
beq_cont.153864:
beq_cont.153858:
beq_cont.153856:
    j beq_cont.153854
beq_else.153853:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r5 r29 8
    lwcZ f1 r5 0
    fmul f1 f1 f0
    lwcZ f2 r8 0
    fadd f1 f1 f2
    lwcZ f2 r5 4
    fmul f2 f2 f0
    lwcZ f3 r8 4
    fadd f2 f2 f3
    lwcZ f3 r5 8
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fadd f0 f0 f3
    lw r6 r2 0
    sw r2 r29 84
    addi r28 r0 -1
    bne r6 r28 beq_else.153869
    addi r1 r0 1
    j beq_cont.153870
beq_else.153869:
    sll r6 r6 2
    add r27 r7 r6
    lw r6 r27 0
    lw r10 r6 20
    lwcZ f3 r10 0
    fsub f3 f1 f3
    lw r10 r6 20
    lwcZ f4 r10 4
    fsub f4 f2 f4
    lw r10 r6 20
    lwcZ f5 r10 8
    fsub f5 f0 f5
    lw r10 r6 4
    addi r28 r0 1
    bne r10 r28 beq_else.153871
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.153873
    fneg f3 f3
    j float_ble_cont.153874
float_ble_else.153873:
float_ble_cont.153874:
    lw r10 r6 16
    lwcZ f6 r10 0
    fclt f3 f6
    bc1f float_ble_else.153875
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.153877
    fneg f3 f4
    j float_ble_cont.153878
float_ble_else.153877:
    fmv f3 f4
float_ble_cont.153878:
    lw r10 r6 16
    lwcZ f4 r10 4
    fclt f3 f4
    bc1f float_ble_else.153879
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.153881
    fneg f3 f5
    j float_ble_cont.153882
float_ble_else.153881:
    fmv f3 f5
float_ble_cont.153882:
    lw r10 r6 16
    lwcZ f4 r10 8
    fclt f3 f4
    bc1f float_ble_else.153883
    addi r10 r0 1
    j float_ble_cont.153884
float_ble_else.153883:
    or r10 r0 r0
float_ble_cont.153884:
    j float_ble_cont.153880
float_ble_else.153879:
    or r10 r0 r0
float_ble_cont.153880:
    j float_ble_cont.153876
float_ble_else.153875:
    or r10 r0 r0
float_ble_cont.153876:
    bne r10 r0 beq_else.153885
    lw r6 r6 24
    bne r6 r0 beq_else.153887
    addi r6 r0 1
    j beq_cont.153888
beq_else.153887:
    or r6 r0 r0
beq_cont.153888:
    j beq_cont.153886
beq_else.153885:
    lw r6 r6 24
beq_cont.153886:
    j beq_cont.153872
beq_else.153871:
    addi r28 r0 2
    bne r10 r28 beq_else.153889
    lw r10 r6 16
    lwcZ f6 r10 0
    fmul f3 f6 f3
    lwcZ f6 r10 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153891
    addi r10 r0 1
    j float_ble_cont.153892
float_ble_else.153891:
    or r10 r0 r0
float_ble_cont.153892:
    bne r6 r0 beq_else.153893
    or r6 r10 r0
    j beq_cont.153894
beq_else.153893:
    bne r10 r0 beq_else.153895
    addi r6 r0 1
    j beq_cont.153896
beq_else.153895:
    or r6 r0 r0
beq_cont.153896:
beq_cont.153894:
    bne r6 r0 beq_else.153897
    addi r6 r0 1
    j beq_cont.153898
beq_else.153897:
    or r6 r0 r0
beq_cont.153898:
    j beq_cont.153890
beq_else.153889:
    fmul f6 f3 f3
    lw r10 r6 16
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r10 r6 16
    lwcZ f8 r10 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r10 r6 16
    lwcZ f8 r10 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r10 r6 12
    bne r10 r0 beq_else.153899
    fmv f3 f6
    j beq_cont.153900
beq_else.153899:
    fmul f7 f4 f5
    lw r10 r6 36
    lwcZ f8 r10 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r10 r6 36
    lwcZ f7 r10 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r10 r6 36
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.153900:
    lw r10 r6 4
    addi r28 r0 3
    bne r10 r28 beq_else.153901
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.153902
beq_else.153901:
beq_cont.153902:
    lw r6 r6 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153903
    addi r10 r0 1
    j float_ble_cont.153904
float_ble_else.153903:
    or r10 r0 r0
float_ble_cont.153904:
    bne r6 r0 beq_else.153905
    or r6 r10 r0
    j beq_cont.153906
beq_else.153905:
    bne r10 r0 beq_else.153907
    addi r6 r0 1
    j beq_cont.153908
beq_else.153907:
    or r6 r0 r0
beq_cont.153908:
beq_cont.153906:
    bne r6 r0 beq_else.153909
    addi r6 r0 1
    j beq_cont.153910
beq_else.153909:
    or r6 r0 r0
beq_cont.153910:
beq_cont.153890:
beq_cont.153872:
    bne r6 r0 beq_else.153911
    addi r6 r0 1
    lw r25 r29 4
    mv r1 r6
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.153912
beq_else.153911:
    or r1 r0 r0
beq_cont.153912:
beq_cont.153870:
    bne r1 r0 beq_else.153913
    lw r1 r29 84
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.153915
    or r1 r0 r0
    j beq_cont.153916
beq_else.153915:
    lw r2 r1 4
    lw r3 r29 16
    lw r4 r29 36
    lw r25 r29 20
    sw r2 r29 92
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153917
    or r1 r0 r0
    j beq_cont.153918
beq_else.153917:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153919
    addi r1 r0 1
    j float_ble_cont.153920
float_ble_else.153919:
    or r1 r0 r0
float_ble_cont.153920:
beq_cont.153918:
    bne r1 r0 beq_else.153921
    lw r1 r29 92
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153923
    or r1 r0 r0
    j beq_cont.153924
beq_else.153923:
    addi r1 r0 2
    lw r4 r29 84
    lw r25 r29 12
    mv r2 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.153924:
    j beq_cont.153922
beq_else.153921:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 36
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 84
    lw r25 r29 4
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.153925
    addi r1 r0 2
    lw r2 r29 84
    lw r25 r29 12
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.153926
beq_else.153925:
    addi r1 r0 1
beq_cont.153926:
beq_cont.153922:
beq_cont.153916:
    j beq_cont.153914
beq_else.153913:
    addi r1 r0 1
beq_cont.153914:
beq_cont.153854:
beq_cont.153788:
    bne r1 r0 beq_else.153927
    lw r1 r29 80
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153928
    or r1 r0 r0
    jr r31
beq_else.153928:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 96
    addi r28 r0 -1
    bne r5 r28 beq_else.153929
    or r1 r0 r0
    j beq_cont.153930
beq_else.153929:
    lw r5 r2 0
    lw r6 r29 16
    lw r7 r29 36
    lw r25 r29 20
    sw r2 r29 100
    sw r5 r29 104
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 24
    lwcZ f0 r2 0
    bne r1 r0 beq_else.153931
    or r1 r0 r0
    j beq_cont.153932
beq_else.153931:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.153933
    addi r1 r0 1
    j float_ble_cont.153934
float_ble_else.153933:
    or r1 r0 r0
float_ble_cont.153934:
beq_cont.153932:
    bne r1 r0 beq_else.153935
    lw r1 r29 104
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.153937
    or r1 r0 r0
    j beq_cont.153938
beq_else.153937:
    addi r1 r0 1
    lw r2 r29 100
    lw r25 r29 12
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.153938:
    j beq_cont.153936
beq_else.153935:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 36
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 100
    lw r25 r29 4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.153939
    addi r1 r0 1
    lw r2 r29 100
    lw r25 r29 12
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.153940
beq_else.153939:
    addi r1 r0 1
beq_cont.153940:
beq_cont.153936:
beq_cont.153930:
    bne r1 r0 beq_else.153941
    lw r1 r29 96
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.153942
    or r1 r0 r0
    jr r31
beq_else.153942:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r25 r29 12
    sw r1 r29 108
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.153943
    lw r1 r29 108
    addi r1 r1 1
    lw r2 r29 48
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.153943:
    addi r1 r0 1
    jr r31
beq_else.153941:
    addi r1 r0 1
    jr r31
beq_else.153927:
    addi r1 r0 1
    jr r31
beq_else.153785:
    addi r1 r0 1
    jr r31
shadow_check_one_or_matrix.2890:
    lw r3 r25 48
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    lw r16 r15 0
    addi r28 r0 -1
    bne r16 r28 beq_else.153944
    or r1 r0 r0
    jr r31
beq_else.153944:
    sw r15 r29 0
    sw r25 r29 4
    sw r3 r29 8
    sw r12 r29 12
    sw r6 r29 16
    sw r13 r29 20
    sw r10 r29 24
    sw r7 r29 28
    sw r8 r29 32
    sw r14 r29 36
    sw r5 r29 40
    sw r11 r29 44
    sw r9 r29 48
    sw r4 r29 52
    sw r2 r29 56
    sw r1 r29 60
    addi r28 r0 99
    bne r16 r28 beq_else.153945
    addi r1 r0 1
    j beq_cont.153946
beq_else.153945:
    sll r17 r16 2
    add r27 r8 r17
    lw r17 r27 0
    lwcZ f0 r11 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    sll r16 r16 2
    add r27 r12 r16
    lw r16 r27 0
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.153947
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153949
    fneg f4 f4
    j float_ble_cont.153950
float_ble_else.153949:
float_ble_cont.153950:
    lw r18 r17 16
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.153951
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153953
    fneg f4 f4
    j float_ble_cont.153954
float_ble_else.153953:
float_ble_cont.153954:
    lw r18 r17 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.153955
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.153957
    or r18 r0 r0
    j float_eq0_cont.153958
float_eq0.153957:
    addi r18 r0 1
float_eq0_cont.153958:
    j float_ble_cont.153956
float_ble_else.153955:
    or r18 r0 r0
float_ble_cont.153956:
    j float_ble_cont.153952
float_ble_else.153951:
    or r18 r0 r0
float_ble_cont.153952:
    bne r18 r0 beq_else.153959
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153961
    fneg f4 f4
    j float_ble_cont.153962
float_ble_else.153961:
float_ble_cont.153962:
    lw r18 r17 16
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.153963
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.153965
    fneg f4 f4
    j float_ble_cont.153966
float_ble_else.153965:
float_ble_cont.153966:
    lw r18 r17 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.153967
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.153969
    or r18 r0 r0
    j float_eq0_cont.153970
float_eq0.153969:
    addi r18 r0 1
float_eq0_cont.153970:
    j float_ble_cont.153968
float_ble_else.153967:
    or r18 r0 r0
float_ble_cont.153968:
    j float_ble_cont.153964
float_ble_else.153963:
    or r18 r0 r0
float_ble_cont.153964:
    bne r18 r0 beq_else.153971
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.153973
    fneg f0 f0
    j float_ble_cont.153974
float_ble_else.153973:
float_ble_cont.153974:
    lw r18 r17 16
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.153975
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.153977
    fneg f0 f0
    j float_ble_cont.153978
float_ble_else.153977:
float_ble_cont.153978:
    lw r17 r17 16
    lwcZ f1 r17 4
    fclt f0 f1
    bc1f float_ble_else.153979
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.153981
    or r16 r0 r0
    j float_eq0_cont.153982
float_eq0.153981:
    addi r16 r0 1
float_eq0_cont.153982:
    j float_ble_cont.153980
float_ble_else.153979:
    or r16 r0 r0
float_ble_cont.153980:
    j float_ble_cont.153976
float_ble_else.153975:
    or r16 r0 r0
float_ble_cont.153976:
    bne r16 r0 beq_else.153983
    or r16 r0 r0
    j beq_cont.153984
beq_else.153983:
    swcZ f2 r5 0
    addi r16 r0 3
beq_cont.153984:
    j beq_cont.153972
beq_else.153971:
    swcZ f3 r5 0
    addi r16 r0 2
beq_cont.153972:
    j beq_cont.153960
beq_else.153959:
    swcZ f3 r5 0
    addi r16 r0 1
beq_cont.153960:
    j beq_cont.153948
beq_else.153947:
    addi r28 r0 2
    bne r18 r28 beq_else.153985
    lwcZ f3 r16 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.153987
    addi r17 r0 1
    j float_ble_cont.153988
float_ble_else.153987:
    or r17 r0 r0
float_ble_cont.153988:
    bne r17 r0 beq_else.153989
    or r16 r0 r0
    j beq_cont.153990
beq_else.153989:
    lwcZ f3 r16 4
    fmul f0 f3 f0
    lwcZ f3 r16 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r16 r0 1
beq_cont.153990:
    j beq_cont.153986
beq_else.153985:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.153991
    or r16 r0 r0
    j float_eq0_cont.153992
float_eq0.153991:
    lwcZ f4 r16 4
    fmul f4 f4 f0
    lwcZ f5 r16 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r16 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    bne r18 r0 beq_else.153993
    fmv f0 f5
    j beq_cont.153994
beq_else.153993:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.153994:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.153995
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.153996
beq_else.153995:
beq_cont.153996:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.153997
    addi r18 r0 1
    j float_ble_cont.153998
float_ble_else.153997:
    or r18 r0 r0
float_ble_cont.153998:
    bne r18 r0 beq_else.153999
    or r16 r0 r0
    j beq_cont.154000
beq_else.153999:
    lw r17 r17 24
    bne r17 r0 beq_else.154001
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154003
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154004
float_ble_else.154003:
    flui f0 0
    # 0.000000
float_ble_cont.154004:
    fsub f0 f4 f0
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.154002
beq_else.154001:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154005
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154006
float_ble_else.154005:
    flui f0 0
    # 0.000000
float_ble_cont.154006:
    fadd f0 f4 f0
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.154002:
    addi r16 r0 1
beq_cont.154000:
float_eq0_cont.153992:
beq_cont.153986:
beq_cont.153948:
    bne r16 r0 beq_else.154007
    or r1 r0 r0
    j beq_cont.154008
beq_else.154007:
    lwcZ f0 r5 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154009
    lw r16 r15 4
    addi r28 r0 -1
    bne r16 r28 beq_else.154011
    or r1 r0 r0
    j beq_cont.154012
beq_else.154011:
    sll r16 r16 2
    add r27 r14 r16
    lw r16 r27 0
    lw r17 r16 0
    addi r28 r0 -1
    bne r17 r28 beq_else.154013
    or r1 r0 r0
    j beq_cont.154014
beq_else.154013:
    lw r17 r16 0
    sll r18 r17 2
    add r27 r8 r18
    lw r18 r27 0
    lwcZ f0 r11 0
    lw r19 r18 20
    lwcZ f1 r19 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r19 r18 20
    lwcZ f2 r19 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r19 r18 20
    lwcZ f3 r19 8
    fsub f2 f2 f3
    sll r19 r17 2
    add r27 r12 r19
    lw r19 r27 0
    lw r20 r18 4
    addi r28 r0 1
    bne r20 r28 beq_else.154015
    lwcZ f3 r19 0
    fsub f3 f3 f0
    lwcZ f4 r19 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154017
    fneg f4 f4
    j float_ble_cont.154018
float_ble_else.154017:
float_ble_cont.154018:
    lw r20 r18 16
    lwcZ f5 r20 4
    fclt f4 f5
    bc1f float_ble_else.154019
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154021
    fneg f4 f4
    j float_ble_cont.154022
float_ble_else.154021:
float_ble_cont.154022:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.154023
    lwcZ f4 r19 4
    fcz f4
    bc1f float_eq0.154025
    or r20 r0 r0
    j float_eq0_cont.154026
float_eq0.154025:
    addi r20 r0 1
float_eq0_cont.154026:
    j float_ble_cont.154024
float_ble_else.154023:
    or r20 r0 r0
float_ble_cont.154024:
    j float_ble_cont.154020
float_ble_else.154019:
    or r20 r0 r0
float_ble_cont.154020:
    bne r20 r0 beq_else.154027
    lwcZ f3 r19 8
    fsub f3 f3 f1
    lwcZ f4 r19 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154029
    fneg f4 f4
    j float_ble_cont.154030
float_ble_else.154029:
float_ble_cont.154030:
    lw r20 r18 16
    lwcZ f5 r20 0
    fclt f4 f5
    bc1f float_ble_else.154031
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154033
    fneg f4 f4
    j float_ble_cont.154034
float_ble_else.154033:
float_ble_cont.154034:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.154035
    lwcZ f4 r19 12
    fcz f4
    bc1f float_eq0.154037
    or r20 r0 r0
    j float_eq0_cont.154038
float_eq0.154037:
    addi r20 r0 1
float_eq0_cont.154038:
    j float_ble_cont.154036
float_ble_else.154035:
    or r20 r0 r0
float_ble_cont.154036:
    j float_ble_cont.154032
float_ble_else.154031:
    or r20 r0 r0
float_ble_cont.154032:
    bne r20 r0 beq_else.154039
    lwcZ f3 r19 16
    fsub f2 f3 f2
    lwcZ f3 r19 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154041
    fneg f0 f0
    j float_ble_cont.154042
float_ble_else.154041:
float_ble_cont.154042:
    lw r20 r18 16
    lwcZ f3 r20 0
    fclt f0 f3
    bc1f float_ble_else.154043
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154045
    fneg f0 f0
    j float_ble_cont.154046
float_ble_else.154045:
float_ble_cont.154046:
    lw r18 r18 16
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.154047
    lwcZ f0 r19 20
    fcz f0
    bc1f float_eq0.154049
    or r18 r0 r0
    j float_eq0_cont.154050
float_eq0.154049:
    addi r18 r0 1
float_eq0_cont.154050:
    j float_ble_cont.154048
float_ble_else.154047:
    or r18 r0 r0
float_ble_cont.154048:
    j float_ble_cont.154044
float_ble_else.154043:
    or r18 r0 r0
float_ble_cont.154044:
    bne r18 r0 beq_else.154051
    or r18 r0 r0
    j beq_cont.154052
beq_else.154051:
    swcZ f2 r5 0
    addi r18 r0 3
beq_cont.154052:
    j beq_cont.154040
beq_else.154039:
    swcZ f3 r5 0
    addi r18 r0 2
beq_cont.154040:
    j beq_cont.154028
beq_else.154027:
    swcZ f3 r5 0
    addi r18 r0 1
beq_cont.154028:
    j beq_cont.154016
beq_else.154015:
    addi r28 r0 2
    bne r20 r28 beq_else.154053
    lwcZ f3 r19 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154055
    addi r18 r0 1
    j float_ble_cont.154056
float_ble_else.154055:
    or r18 r0 r0
float_ble_cont.154056:
    bne r18 r0 beq_else.154057
    or r18 r0 r0
    j beq_cont.154058
beq_else.154057:
    lwcZ f3 r19 4
    fmul f0 f3 f0
    lwcZ f3 r19 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r19 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r18 r0 1
beq_cont.154058:
    j beq_cont.154054
beq_else.154053:
    lwcZ f3 r19 0
    fcz f3
    bc1f float_eq0.154059
    or r18 r0 r0
    j float_eq0_cont.154060
float_eq0.154059:
    lwcZ f4 r19 4
    fmul f4 f4 f0
    lwcZ f5 r19 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r19 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r20 r18 16
    lwcZ f6 r20 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r20 r18 16
    lwcZ f7 r20 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r20 r18 16
    lwcZ f7 r20 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r20 r18 12
    bne r20 r0 beq_else.154061
    fmv f0 f5
    j beq_cont.154062
beq_else.154061:
    fmul f6 f1 f2
    lw r20 r18 36
    lwcZ f7 r20 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r20 r18 36
    lwcZ f6 r20 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r20 r18 36
    lwcZ f1 r20 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154062:
    lw r20 r18 4
    addi r28 r0 3
    bne r20 r28 beq_else.154063
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154064
beq_else.154063:
beq_cont.154064:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154065
    addi r20 r0 1
    j float_ble_cont.154066
float_ble_else.154065:
    or r20 r0 r0
float_ble_cont.154066:
    bne r20 r0 beq_else.154067
    or r18 r0 r0
    j beq_cont.154068
beq_else.154067:
    lw r18 r18 24
    bne r18 r0 beq_else.154069
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154071
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154072
float_ble_else.154071:
    flui f0 0
    # 0.000000
float_ble_cont.154072:
    fsub f0 f4 f0
    lwcZ f1 r19 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.154070
beq_else.154069:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154073
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154074
float_ble_else.154073:
    flui f0 0
    # 0.000000
float_ble_cont.154074:
    fadd f0 f4 f0
    lwcZ f1 r19 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.154070:
    addi r18 r0 1
beq_cont.154068:
float_eq0_cont.154060:
beq_cont.154054:
beq_cont.154016:
    lwcZ f0 r5 0
    bne r18 r0 beq_else.154075
    or r18 r0 r0
    j beq_cont.154076
beq_else.154075:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154077
    addi r18 r0 1
    j float_ble_cont.154078
float_ble_else.154077:
    or r18 r0 r0
float_ble_cont.154078:
beq_cont.154076:
    bne r18 r0 beq_else.154079
    sll r17 r17 2
    add r27 r8 r17
    lw r17 r27 0
    lw r17 r17 24
    bne r17 r0 beq_else.154081
    or r1 r0 r0
    j beq_cont.154082
beq_else.154081:
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.154083
    or r1 r0 r0
    j beq_cont.154084
beq_else.154083:
    lw r17 r16 4
    sw r16 r29 64
    sw r17 r29 68
    mv r3 r11
    mv r2 r9
    mv r1 r17
    mv r25 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154085
    or r1 r0 r0
    j beq_cont.154086
beq_else.154085:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154087
    addi r1 r0 1
    j float_ble_cont.154088
float_ble_else.154087:
    or r1 r0 r0
float_ble_cont.154088:
beq_cont.154086:
    bne r1 r0 beq_else.154089
    lw r1 r29 68
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154091
    or r1 r0 r0
    j beq_cont.154092
beq_else.154091:
    addi r1 r0 2
    lw r4 r29 64
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.154092:
    j beq_cont.154090
beq_else.154089:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 64
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.154093
    addi r1 r0 2
    lw r2 r29 64
    lw r25 r29 28
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.154094
beq_else.154093:
    addi r1 r0 1
beq_cont.154094:
beq_cont.154090:
beq_cont.154084:
beq_cont.154082:
    j beq_cont.154080
beq_else.154079:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r10 0
    fmul f1 f1 f0
    lwcZ f2 r11 0
    fadd f1 f1 f2
    lwcZ f2 r10 4
    fmul f2 f2 f0
    lwcZ f3 r11 4
    fadd f2 f2 f3
    lwcZ f3 r10 8
    fmul f0 f3 f0
    lwcZ f3 r11 8
    fadd f0 f0 f3
    lw r17 r16 0
    sw r16 r29 64
    addi r28 r0 -1
    bne r17 r28 beq_else.154095
    addi r1 r0 1
    j beq_cont.154096
beq_else.154095:
    sll r17 r17 2
    add r27 r8 r17
    lw r17 r27 0
    lw r18 r17 20
    lwcZ f3 r18 0
    fsub f3 f1 f3
    lw r18 r17 20
    lwcZ f4 r18 4
    fsub f4 f2 f4
    lw r18 r17 20
    lwcZ f5 r18 8
    fsub f5 f0 f5
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.154097
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.154099
    fneg f3 f3
    j float_ble_cont.154100
float_ble_else.154099:
float_ble_cont.154100:
    lw r18 r17 16
    lwcZ f6 r18 0
    fclt f3 f6
    bc1f float_ble_else.154101
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.154103
    fneg f3 f4
    j float_ble_cont.154104
float_ble_else.154103:
    fmv f3 f4
float_ble_cont.154104:
    lw r18 r17 16
    lwcZ f4 r18 4
    fclt f3 f4
    bc1f float_ble_else.154105
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.154107
    fneg f3 f5
    j float_ble_cont.154108
float_ble_else.154107:
    fmv f3 f5
float_ble_cont.154108:
    lw r18 r17 16
    lwcZ f4 r18 8
    fclt f3 f4
    bc1f float_ble_else.154109
    addi r18 r0 1
    j float_ble_cont.154110
float_ble_else.154109:
    or r18 r0 r0
float_ble_cont.154110:
    j float_ble_cont.154106
float_ble_else.154105:
    or r18 r0 r0
float_ble_cont.154106:
    j float_ble_cont.154102
float_ble_else.154101:
    or r18 r0 r0
float_ble_cont.154102:
    bne r18 r0 beq_else.154111
    lw r17 r17 24
    bne r17 r0 beq_else.154113
    addi r17 r0 1
    j beq_cont.154114
beq_else.154113:
    or r17 r0 r0
beq_cont.154114:
    j beq_cont.154112
beq_else.154111:
    lw r17 r17 24
beq_cont.154112:
    j beq_cont.154098
beq_else.154097:
    addi r28 r0 2
    bne r18 r28 beq_else.154115
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f3 f6 f3
    lwcZ f6 r18 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r18 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r17 r17 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154117
    addi r18 r0 1
    j float_ble_cont.154118
float_ble_else.154117:
    or r18 r0 r0
float_ble_cont.154118:
    bne r17 r0 beq_else.154119
    or r17 r18 r0
    j beq_cont.154120
beq_else.154119:
    bne r18 r0 beq_else.154121
    addi r17 r0 1
    j beq_cont.154122
beq_else.154121:
    or r17 r0 r0
beq_cont.154122:
beq_cont.154120:
    bne r17 r0 beq_else.154123
    addi r17 r0 1
    j beq_cont.154124
beq_else.154123:
    or r17 r0 r0
beq_cont.154124:
    j beq_cont.154116
beq_else.154115:
    fmul f6 f3 f3
    lw r18 r17 16
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r18 r17 16
    lwcZ f8 r18 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r18 r17 16
    lwcZ f8 r18 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r18 r17 12
    bne r18 r0 beq_else.154125
    fmv f3 f6
    j beq_cont.154126
beq_else.154125:
    fmul f7 f4 f5
    lw r18 r17 36
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r18 r17 36
    lwcZ f7 r18 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r18 r17 36
    lwcZ f4 r18 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.154126:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.154127
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.154128
beq_else.154127:
beq_cont.154128:
    lw r17 r17 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154129
    addi r18 r0 1
    j float_ble_cont.154130
float_ble_else.154129:
    or r18 r0 r0
float_ble_cont.154130:
    bne r17 r0 beq_else.154131
    or r17 r18 r0
    j beq_cont.154132
beq_else.154131:
    bne r18 r0 beq_else.154133
    addi r17 r0 1
    j beq_cont.154134
beq_else.154133:
    or r17 r0 r0
beq_cont.154134:
beq_cont.154132:
    bne r17 r0 beq_else.154135
    addi r17 r0 1
    j beq_cont.154136
beq_else.154135:
    or r17 r0 r0
beq_cont.154136:
beq_cont.154116:
beq_cont.154098:
    bne r17 r0 beq_else.154137
    addi r17 r0 1
    mv r2 r16
    mv r1 r17
    mv r25 r13
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.154138
beq_else.154137:
    or r1 r0 r0
beq_cont.154138:
beq_cont.154096:
    bne r1 r0 beq_else.154139
    lw r1 r29 64
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154141
    or r1 r0 r0
    j beq_cont.154142
beq_else.154141:
    lw r2 r1 4
    lw r3 r29 48
    lw r4 r29 44
    lw r25 r29 52
    sw r2 r29 72
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154143
    or r1 r0 r0
    j beq_cont.154144
beq_else.154143:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154145
    addi r1 r0 1
    j float_ble_cont.154146
float_ble_else.154145:
    or r1 r0 r0
float_ble_cont.154146:
beq_cont.154144:
    bne r1 r0 beq_else.154147
    lw r1 r29 72
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154149
    or r1 r0 r0
    j beq_cont.154150
beq_else.154149:
    addi r1 r0 2
    lw r4 r29 64
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.154150:
    j beq_cont.154148
beq_else.154147:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 64
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.154151
    addi r1 r0 2
    lw r2 r29 64
    lw r25 r29 28
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.154152
beq_else.154151:
    addi r1 r0 1
beq_cont.154152:
beq_cont.154148:
beq_cont.154142:
    j beq_cont.154140
beq_else.154139:
    addi r1 r0 1
beq_cont.154140:
beq_cont.154080:
beq_cont.154014:
    bne r1 r0 beq_else.154153
    lw r1 r29 0
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154155
    or r1 r0 r0
    j beq_cont.154156
beq_else.154155:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154157
    or r1 r0 r0
    j beq_cont.154158
beq_else.154157:
    lw r4 r2 0
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 76
    sw r4 r29 80
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154159
    or r1 r0 r0
    j beq_cont.154160
beq_else.154159:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154161
    addi r1 r0 1
    j float_ble_cont.154162
float_ble_else.154161:
    or r1 r0 r0
float_ble_cont.154162:
beq_cont.154160:
    bne r1 r0 beq_else.154163
    lw r1 r29 80
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154165
    or r1 r0 r0
    j beq_cont.154166
beq_else.154165:
    addi r1 r0 1
    lw r4 r29 76
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.154166:
    j beq_cont.154164
beq_else.154163:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 76
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.154167
    addi r1 r0 1
    lw r2 r29 76
    lw r25 r29 28
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.154168
beq_else.154167:
    addi r1 r0 1
beq_cont.154168:
beq_cont.154164:
beq_cont.154158:
    bne r1 r0 beq_else.154169
    lw r1 r29 0
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.154171
    or r1 r0 r0
    j beq_cont.154172
beq_else.154171:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.154173
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 16
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.154174
beq_else.154173:
    addi r1 r0 1
beq_cont.154174:
beq_cont.154172:
    j beq_cont.154170
beq_else.154169:
    addi r1 r0 1
beq_cont.154170:
beq_cont.154156:
    j beq_cont.154154
beq_else.154153:
    addi r1 r0 1
beq_cont.154154:
beq_cont.154012:
    bne r1 r0 beq_else.154175
    or r1 r0 r0
    j beq_cont.154176
beq_else.154175:
    addi r1 r0 1
beq_cont.154176:
    j float_ble_cont.154010
float_ble_else.154009:
    or r1 r0 r0
float_ble_cont.154010:
beq_cont.154008:
beq_cont.153946:
    bne r1 r0 beq_else.154177
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154178
    or r1 r0 r0
    jr r31
beq_else.154178:
    sw r2 r29 84
    sw r1 r29 88
    addi r28 r0 99
    bne r4 r28 beq_else.154179
    addi r1 r0 1
    j beq_cont.154180
beq_else.154179:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    bne r1 r0 beq_else.154181
    or r1 r0 r0
    j beq_cont.154182
beq_else.154181:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154183
    lw r2 r29 84
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.154185
    or r1 r0 r0
    j beq_cont.154186
beq_else.154185:
    sll r3 r3 2
    lw r4 r29 36
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 0
    addi r28 r0 -1
    bne r5 r28 beq_else.154187
    or r1 r0 r0
    j beq_cont.154188
beq_else.154187:
    lw r5 r3 0
    lw r6 r29 48
    lw r7 r29 44
    lw r25 r29 52
    sw r3 r29 92
    sw r5 r29 96
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154189
    or r1 r0 r0
    j beq_cont.154190
beq_else.154189:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154191
    addi r1 r0 1
    j float_ble_cont.154192
float_ble_else.154191:
    or r1 r0 r0
float_ble_cont.154192:
beq_cont.154190:
    bne r1 r0 beq_else.154193
    lw r1 r29 96
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154195
    or r1 r0 r0
    j beq_cont.154196
beq_else.154195:
    addi r1 r0 1
    lw r4 r29 92
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.154196:
    j beq_cont.154194
beq_else.154193:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 92
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.154197
    addi r1 r0 1
    lw r2 r29 92
    lw r25 r29 28
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.154198
beq_else.154197:
    addi r1 r0 1
beq_cont.154198:
beq_cont.154194:
beq_cont.154188:
    bne r1 r0 beq_else.154199
    lw r1 r29 84
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154201
    or r1 r0 r0
    j beq_cont.154202
beq_else.154201:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.154203
    addi r1 r0 3
    lw r2 r29 84
    lw r25 r29 16
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.154204
beq_else.154203:
    addi r1 r0 1
beq_cont.154204:
beq_cont.154202:
    j beq_cont.154200
beq_else.154199:
    addi r1 r0 1
beq_cont.154200:
beq_cont.154186:
    bne r1 r0 beq_else.154205
    or r1 r0 r0
    j beq_cont.154206
beq_else.154205:
    addi r1 r0 1
beq_cont.154206:
    j float_ble_cont.154184
float_ble_else.154183:
    or r1 r0 r0
float_ble_cont.154184:
beq_cont.154182:
beq_cont.154180:
    bne r1 r0 beq_else.154207
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154208
    or r1 r0 r0
    jr r31
beq_else.154208:
    sw r2 r29 100
    sw r1 r29 104
    addi r28 r0 99
    bne r4 r28 beq_else.154209
    addi r1 r0 1
    j beq_cont.154210
beq_else.154209:
    sll r5 r4 2
    lw r6 r29 32
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 44
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 12
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.154211
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 8
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154213
    fneg f4 f4
    j float_ble_cont.154214
float_ble_else.154213:
float_ble_cont.154214:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.154215
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154217
    fneg f4 f4
    j float_ble_cont.154218
float_ble_else.154217:
float_ble_cont.154218:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154219
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.154221
    or r8 r0 r0
    j float_eq0_cont.154222
float_eq0.154221:
    addi r8 r0 1
float_eq0_cont.154222:
    j float_ble_cont.154220
float_ble_else.154219:
    or r8 r0 r0
float_ble_cont.154220:
    j float_ble_cont.154216
float_ble_else.154215:
    or r8 r0 r0
float_ble_cont.154216:
    bne r8 r0 beq_else.154223
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154225
    fneg f4 f4
    j float_ble_cont.154226
float_ble_else.154225:
float_ble_cont.154226:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.154227
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154229
    fneg f4 f4
    j float_ble_cont.154230
float_ble_else.154229:
float_ble_cont.154230:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154231
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.154233
    or r8 r0 r0
    j float_eq0_cont.154234
float_eq0.154233:
    addi r8 r0 1
float_eq0_cont.154234:
    j float_ble_cont.154232
float_ble_else.154231:
    or r8 r0 r0
float_ble_cont.154232:
    j float_ble_cont.154228
float_ble_else.154227:
    or r8 r0 r0
float_ble_cont.154228:
    bne r8 r0 beq_else.154235
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154237
    fneg f0 f0
    j float_ble_cont.154238
float_ble_else.154237:
float_ble_cont.154238:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.154239
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154241
    fneg f0 f0
    j float_ble_cont.154242
float_ble_else.154241:
float_ble_cont.154242:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.154243
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.154245
    or r4 r0 r0
    j float_eq0_cont.154246
float_eq0.154245:
    addi r4 r0 1
float_eq0_cont.154246:
    j float_ble_cont.154244
float_ble_else.154243:
    or r4 r0 r0
float_ble_cont.154244:
    j float_ble_cont.154240
float_ble_else.154239:
    or r4 r0 r0
float_ble_cont.154240:
    bne r4 r0 beq_else.154247
    or r4 r0 r0
    j beq_cont.154248
beq_else.154247:
    lw r4 r29 40
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.154248:
    j beq_cont.154236
beq_else.154235:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.154236:
    j beq_cont.154224
beq_else.154223:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.154224:
    j beq_cont.154212
beq_else.154211:
    addi r28 r0 2
    bne r7 r28 beq_else.154249
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154251
    addi r5 r0 1
    j float_ble_cont.154252
float_ble_else.154251:
    or r5 r0 r0
float_ble_cont.154252:
    bne r5 r0 beq_else.154253
    or r4 r0 r0
    j beq_cont.154254
beq_else.154253:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.154254:
    j beq_cont.154250
beq_else.154249:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.154255
    or r4 r0 r0
    j float_eq0_cont.154256
float_eq0.154255:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r5 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r5 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r5 12
    bne r7 r0 beq_else.154257
    fmv f0 f5
    j beq_cont.154258
beq_else.154257:
    fmul f6 f1 f2
    lw r7 r5 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r5 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r5 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154258:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.154259
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154260
beq_else.154259:
beq_cont.154260:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154261
    addi r7 r0 1
    j float_ble_cont.154262
float_ble_else.154261:
    or r7 r0 r0
float_ble_cont.154262:
    bne r7 r0 beq_else.154263
    or r4 r0 r0
    j beq_cont.154264
beq_else.154263:
    lw r5 r5 24
    bne r5 r0 beq_else.154265
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154267
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154268
float_ble_else.154267:
    flui f0 0
    # 0.000000
float_ble_cont.154268:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    j beq_cont.154266
beq_else.154265:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154269
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154270
float_ble_else.154269:
    flui f0 0
    # 0.000000
float_ble_cont.154270:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
beq_cont.154266:
    addi r4 r0 1
beq_cont.154264:
float_eq0_cont.154256:
beq_cont.154250:
beq_cont.154212:
    bne r4 r0 beq_else.154271
    or r1 r0 r0
    j beq_cont.154272
beq_else.154271:
    lw r4 r29 40
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154273
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.154275
    or r1 r0 r0
    j beq_cont.154276
beq_else.154275:
    sll r5 r5 2
    lw r7 r29 36
    add r27 r7 r5
    lw r5 r27 0
    lw r25 r29 28
    mv r2 r5
    mv r1 r0
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.154277
    addi r1 r0 2
    lw r2 r29 100
    lw r25 r29 16
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.154278
beq_else.154277:
    addi r1 r0 1
beq_cont.154278:
beq_cont.154276:
    bne r1 r0 beq_else.154279
    or r1 r0 r0
    j beq_cont.154280
beq_else.154279:
    addi r1 r0 1
beq_cont.154280:
    j float_ble_cont.154274
float_ble_else.154273:
    or r1 r0 r0
float_ble_cont.154274:
beq_cont.154272:
beq_cont.154210:
    bne r1 r0 beq_else.154281
    lw r1 r29 104
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154282
    or r1 r0 r0
    jr r31
beq_else.154282:
    sw r2 r29 108
    sw r1 r29 112
    addi r28 r0 99
    bne r4 r28 beq_else.154283
    addi r1 r0 1
    j beq_cont.154284
beq_else.154283:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.154285
    or r1 r0 r0
    j beq_cont.154286
beq_else.154285:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154287
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 16
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.154289
    or r1 r0 r0
    j beq_cont.154290
beq_else.154289:
    addi r1 r0 1
beq_cont.154290:
    j float_ble_cont.154288
float_ble_else.154287:
    or r1 r0 r0
float_ble_cont.154288:
beq_cont.154286:
beq_cont.154284:
    bne r1 r0 beq_else.154291
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154291:
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 16
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.154292
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154292:
    addi r1 r0 1
    jr r31
beq_else.154281:
    lw r1 r29 100
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154293
    or r1 r0 r0
    j beq_cont.154294
beq_else.154293:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.154295
    addi r1 r0 2
    lw r2 r29 100
    lw r25 r29 16
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.154296
beq_else.154295:
    addi r1 r0 1
beq_cont.154296:
beq_cont.154294:
    bne r1 r0 beq_else.154297
    lw r1 r29 104
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154298
    or r1 r0 r0
    jr r31
beq_else.154298:
    sw r2 r29 116
    sw r1 r29 120
    addi r28 r0 99
    bne r4 r28 beq_else.154299
    addi r1 r0 1
    j beq_cont.154300
beq_else.154299:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.154301
    or r1 r0 r0
    j beq_cont.154302
beq_else.154301:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154303
    addi r1 r0 1
    lw r2 r29 116
    lw r25 r29 16
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.154305
    or r1 r0 r0
    j beq_cont.154306
beq_else.154305:
    addi r1 r0 1
beq_cont.154306:
    j float_ble_cont.154304
float_ble_else.154303:
    or r1 r0 r0
float_ble_cont.154304:
beq_cont.154302:
beq_cont.154300:
    bne r1 r0 beq_else.154307
    lw r1 r29 120
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154307:
    addi r1 r0 1
    lw r2 r29 116
    lw r25 r29 16
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.154308
    lw r1 r29 120
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154308:
    addi r1 r0 1
    jr r31
beq_else.154297:
    addi r1 r0 1
    jr r31
beq_else.154207:
    lw r1 r29 84
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154309
    or r1 r0 r0
    j beq_cont.154310
beq_else.154309:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154311
    or r1 r0 r0
    j beq_cont.154312
beq_else.154311:
    lw r4 r2 0
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 124
    sw r4 r29 128
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154313
    or r1 r0 r0
    j beq_cont.154314
beq_else.154313:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154315
    addi r1 r0 1
    j float_ble_cont.154316
float_ble_else.154315:
    or r1 r0 r0
float_ble_cont.154316:
beq_cont.154314:
    bne r1 r0 beq_else.154317
    lw r1 r29 128
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154319
    or r1 r0 r0
    j beq_cont.154320
beq_else.154319:
    addi r1 r0 1
    lw r4 r29 124
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.154320:
    j beq_cont.154318
beq_else.154317:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r1 r29 124
    lw r25 r29 20
    mv r2 r1
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.154321
    addi r1 r0 1
    lw r2 r29 124
    lw r25 r29 28
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.154322
beq_else.154321:
    addi r1 r0 1
beq_cont.154322:
beq_cont.154318:
beq_cont.154312:
    bne r1 r0 beq_else.154323
    lw r1 r29 84
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154325
    or r1 r0 r0
    j beq_cont.154326
beq_else.154325:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.154327
    addi r1 r0 3
    lw r2 r29 84
    lw r25 r29 16
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.154328
beq_else.154327:
    addi r1 r0 1
beq_cont.154328:
beq_cont.154326:
    j beq_cont.154324
beq_else.154323:
    addi r1 r0 1
beq_cont.154324:
beq_cont.154310:
    bne r1 r0 beq_else.154329
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154330
    or r1 r0 r0
    jr r31
beq_else.154330:
    sw r2 r29 132
    sw r1 r29 136
    addi r28 r0 99
    bne r4 r28 beq_else.154331
    addi r1 r0 1
    j beq_cont.154332
beq_else.154331:
    sll r5 r4 2
    lw r6 r29 32
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 44
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 12
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.154333
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 8
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154335
    fneg f4 f4
    j float_ble_cont.154336
float_ble_else.154335:
float_ble_cont.154336:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.154337
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154339
    fneg f4 f4
    j float_ble_cont.154340
float_ble_else.154339:
float_ble_cont.154340:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154341
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.154343
    or r8 r0 r0
    j float_eq0_cont.154344
float_eq0.154343:
    addi r8 r0 1
float_eq0_cont.154344:
    j float_ble_cont.154342
float_ble_else.154341:
    or r8 r0 r0
float_ble_cont.154342:
    j float_ble_cont.154338
float_ble_else.154337:
    or r8 r0 r0
float_ble_cont.154338:
    bne r8 r0 beq_else.154345
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154347
    fneg f4 f4
    j float_ble_cont.154348
float_ble_else.154347:
float_ble_cont.154348:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.154349
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154351
    fneg f4 f4
    j float_ble_cont.154352
float_ble_else.154351:
float_ble_cont.154352:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154353
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.154355
    or r8 r0 r0
    j float_eq0_cont.154356
float_eq0.154355:
    addi r8 r0 1
float_eq0_cont.154356:
    j float_ble_cont.154354
float_ble_else.154353:
    or r8 r0 r0
float_ble_cont.154354:
    j float_ble_cont.154350
float_ble_else.154349:
    or r8 r0 r0
float_ble_cont.154350:
    bne r8 r0 beq_else.154357
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154359
    fneg f0 f0
    j float_ble_cont.154360
float_ble_else.154359:
float_ble_cont.154360:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.154361
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154363
    fneg f0 f0
    j float_ble_cont.154364
float_ble_else.154363:
float_ble_cont.154364:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.154365
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.154367
    or r4 r0 r0
    j float_eq0_cont.154368
float_eq0.154367:
    addi r4 r0 1
float_eq0_cont.154368:
    j float_ble_cont.154366
float_ble_else.154365:
    or r4 r0 r0
float_ble_cont.154366:
    j float_ble_cont.154362
float_ble_else.154361:
    or r4 r0 r0
float_ble_cont.154362:
    bne r4 r0 beq_else.154369
    or r4 r0 r0
    j beq_cont.154370
beq_else.154369:
    lw r4 r29 40
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.154370:
    j beq_cont.154358
beq_else.154357:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.154358:
    j beq_cont.154346
beq_else.154345:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.154346:
    j beq_cont.154334
beq_else.154333:
    addi r28 r0 2
    bne r7 r28 beq_else.154371
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154373
    addi r5 r0 1
    j float_ble_cont.154374
float_ble_else.154373:
    or r5 r0 r0
float_ble_cont.154374:
    bne r5 r0 beq_else.154375
    or r4 r0 r0
    j beq_cont.154376
beq_else.154375:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.154376:
    j beq_cont.154372
beq_else.154371:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.154377
    or r4 r0 r0
    j float_eq0_cont.154378
float_eq0.154377:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r5 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r5 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r5 12
    bne r7 r0 beq_else.154379
    fmv f0 f5
    j beq_cont.154380
beq_else.154379:
    fmul f6 f1 f2
    lw r7 r5 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r5 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r5 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154380:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.154381
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154382
beq_else.154381:
beq_cont.154382:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154383
    addi r7 r0 1
    j float_ble_cont.154384
float_ble_else.154383:
    or r7 r0 r0
float_ble_cont.154384:
    bne r7 r0 beq_else.154385
    or r4 r0 r0
    j beq_cont.154386
beq_else.154385:
    lw r5 r5 24
    bne r5 r0 beq_else.154387
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154389
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154390
float_ble_else.154389:
    flui f0 0
    # 0.000000
float_ble_cont.154390:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    j beq_cont.154388
beq_else.154387:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154391
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154392
float_ble_else.154391:
    flui f0 0
    # 0.000000
float_ble_cont.154392:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
beq_cont.154388:
    addi r4 r0 1
beq_cont.154386:
float_eq0_cont.154378:
beq_cont.154372:
beq_cont.154334:
    bne r4 r0 beq_else.154393
    or r1 r0 r0
    j beq_cont.154394
beq_else.154393:
    lw r4 r29 40
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154395
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.154397
    or r1 r0 r0
    j beq_cont.154398
beq_else.154397:
    sll r5 r5 2
    lw r7 r29 36
    add r27 r7 r5
    lw r5 r27 0
    lw r25 r29 28
    mv r2 r5
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.154399
    addi r1 r0 2
    lw r2 r29 132
    lw r25 r29 16
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.154400
beq_else.154399:
    addi r1 r0 1
beq_cont.154400:
beq_cont.154398:
    bne r1 r0 beq_else.154401
    or r1 r0 r0
    j beq_cont.154402
beq_else.154401:
    addi r1 r0 1
beq_cont.154402:
    j float_ble_cont.154396
float_ble_else.154395:
    or r1 r0 r0
float_ble_cont.154396:
beq_cont.154394:
beq_cont.154332:
    bne r1 r0 beq_else.154403
    lw r1 r29 136
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154404
    or r1 r0 r0
    jr r31
beq_else.154404:
    sw r2 r29 140
    sw r1 r29 144
    addi r28 r0 99
    bne r4 r28 beq_else.154405
    addi r1 r0 1
    j beq_cont.154406
beq_else.154405:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.154407
    or r1 r0 r0
    j beq_cont.154408
beq_else.154407:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154409
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 16
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.154411
    or r1 r0 r0
    j beq_cont.154412
beq_else.154411:
    addi r1 r0 1
beq_cont.154412:
    j float_ble_cont.154410
float_ble_else.154409:
    or r1 r0 r0
float_ble_cont.154410:
beq_cont.154408:
beq_cont.154406:
    bne r1 r0 beq_else.154413
    lw r1 r29 144
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154413:
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 16
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.154414
    lw r1 r29 144
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154414:
    addi r1 r0 1
    jr r31
beq_else.154403:
    lw r1 r29 132
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154415
    or r1 r0 r0
    j beq_cont.154416
beq_else.154415:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.154417
    addi r1 r0 2
    lw r2 r29 132
    lw r25 r29 16
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.154418
beq_else.154417:
    addi r1 r0 1
beq_cont.154418:
beq_cont.154416:
    bne r1 r0 beq_else.154419
    lw r1 r29 136
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154420
    or r1 r0 r0
    jr r31
beq_else.154420:
    sw r2 r29 148
    sw r1 r29 152
    addi r28 r0 99
    bne r4 r28 beq_else.154421
    addi r1 r0 1
    j beq_cont.154422
beq_else.154421:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.154423
    or r1 r0 r0
    j beq_cont.154424
beq_else.154423:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154425
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 16
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.154427
    or r1 r0 r0
    j beq_cont.154428
beq_else.154427:
    addi r1 r0 1
beq_cont.154428:
    j float_ble_cont.154426
float_ble_else.154425:
    or r1 r0 r0
float_ble_cont.154426:
beq_cont.154424:
beq_cont.154422:
    bne r1 r0 beq_else.154429
    lw r1 r29 152
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154429:
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 16
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.154430
    lw r1 r29 152
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154430:
    addi r1 r0 1
    jr r31
beq_else.154419:
    addi r1 r0 1
    jr r31
beq_else.154329:
    addi r1 r0 1
    jr r31
beq_else.154177:
    lw r1 r29 0
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154431
    or r1 r0 r0
    j beq_cont.154432
beq_else.154431:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154433
    or r1 r0 r0
    j beq_cont.154434
beq_else.154433:
    lw r4 r2 0
    sll r5 r4 2
    lw r6 r29 32
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 44
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r8 r4 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r5 4
    addi r28 r0 1
    bne r10 r28 beq_else.154435
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r10 r29 8
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154437
    fneg f4 f4
    j float_ble_cont.154438
float_ble_else.154437:
float_ble_cont.154438:
    lw r11 r5 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.154439
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154441
    fneg f4 f4
    j float_ble_cont.154442
float_ble_else.154441:
float_ble_cont.154442:
    lw r11 r5 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.154443
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.154445
    or r11 r0 r0
    j float_eq0_cont.154446
float_eq0.154445:
    addi r11 r0 1
float_eq0_cont.154446:
    j float_ble_cont.154444
float_ble_else.154443:
    or r11 r0 r0
float_ble_cont.154444:
    j float_ble_cont.154440
float_ble_else.154439:
    or r11 r0 r0
float_ble_cont.154440:
    bne r11 r0 beq_else.154447
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154449
    fneg f4 f4
    j float_ble_cont.154450
float_ble_else.154449:
float_ble_cont.154450:
    lw r11 r5 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.154451
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154453
    fneg f4 f4
    j float_ble_cont.154454
float_ble_else.154453:
float_ble_cont.154454:
    lw r11 r5 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.154455
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.154457
    or r11 r0 r0
    j float_eq0_cont.154458
float_eq0.154457:
    addi r11 r0 1
float_eq0_cont.154458:
    j float_ble_cont.154456
float_ble_else.154455:
    or r11 r0 r0
float_ble_cont.154456:
    j float_ble_cont.154452
float_ble_else.154451:
    or r11 r0 r0
float_ble_cont.154452:
    bne r11 r0 beq_else.154459
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r10 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154461
    fneg f0 f0
    j float_ble_cont.154462
float_ble_else.154461:
float_ble_cont.154462:
    lw r11 r5 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.154463
    lwcZ f0 r10 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154465
    fneg f0 f0
    j float_ble_cont.154466
float_ble_else.154465:
float_ble_cont.154466:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.154467
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.154469
    or r5 r0 r0
    j float_eq0_cont.154470
float_eq0.154469:
    addi r5 r0 1
float_eq0_cont.154470:
    j float_ble_cont.154468
float_ble_else.154467:
    or r5 r0 r0
float_ble_cont.154468:
    j float_ble_cont.154464
float_ble_else.154463:
    or r5 r0 r0
float_ble_cont.154464:
    bne r5 r0 beq_else.154471
    or r5 r0 r0
    j beq_cont.154472
beq_else.154471:
    lw r5 r29 40
    swcZ f2 r5 0
    addi r5 r0 3
beq_cont.154472:
    j beq_cont.154460
beq_else.154459:
    lw r5 r29 40
    swcZ f3 r5 0
    addi r5 r0 2
beq_cont.154460:
    j beq_cont.154448
beq_else.154447:
    lw r5 r29 40
    swcZ f3 r5 0
    addi r5 r0 1
beq_cont.154448:
    j beq_cont.154436
beq_else.154435:
    addi r28 r0 2
    bne r10 r28 beq_else.154473
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154475
    addi r5 r0 1
    j float_ble_cont.154476
float_ble_else.154475:
    or r5 r0 r0
float_ble_cont.154476:
    bne r5 r0 beq_else.154477
    or r5 r0 r0
    j beq_cont.154478
beq_else.154477:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r5 r29 40
    swcZ f0 r5 0
    addi r5 r0 1
beq_cont.154478:
    j beq_cont.154474
beq_else.154473:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.154479
    or r5 r0 r0
    j float_eq0_cont.154480
float_eq0.154479:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r10 r5 16
    lwcZ f6 r10 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r10 r5 16
    lwcZ f7 r10 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r10 r5 16
    lwcZ f7 r10 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r10 r5 12
    bne r10 r0 beq_else.154481
    fmv f0 f5
    j beq_cont.154482
beq_else.154481:
    fmul f6 f1 f2
    lw r10 r5 36
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r10 r5 36
    lwcZ f6 r10 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r10 r5 36
    lwcZ f1 r10 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154482:
    lw r10 r5 4
    addi r28 r0 3
    bne r10 r28 beq_else.154483
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154484
beq_else.154483:
beq_cont.154484:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154485
    addi r10 r0 1
    j float_ble_cont.154486
float_ble_else.154485:
    or r10 r0 r0
float_ble_cont.154486:
    bne r10 r0 beq_else.154487
    or r5 r0 r0
    j beq_cont.154488
beq_else.154487:
    lw r5 r5 24
    bne r5 r0 beq_else.154489
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154491
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154492
float_ble_else.154491:
    flui f0 0
    # 0.000000
float_ble_cont.154492:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r5 r29 40
    swcZ f0 r5 0
    j beq_cont.154490
beq_else.154489:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154493
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154494
float_ble_else.154493:
    flui f0 0
    # 0.000000
float_ble_cont.154494:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r5 r29 40
    swcZ f0 r5 0
beq_cont.154490:
    addi r5 r0 1
beq_cont.154488:
float_eq0_cont.154480:
beq_cont.154474:
beq_cont.154436:
    lw r8 r29 40
    lwcZ f0 r8 0
    bne r5 r0 beq_else.154495
    or r5 r0 r0
    j beq_cont.154496
beq_else.154495:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154497
    addi r5 r0 1
    j float_ble_cont.154498
float_ble_else.154497:
    or r5 r0 r0
float_ble_cont.154498:
beq_cont.154496:
    bne r5 r0 beq_else.154499
    sll r4 r4 2
    add r27 r6 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.154501
    or r1 r0 r0
    j beq_cont.154502
beq_else.154501:
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.154503
    or r1 r0 r0
    j beq_cont.154504
beq_else.154503:
    lw r4 r2 4
    lw r5 r29 48
    lw r25 r29 52
    sw r2 r29 156
    sw r4 r29 160
    mv r3 r7
    mv r2 r5
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154505
    or r1 r0 r0
    j beq_cont.154506
beq_else.154505:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154507
    addi r1 r0 1
    j float_ble_cont.154508
float_ble_else.154507:
    or r1 r0 r0
float_ble_cont.154508:
beq_cont.154506:
    bne r1 r0 beq_else.154509
    lw r1 r29 160
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154511
    or r1 r0 r0
    j beq_cont.154512
beq_else.154511:
    addi r1 r0 2
    lw r4 r29 156
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.154512:
    j beq_cont.154510
beq_else.154509:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 156
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.154513
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 28
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.154514
beq_else.154513:
    addi r1 r0 1
beq_cont.154514:
beq_cont.154510:
beq_cont.154504:
beq_cont.154502:
    j beq_cont.154500
beq_else.154499:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 24
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r5 r2 0
    sw r2 r29 156
    addi r28 r0 -1
    bne r5 r28 beq_else.154515
    addi r1 r0 1
    j beq_cont.154516
beq_else.154515:
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    lw r10 r5 20
    lwcZ f3 r10 0
    fsub f3 f1 f3
    lw r10 r5 20
    lwcZ f4 r10 4
    fsub f4 f2 f4
    lw r10 r5 20
    lwcZ f5 r10 8
    fsub f5 f0 f5
    lw r10 r5 4
    addi r28 r0 1
    bne r10 r28 beq_else.154517
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.154519
    fneg f3 f3
    j float_ble_cont.154520
float_ble_else.154519:
float_ble_cont.154520:
    lw r10 r5 16
    lwcZ f6 r10 0
    fclt f3 f6
    bc1f float_ble_else.154521
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.154523
    fneg f3 f4
    j float_ble_cont.154524
float_ble_else.154523:
    fmv f3 f4
float_ble_cont.154524:
    lw r10 r5 16
    lwcZ f4 r10 4
    fclt f3 f4
    bc1f float_ble_else.154525
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.154527
    fneg f3 f5
    j float_ble_cont.154528
float_ble_else.154527:
    fmv f3 f5
float_ble_cont.154528:
    lw r10 r5 16
    lwcZ f4 r10 8
    fclt f3 f4
    bc1f float_ble_else.154529
    addi r10 r0 1
    j float_ble_cont.154530
float_ble_else.154529:
    or r10 r0 r0
float_ble_cont.154530:
    j float_ble_cont.154526
float_ble_else.154525:
    or r10 r0 r0
float_ble_cont.154526:
    j float_ble_cont.154522
float_ble_else.154521:
    or r10 r0 r0
float_ble_cont.154522:
    bne r10 r0 beq_else.154531
    lw r5 r5 24
    bne r5 r0 beq_else.154533
    addi r5 r0 1
    j beq_cont.154534
beq_else.154533:
    or r5 r0 r0
beq_cont.154534:
    j beq_cont.154532
beq_else.154531:
    lw r5 r5 24
beq_cont.154532:
    j beq_cont.154518
beq_else.154517:
    addi r28 r0 2
    bne r10 r28 beq_else.154535
    lw r10 r5 16
    lwcZ f6 r10 0
    fmul f3 f6 f3
    lwcZ f6 r10 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154537
    addi r10 r0 1
    j float_ble_cont.154538
float_ble_else.154537:
    or r10 r0 r0
float_ble_cont.154538:
    bne r5 r0 beq_else.154539
    or r5 r10 r0
    j beq_cont.154540
beq_else.154539:
    bne r10 r0 beq_else.154541
    addi r5 r0 1
    j beq_cont.154542
beq_else.154541:
    or r5 r0 r0
beq_cont.154542:
beq_cont.154540:
    bne r5 r0 beq_else.154543
    addi r5 r0 1
    j beq_cont.154544
beq_else.154543:
    or r5 r0 r0
beq_cont.154544:
    j beq_cont.154536
beq_else.154535:
    fmul f6 f3 f3
    lw r10 r5 16
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r10 r5 16
    lwcZ f8 r10 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r10 r5 16
    lwcZ f8 r10 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r10 r5 12
    bne r10 r0 beq_else.154545
    fmv f3 f6
    j beq_cont.154546
beq_else.154545:
    fmul f7 f4 f5
    lw r10 r5 36
    lwcZ f8 r10 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r10 r5 36
    lwcZ f7 r10 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r10 r5 36
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.154546:
    lw r10 r5 4
    addi r28 r0 3
    bne r10 r28 beq_else.154547
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.154548
beq_else.154547:
beq_cont.154548:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154549
    addi r10 r0 1
    j float_ble_cont.154550
float_ble_else.154549:
    or r10 r0 r0
float_ble_cont.154550:
    bne r5 r0 beq_else.154551
    or r5 r10 r0
    j beq_cont.154552
beq_else.154551:
    bne r10 r0 beq_else.154553
    addi r5 r0 1
    j beq_cont.154554
beq_else.154553:
    or r5 r0 r0
beq_cont.154554:
beq_cont.154552:
    bne r5 r0 beq_else.154555
    addi r5 r0 1
    j beq_cont.154556
beq_else.154555:
    or r5 r0 r0
beq_cont.154556:
beq_cont.154536:
beq_cont.154518:
    bne r5 r0 beq_else.154557
    addi r5 r0 1
    lw r25 r29 20
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.154558
beq_else.154557:
    or r1 r0 r0
beq_cont.154558:
beq_cont.154516:
    bne r1 r0 beq_else.154559
    lw r1 r29 156
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154561
    or r1 r0 r0
    j beq_cont.154562
beq_else.154561:
    lw r2 r1 4
    lw r3 r29 48
    lw r4 r29 44
    lw r25 r29 52
    sw r2 r29 164
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154563
    or r1 r0 r0
    j beq_cont.154564
beq_else.154563:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154565
    addi r1 r0 1
    j float_ble_cont.154566
float_ble_else.154565:
    or r1 r0 r0
float_ble_cont.154566:
beq_cont.154564:
    bne r1 r0 beq_else.154567
    lw r1 r29 164
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154569
    or r1 r0 r0
    j beq_cont.154570
beq_else.154569:
    addi r1 r0 2
    lw r4 r29 156
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.154570:
    j beq_cont.154568
beq_else.154567:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 156
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.154571
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.154572
beq_else.154571:
    addi r1 r0 1
beq_cont.154572:
beq_cont.154568:
beq_cont.154562:
    j beq_cont.154560
beq_else.154559:
    addi r1 r0 1
beq_cont.154560:
beq_cont.154500:
beq_cont.154434:
    bne r1 r0 beq_else.154573
    lw r1 r29 0
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154575
    or r1 r0 r0
    j beq_cont.154576
beq_else.154575:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154577
    or r1 r0 r0
    j beq_cont.154578
beq_else.154577:
    lw r4 r2 0
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 168
    sw r4 r29 172
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154579
    or r1 r0 r0
    j beq_cont.154580
beq_else.154579:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154581
    addi r1 r0 1
    j float_ble_cont.154582
float_ble_else.154581:
    or r1 r0 r0
float_ble_cont.154582:
beq_cont.154580:
    bne r1 r0 beq_else.154583
    lw r1 r29 172
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154585
    or r1 r0 r0
    j beq_cont.154586
beq_else.154585:
    addi r1 r0 1
    lw r4 r29 168
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.154586:
    j beq_cont.154584
beq_else.154583:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 168
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.154587
    addi r1 r0 1
    lw r2 r29 168
    lw r25 r29 28
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.154588
beq_else.154587:
    addi r1 r0 1
beq_cont.154588:
beq_cont.154584:
beq_cont.154578:
    bne r1 r0 beq_else.154589
    lw r1 r29 0
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.154591
    or r1 r0 r0
    j beq_cont.154592
beq_else.154591:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.154593
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 16
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.154594
beq_else.154593:
    addi r1 r0 1
beq_cont.154594:
beq_cont.154592:
    j beq_cont.154590
beq_else.154589:
    addi r1 r0 1
beq_cont.154590:
beq_cont.154576:
    j beq_cont.154574
beq_else.154573:
    addi r1 r0 1
beq_cont.154574:
beq_cont.154432:
    bne r1 r0 beq_else.154595
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154596
    or r1 r0 r0
    jr r31
beq_else.154596:
    sw r2 r29 176
    sw r1 r29 180
    addi r28 r0 99
    bne r4 r28 beq_else.154597
    addi r1 r0 1
    j beq_cont.154598
beq_else.154597:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.154599
    or r1 r0 r0
    j beq_cont.154600
beq_else.154599:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154601
    lw r2 r29 176
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.154603
    or r1 r0 r0
    j beq_cont.154604
beq_else.154603:
    sll r3 r3 2
    lw r4 r29 36
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 0
    addi r28 r0 -1
    bne r5 r28 beq_else.154605
    or r1 r0 r0
    j beq_cont.154606
beq_else.154605:
    lw r5 r3 0
    lw r6 r29 48
    lw r7 r29 44
    lw r25 r29 52
    sw r3 r29 184
    sw r5 r29 188
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154607
    or r1 r0 r0
    j beq_cont.154608
beq_else.154607:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154609
    addi r1 r0 1
    j float_ble_cont.154610
float_ble_else.154609:
    or r1 r0 r0
float_ble_cont.154610:
beq_cont.154608:
    bne r1 r0 beq_else.154611
    lw r1 r29 188
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154613
    or r1 r0 r0
    j beq_cont.154614
beq_else.154613:
    addi r1 r0 1
    lw r4 r29 184
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.154614:
    j beq_cont.154612
beq_else.154611:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 184
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    bne r1 r0 beq_else.154615
    addi r1 r0 1
    lw r2 r29 184
    lw r25 r29 28
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.154616
beq_else.154615:
    addi r1 r0 1
beq_cont.154616:
beq_cont.154612:
beq_cont.154606:
    bne r1 r0 beq_else.154617
    lw r1 r29 176
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154619
    or r1 r0 r0
    j beq_cont.154620
beq_else.154619:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    bne r1 r0 beq_else.154621
    addi r1 r0 3
    lw r2 r29 176
    lw r25 r29 16
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.154622
beq_else.154621:
    addi r1 r0 1
beq_cont.154622:
beq_cont.154620:
    j beq_cont.154618
beq_else.154617:
    addi r1 r0 1
beq_cont.154618:
beq_cont.154604:
    bne r1 r0 beq_else.154623
    or r1 r0 r0
    j beq_cont.154624
beq_else.154623:
    addi r1 r0 1
beq_cont.154624:
    j float_ble_cont.154602
float_ble_else.154601:
    or r1 r0 r0
float_ble_cont.154602:
beq_cont.154600:
beq_cont.154598:
    bne r1 r0 beq_else.154625
    lw r1 r29 180
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154626
    or r1 r0 r0
    jr r31
beq_else.154626:
    sw r2 r29 192
    sw r1 r29 196
    addi r28 r0 99
    bne r4 r28 beq_else.154627
    addi r1 r0 1
    j beq_cont.154628
beq_else.154627:
    sll r5 r4 2
    lw r6 r29 32
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 44
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 12
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.154629
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 8
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154631
    fneg f4 f4
    j float_ble_cont.154632
float_ble_else.154631:
float_ble_cont.154632:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.154633
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154635
    fneg f4 f4
    j float_ble_cont.154636
float_ble_else.154635:
float_ble_cont.154636:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154637
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.154639
    or r8 r0 r0
    j float_eq0_cont.154640
float_eq0.154639:
    addi r8 r0 1
float_eq0_cont.154640:
    j float_ble_cont.154638
float_ble_else.154637:
    or r8 r0 r0
float_ble_cont.154638:
    j float_ble_cont.154634
float_ble_else.154633:
    or r8 r0 r0
float_ble_cont.154634:
    bne r8 r0 beq_else.154641
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154643
    fneg f4 f4
    j float_ble_cont.154644
float_ble_else.154643:
float_ble_cont.154644:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.154645
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154647
    fneg f4 f4
    j float_ble_cont.154648
float_ble_else.154647:
float_ble_cont.154648:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154649
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.154651
    or r8 r0 r0
    j float_eq0_cont.154652
float_eq0.154651:
    addi r8 r0 1
float_eq0_cont.154652:
    j float_ble_cont.154650
float_ble_else.154649:
    or r8 r0 r0
float_ble_cont.154650:
    j float_ble_cont.154646
float_ble_else.154645:
    or r8 r0 r0
float_ble_cont.154646:
    bne r8 r0 beq_else.154653
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154655
    fneg f0 f0
    j float_ble_cont.154656
float_ble_else.154655:
float_ble_cont.154656:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.154657
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154659
    fneg f0 f0
    j float_ble_cont.154660
float_ble_else.154659:
float_ble_cont.154660:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.154661
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.154663
    or r4 r0 r0
    j float_eq0_cont.154664
float_eq0.154663:
    addi r4 r0 1
float_eq0_cont.154664:
    j float_ble_cont.154662
float_ble_else.154661:
    or r4 r0 r0
float_ble_cont.154662:
    j float_ble_cont.154658
float_ble_else.154657:
    or r4 r0 r0
float_ble_cont.154658:
    bne r4 r0 beq_else.154665
    or r4 r0 r0
    j beq_cont.154666
beq_else.154665:
    lw r4 r29 40
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.154666:
    j beq_cont.154654
beq_else.154653:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.154654:
    j beq_cont.154642
beq_else.154641:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.154642:
    j beq_cont.154630
beq_else.154629:
    addi r28 r0 2
    bne r7 r28 beq_else.154667
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154669
    addi r5 r0 1
    j float_ble_cont.154670
float_ble_else.154669:
    or r5 r0 r0
float_ble_cont.154670:
    bne r5 r0 beq_else.154671
    or r4 r0 r0
    j beq_cont.154672
beq_else.154671:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.154672:
    j beq_cont.154668
beq_else.154667:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.154673
    or r4 r0 r0
    j float_eq0_cont.154674
float_eq0.154673:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r5 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r5 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r5 12
    bne r7 r0 beq_else.154675
    fmv f0 f5
    j beq_cont.154676
beq_else.154675:
    fmul f6 f1 f2
    lw r7 r5 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r5 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r5 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154676:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.154677
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154678
beq_else.154677:
beq_cont.154678:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154679
    addi r7 r0 1
    j float_ble_cont.154680
float_ble_else.154679:
    or r7 r0 r0
float_ble_cont.154680:
    bne r7 r0 beq_else.154681
    or r4 r0 r0
    j beq_cont.154682
beq_else.154681:
    lw r5 r5 24
    bne r5 r0 beq_else.154683
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154685
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154686
float_ble_else.154685:
    flui f0 0
    # 0.000000
float_ble_cont.154686:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    j beq_cont.154684
beq_else.154683:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154687
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154688
float_ble_else.154687:
    flui f0 0
    # 0.000000
float_ble_cont.154688:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
beq_cont.154684:
    addi r4 r0 1
beq_cont.154682:
float_eq0_cont.154674:
beq_cont.154668:
beq_cont.154630:
    bne r4 r0 beq_else.154689
    or r1 r0 r0
    j beq_cont.154690
beq_else.154689:
    lw r4 r29 40
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154691
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.154693
    or r1 r0 r0
    j beq_cont.154694
beq_else.154693:
    sll r5 r5 2
    lw r7 r29 36
    add r27 r7 r5
    lw r5 r27 0
    lw r25 r29 28
    mv r2 r5
    mv r1 r0
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    bne r1 r0 beq_else.154695
    addi r1 r0 2
    lw r2 r29 192
    lw r25 r29 16
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.154696
beq_else.154695:
    addi r1 r0 1
beq_cont.154696:
beq_cont.154694:
    bne r1 r0 beq_else.154697
    or r1 r0 r0
    j beq_cont.154698
beq_else.154697:
    addi r1 r0 1
beq_cont.154698:
    j float_ble_cont.154692
float_ble_else.154691:
    or r1 r0 r0
float_ble_cont.154692:
beq_cont.154690:
beq_cont.154628:
    bne r1 r0 beq_else.154699
    lw r1 r29 196
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154700
    or r1 r0 r0
    jr r31
beq_else.154700:
    sw r2 r29 200
    sw r1 r29 204
    addi r28 r0 99
    bne r4 r28 beq_else.154701
    addi r1 r0 1
    j beq_cont.154702
beq_else.154701:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.154703
    or r1 r0 r0
    j beq_cont.154704
beq_else.154703:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154705
    addi r1 r0 1
    lw r2 r29 200
    lw r25 r29 16
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.154707
    or r1 r0 r0
    j beq_cont.154708
beq_else.154707:
    addi r1 r0 1
beq_cont.154708:
    j float_ble_cont.154706
float_ble_else.154705:
    or r1 r0 r0
float_ble_cont.154706:
beq_cont.154704:
beq_cont.154702:
    bne r1 r0 beq_else.154709
    lw r1 r29 204
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154709:
    addi r1 r0 1
    lw r2 r29 200
    lw r25 r29 16
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.154710
    lw r1 r29 204
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154710:
    addi r1 r0 1
    jr r31
beq_else.154699:
    lw r1 r29 192
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154711
    or r1 r0 r0
    j beq_cont.154712
beq_else.154711:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.154713
    addi r1 r0 2
    lw r2 r29 192
    lw r25 r29 16
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.154714
beq_else.154713:
    addi r1 r0 1
beq_cont.154714:
beq_cont.154712:
    bne r1 r0 beq_else.154715
    lw r1 r29 196
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154716
    or r1 r0 r0
    jr r31
beq_else.154716:
    sw r2 r29 208
    sw r1 r29 212
    addi r28 r0 99
    bne r4 r28 beq_else.154717
    addi r1 r0 1
    j beq_cont.154718
beq_else.154717:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.154719
    or r1 r0 r0
    j beq_cont.154720
beq_else.154719:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154721
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 16
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.154723
    or r1 r0 r0
    j beq_cont.154724
beq_else.154723:
    addi r1 r0 1
beq_cont.154724:
    j float_ble_cont.154722
float_ble_else.154721:
    or r1 r0 r0
float_ble_cont.154722:
beq_cont.154720:
beq_cont.154718:
    bne r1 r0 beq_else.154725
    lw r1 r29 212
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154725:
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 16
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.154726
    lw r1 r29 212
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154726:
    addi r1 r0 1
    jr r31
beq_else.154715:
    addi r1 r0 1
    jr r31
beq_else.154625:
    lw r1 r29 176
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154727
    or r1 r0 r0
    j beq_cont.154728
beq_else.154727:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154729
    or r1 r0 r0
    j beq_cont.154730
beq_else.154729:
    lw r4 r2 0
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 216
    sw r4 r29 220
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.154731
    or r1 r0 r0
    j beq_cont.154732
beq_else.154731:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154733
    addi r1 r0 1
    j float_ble_cont.154734
float_ble_else.154733:
    or r1 r0 r0
float_ble_cont.154734:
beq_cont.154732:
    bne r1 r0 beq_else.154735
    lw r1 r29 220
    sll r1 r1 2
    lw r3 r29 32
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.154737
    or r1 r0 r0
    j beq_cont.154738
beq_else.154737:
    addi r1 r0 1
    lw r4 r29 216
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.154738:
    j beq_cont.154736
beq_else.154735:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 44
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r1 r29 216
    lw r25 r29 20
    mv r2 r1
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.154739
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 28
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.154740
beq_else.154739:
    addi r1 r0 1
beq_cont.154740:
beq_cont.154736:
beq_cont.154730:
    bne r1 r0 beq_else.154741
    lw r1 r29 176
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.154743
    or r1 r0 r0
    j beq_cont.154744
beq_else.154743:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.154745
    addi r1 r0 3
    lw r2 r29 176
    lw r25 r29 16
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.154746
beq_else.154745:
    addi r1 r0 1
beq_cont.154746:
beq_cont.154744:
    j beq_cont.154742
beq_else.154741:
    addi r1 r0 1
beq_cont.154742:
beq_cont.154728:
    bne r1 r0 beq_else.154747
    lw r1 r29 180
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154748
    or r1 r0 r0
    jr r31
beq_else.154748:
    sw r2 r29 224
    sw r1 r29 228
    addi r28 r0 99
    bne r4 r28 beq_else.154749
    addi r1 r0 1
    j beq_cont.154750
beq_else.154749:
    sll r5 r4 2
    lw r6 r29 32
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 44
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 12
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.154751
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 8
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154753
    fneg f4 f4
    j float_ble_cont.154754
float_ble_else.154753:
float_ble_cont.154754:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.154755
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154757
    fneg f4 f4
    j float_ble_cont.154758
float_ble_else.154757:
float_ble_cont.154758:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154759
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.154761
    or r8 r0 r0
    j float_eq0_cont.154762
float_eq0.154761:
    addi r8 r0 1
float_eq0_cont.154762:
    j float_ble_cont.154760
float_ble_else.154759:
    or r8 r0 r0
float_ble_cont.154760:
    j float_ble_cont.154756
float_ble_else.154755:
    or r8 r0 r0
float_ble_cont.154756:
    bne r8 r0 beq_else.154763
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154765
    fneg f4 f4
    j float_ble_cont.154766
float_ble_else.154765:
float_ble_cont.154766:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.154767
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154769
    fneg f4 f4
    j float_ble_cont.154770
float_ble_else.154769:
float_ble_cont.154770:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.154771
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.154773
    or r8 r0 r0
    j float_eq0_cont.154774
float_eq0.154773:
    addi r8 r0 1
float_eq0_cont.154774:
    j float_ble_cont.154772
float_ble_else.154771:
    or r8 r0 r0
float_ble_cont.154772:
    j float_ble_cont.154768
float_ble_else.154767:
    or r8 r0 r0
float_ble_cont.154768:
    bne r8 r0 beq_else.154775
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154777
    fneg f0 f0
    j float_ble_cont.154778
float_ble_else.154777:
float_ble_cont.154778:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.154779
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154781
    fneg f0 f0
    j float_ble_cont.154782
float_ble_else.154781:
float_ble_cont.154782:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.154783
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.154785
    or r4 r0 r0
    j float_eq0_cont.154786
float_eq0.154785:
    addi r4 r0 1
float_eq0_cont.154786:
    j float_ble_cont.154784
float_ble_else.154783:
    or r4 r0 r0
float_ble_cont.154784:
    j float_ble_cont.154780
float_ble_else.154779:
    or r4 r0 r0
float_ble_cont.154780:
    bne r4 r0 beq_else.154787
    or r4 r0 r0
    j beq_cont.154788
beq_else.154787:
    lw r4 r29 40
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.154788:
    j beq_cont.154776
beq_else.154775:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.154776:
    j beq_cont.154764
beq_else.154763:
    lw r4 r29 40
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.154764:
    j beq_cont.154752
beq_else.154751:
    addi r28 r0 2
    bne r7 r28 beq_else.154789
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154791
    addi r5 r0 1
    j float_ble_cont.154792
float_ble_else.154791:
    or r5 r0 r0
float_ble_cont.154792:
    bne r5 r0 beq_else.154793
    or r4 r0 r0
    j beq_cont.154794
beq_else.154793:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.154794:
    j beq_cont.154790
beq_else.154789:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.154795
    or r4 r0 r0
    j float_eq0_cont.154796
float_eq0.154795:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r5 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r5 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r5 12
    bne r7 r0 beq_else.154797
    fmv f0 f5
    j beq_cont.154798
beq_else.154797:
    fmul f6 f1 f2
    lw r7 r5 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r5 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r5 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154798:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.154799
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154800
beq_else.154799:
beq_cont.154800:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154801
    addi r7 r0 1
    j float_ble_cont.154802
float_ble_else.154801:
    or r7 r0 r0
float_ble_cont.154802:
    bne r7 r0 beq_else.154803
    or r4 r0 r0
    j beq_cont.154804
beq_else.154803:
    lw r5 r5 24
    bne r5 r0 beq_else.154805
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154807
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154808
float_ble_else.154807:
    flui f0 0
    # 0.000000
float_ble_cont.154808:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
    j beq_cont.154806
beq_else.154805:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154809
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154810
float_ble_else.154809:
    flui f0 0
    # 0.000000
float_ble_cont.154810:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 40
    swcZ f0 r4 0
beq_cont.154806:
    addi r4 r0 1
beq_cont.154804:
float_eq0_cont.154796:
beq_cont.154790:
beq_cont.154752:
    bne r4 r0 beq_else.154811
    or r1 r0 r0
    j beq_cont.154812
beq_else.154811:
    lw r4 r29 40
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154813
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.154815
    or r1 r0 r0
    j beq_cont.154816
beq_else.154815:
    sll r5 r5 2
    lw r7 r29 36
    add r27 r7 r5
    lw r5 r27 0
    lw r25 r29 28
    mv r2 r5
    mv r1 r0
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.154817
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 16
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.154818
beq_else.154817:
    addi r1 r0 1
beq_cont.154818:
beq_cont.154816:
    bne r1 r0 beq_else.154819
    or r1 r0 r0
    j beq_cont.154820
beq_else.154819:
    addi r1 r0 1
beq_cont.154820:
    j float_ble_cont.154814
float_ble_else.154813:
    or r1 r0 r0
float_ble_cont.154814:
beq_cont.154812:
beq_cont.154750:
    bne r1 r0 beq_else.154821
    lw r1 r29 228
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154822
    or r1 r0 r0
    jr r31
beq_else.154822:
    sw r2 r29 232
    sw r1 r29 236
    addi r28 r0 99
    bne r4 r28 beq_else.154823
    addi r1 r0 1
    j beq_cont.154824
beq_else.154823:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.154825
    or r1 r0 r0
    j beq_cont.154826
beq_else.154825:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154827
    addi r1 r0 1
    lw r2 r29 232
    lw r25 r29 16
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.154829
    or r1 r0 r0
    j beq_cont.154830
beq_else.154829:
    addi r1 r0 1
beq_cont.154830:
    j float_ble_cont.154828
float_ble_else.154827:
    or r1 r0 r0
float_ble_cont.154828:
beq_cont.154826:
beq_cont.154824:
    bne r1 r0 beq_else.154831
    lw r1 r29 236
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154831:
    addi r1 r0 1
    lw r2 r29 232
    lw r25 r29 16
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.154832
    lw r1 r29 236
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154832:
    addi r1 r0 1
    jr r31
beq_else.154821:
    lw r1 r29 224
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.154833
    or r1 r0 r0
    j beq_cont.154834
beq_else.154833:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.154835
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 16
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.154836
beq_else.154835:
    addi r1 r0 1
beq_cont.154836:
beq_cont.154834:
    bne r1 r0 beq_else.154837
    lw r1 r29 228
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.154838
    or r1 r0 r0
    jr r31
beq_else.154838:
    sw r2 r29 240
    sw r1 r29 244
    addi r28 r0 99
    bne r4 r28 beq_else.154839
    addi r1 r0 1
    j beq_cont.154840
beq_else.154839:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.154841
    or r1 r0 r0
    j beq_cont.154842
beq_else.154841:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.154843
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 16
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.154845
    or r1 r0 r0
    j beq_cont.154846
beq_else.154845:
    addi r1 r0 1
beq_cont.154846:
    j float_ble_cont.154844
float_ble_else.154843:
    or r1 r0 r0
float_ble_cont.154844:
beq_cont.154842:
beq_cont.154840:
    bne r1 r0 beq_else.154847
    lw r1 r29 244
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154847:
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 16
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.154848
    lw r1 r29 244
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154848:
    addi r1 r0 1
    jr r31
beq_else.154837:
    addi r1 r0 1
    jr r31
beq_else.154747:
    addi r1 r0 1
    jr r31
beq_else.154595:
    addi r1 r0 1
    jr r31
solve_each_element.2893:
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.154849
    jr r31
beq_else.154849:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.154851
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.154853
    or r14 r0 r0
    j float_eq0_cont.154854
float_eq0.154853:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154855
    addi r16 r0 1
    j float_ble_cont.154856
float_ble_else.154855:
    or r16 r0 r0
float_ble_cont.154856:
    bne r15 r0 beq_else.154857
    or r15 r16 r0
    j beq_cont.154858
beq_else.154857:
    bne r16 r0 beq_else.154859
    addi r15 r0 1
    j beq_cont.154860
beq_else.154859:
    or r15 r0 r0
beq_cont.154860:
beq_cont.154858:
    lwcZ f3 r14 0
    bne r15 r0 beq_else.154861
    fneg f3 f3
    j beq_cont.154862
beq_else.154861:
beq_cont.154862:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154863
    fneg f4 f4
    j float_ble_cont.154864
float_ble_else.154863:
float_ble_cont.154864:
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.154865
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154867
    fneg f4 f4
    j float_ble_cont.154868
float_ble_else.154867:
float_ble_cont.154868:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.154869
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.154870
float_ble_else.154869:
    or r14 r0 r0
float_ble_cont.154870:
    j float_ble_cont.154866
float_ble_else.154865:
    or r14 r0 r0
float_ble_cont.154866:
float_eq0_cont.154854:
    bne r14 r0 beq_else.154871
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.154873
    or r14 r0 r0
    j float_eq0_cont.154874
float_eq0.154873:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154875
    addi r16 r0 1
    j float_ble_cont.154876
float_ble_else.154875:
    or r16 r0 r0
float_ble_cont.154876:
    bne r15 r0 beq_else.154877
    or r15 r16 r0
    j beq_cont.154878
beq_else.154877:
    bne r16 r0 beq_else.154879
    addi r15 r0 1
    j beq_cont.154880
beq_else.154879:
    or r15 r0 r0
beq_cont.154880:
beq_cont.154878:
    lwcZ f3 r14 4
    bne r15 r0 beq_else.154881
    fneg f3 f3
    j beq_cont.154882
beq_else.154881:
beq_cont.154882:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154883
    fneg f4 f4
    j float_ble_cont.154884
float_ble_else.154883:
float_ble_cont.154884:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.154885
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154887
    fneg f4 f4
    j float_ble_cont.154888
float_ble_else.154887:
float_ble_cont.154888:
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.154889
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.154890
float_ble_else.154889:
    or r14 r0 r0
float_ble_cont.154890:
    j float_ble_cont.154886
float_ble_else.154885:
    or r14 r0 r0
float_ble_cont.154886:
float_eq0_cont.154874:
    bne r14 r0 beq_else.154891
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.154893
    or r13 r0 r0
    j float_eq0_cont.154894
float_eq0.154893:
    lw r14 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154895
    addi r15 r0 1
    j float_ble_cont.154896
float_ble_else.154895:
    or r15 r0 r0
float_ble_cont.154896:
    bne r13 r0 beq_else.154897
    or r13 r15 r0
    j beq_cont.154898
beq_else.154897:
    bne r15 r0 beq_else.154899
    addi r13 r0 1
    j beq_cont.154900
beq_else.154899:
    or r13 r0 r0
beq_cont.154900:
beq_cont.154898:
    lwcZ f3 r14 8
    bne r13 r0 beq_else.154901
    fneg f3 f3
    j beq_cont.154902
beq_else.154901:
beq_cont.154902:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154903
    fneg f0 f0
    j float_ble_cont.154904
float_ble_else.154903:
float_ble_cont.154904:
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.154905
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154907
    fneg f0 f0
    j float_ble_cont.154908
float_ble_else.154907:
float_ble_cont.154908:
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.154909
    swcZ f2 r6 0
    addi r13 r0 1
    j float_ble_cont.154910
float_ble_else.154909:
    or r13 r0 r0
float_ble_cont.154910:
    j float_ble_cont.154906
float_ble_else.154905:
    or r13 r0 r0
float_ble_cont.154906:
float_eq0_cont.154894:
    bne r13 r0 beq_else.154911
    or r13 r0 r0
    j beq_cont.154912
beq_else.154911:
    addi r13 r0 3
beq_cont.154912:
    j beq_cont.154892
beq_else.154891:
    addi r13 r0 2
beq_cont.154892:
    j beq_cont.154872
beq_else.154871:
    addi r13 r0 1
beq_cont.154872:
    j beq_cont.154852
beq_else.154851:
    addi r28 r0 2
    bne r14 r28 beq_else.154913
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.154915
    addi r14 r0 1
    j float_ble_cont.154916
float_ble_else.154915:
    or r14 r0 r0
float_ble_cont.154916:
    bne r14 r0 beq_else.154917
    or r13 r0 r0
    j beq_cont.154918
beq_else.154917:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.154918:
    j beq_cont.154914
beq_else.154913:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    bne r14 r0 beq_else.154919
    fmv f3 f6
    j beq_cont.154920
beq_else.154919:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.154920:
    fcz f3
    bc1f float_eq0.154921
    or r13 r0 r0
    j float_eq0_cont.154922
float_eq0.154921:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    bne r14 r0 beq_else.154923
    fmv f4 f7
    j beq_cont.154924
beq_else.154923:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.154924:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    bne r14 r0 beq_else.154925
    fmv f0 f5
    j beq_cont.154926
beq_else.154925:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.154926:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.154927
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.154928
beq_else.154927:
beq_cont.154928:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154929
    addi r14 r0 1
    j float_ble_cont.154930
float_ble_else.154929:
    or r14 r0 r0
float_ble_cont.154930:
    bne r14 r0 beq_else.154931
    or r13 r0 r0
    j beq_cont.154932
beq_else.154931:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.154933
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.154934
float_ble_else.154933:
    flui f0 0
    # 0.000000
float_ble_cont.154934:
    lw r13 r13 24
    bne r13 r0 beq_else.154935
    fneg f0 f0
    j beq_cont.154936
beq_else.154935:
beq_cont.154936:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.154932:
float_eq0_cont.154922:
beq_cont.154914:
beq_cont.154852:
    bne r13 r0 beq_else.154937
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r12 r12 24
    bne r12 r0 beq_else.154938
    jr r31
beq_else.154938:
    addi r1 r1 1
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.154940
    jr r31
beq_else.154940:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.154942
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.154944
    or r14 r0 r0
    j float_eq0_cont.154945
float_eq0.154944:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154946
    addi r16 r0 1
    j float_ble_cont.154947
float_ble_else.154946:
    or r16 r0 r0
float_ble_cont.154947:
    bne r15 r0 beq_else.154948
    or r15 r16 r0
    j beq_cont.154949
beq_else.154948:
    bne r16 r0 beq_else.154950
    addi r15 r0 1
    j beq_cont.154951
beq_else.154950:
    or r15 r0 r0
beq_cont.154951:
beq_cont.154949:
    lwcZ f3 r14 0
    bne r15 r0 beq_else.154952
    fneg f3 f3
    j beq_cont.154953
beq_else.154952:
beq_cont.154953:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154954
    fneg f4 f4
    j float_ble_cont.154955
float_ble_else.154954:
float_ble_cont.154955:
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.154956
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154958
    fneg f4 f4
    j float_ble_cont.154959
float_ble_else.154958:
float_ble_cont.154959:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.154960
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.154961
float_ble_else.154960:
    or r14 r0 r0
float_ble_cont.154961:
    j float_ble_cont.154957
float_ble_else.154956:
    or r14 r0 r0
float_ble_cont.154957:
float_eq0_cont.154945:
    bne r14 r0 beq_else.154962
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.154964
    or r14 r0 r0
    j float_eq0_cont.154965
float_eq0.154964:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154966
    addi r16 r0 1
    j float_ble_cont.154967
float_ble_else.154966:
    or r16 r0 r0
float_ble_cont.154967:
    bne r15 r0 beq_else.154968
    or r15 r16 r0
    j beq_cont.154969
beq_else.154968:
    bne r16 r0 beq_else.154970
    addi r15 r0 1
    j beq_cont.154971
beq_else.154970:
    or r15 r0 r0
beq_cont.154971:
beq_cont.154969:
    lwcZ f3 r14 4
    bne r15 r0 beq_else.154972
    fneg f3 f3
    j beq_cont.154973
beq_else.154972:
beq_cont.154973:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154974
    fneg f4 f4
    j float_ble_cont.154975
float_ble_else.154974:
float_ble_cont.154975:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.154976
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.154978
    fneg f4 f4
    j float_ble_cont.154979
float_ble_else.154978:
float_ble_cont.154979:
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.154980
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.154981
float_ble_else.154980:
    or r14 r0 r0
float_ble_cont.154981:
    j float_ble_cont.154977
float_ble_else.154976:
    or r14 r0 r0
float_ble_cont.154977:
float_eq0_cont.154965:
    bne r14 r0 beq_else.154982
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.154984
    or r13 r0 r0
    j float_eq0_cont.154985
float_eq0.154984:
    lw r14 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.154986
    addi r15 r0 1
    j float_ble_cont.154987
float_ble_else.154986:
    or r15 r0 r0
float_ble_cont.154987:
    bne r13 r0 beq_else.154988
    or r13 r15 r0
    j beq_cont.154989
beq_else.154988:
    bne r15 r0 beq_else.154990
    addi r13 r0 1
    j beq_cont.154991
beq_else.154990:
    or r13 r0 r0
beq_cont.154991:
beq_cont.154989:
    lwcZ f3 r14 8
    bne r13 r0 beq_else.154992
    fneg f3 f3
    j beq_cont.154993
beq_else.154992:
beq_cont.154993:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.154994
    fneg f0 f0
    j float_ble_cont.154995
float_ble_else.154994:
float_ble_cont.154995:
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.154996
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.154998
    fneg f0 f0
    j float_ble_cont.154999
float_ble_else.154998:
float_ble_cont.154999:
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.155000
    swcZ f2 r6 0
    addi r13 r0 1
    j float_ble_cont.155001
float_ble_else.155000:
    or r13 r0 r0
float_ble_cont.155001:
    j float_ble_cont.154997
float_ble_else.154996:
    or r13 r0 r0
float_ble_cont.154997:
float_eq0_cont.154985:
    bne r13 r0 beq_else.155002
    or r13 r0 r0
    j beq_cont.155003
beq_else.155002:
    addi r13 r0 3
beq_cont.155003:
    j beq_cont.154983
beq_else.154982:
    addi r13 r0 2
beq_cont.154983:
    j beq_cont.154963
beq_else.154962:
    addi r13 r0 1
beq_cont.154963:
    j beq_cont.154943
beq_else.154942:
    addi r28 r0 2
    bne r14 r28 beq_else.155004
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155006
    addi r14 r0 1
    j float_ble_cont.155007
float_ble_else.155006:
    or r14 r0 r0
float_ble_cont.155007:
    bne r14 r0 beq_else.155008
    or r13 r0 r0
    j beq_cont.155009
beq_else.155008:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.155009:
    j beq_cont.155005
beq_else.155004:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    bne r14 r0 beq_else.155010
    fmv f3 f6
    j beq_cont.155011
beq_else.155010:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.155011:
    fcz f3
    bc1f float_eq0.155012
    or r13 r0 r0
    j float_eq0_cont.155013
float_eq0.155012:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    bne r14 r0 beq_else.155014
    fmv f4 f7
    j beq_cont.155015
beq_else.155014:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.155015:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    bne r14 r0 beq_else.155016
    fmv f0 f5
    j beq_cont.155017
beq_else.155016:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.155017:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.155018
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.155019
beq_else.155018:
beq_cont.155019:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155020
    addi r14 r0 1
    j float_ble_cont.155021
float_ble_else.155020:
    or r14 r0 r0
float_ble_cont.155021:
    bne r14 r0 beq_else.155022
    or r13 r0 r0
    j beq_cont.155023
beq_else.155022:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155024
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.155025
float_ble_else.155024:
    flui f0 0
    # 0.000000
float_ble_cont.155025:
    lw r13 r13 24
    bne r13 r0 beq_else.155026
    fneg f0 f0
    j beq_cont.155027
beq_else.155026:
beq_cont.155027:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.155023:
float_eq0_cont.155013:
beq_cont.155005:
beq_cont.154943:
    bne r13 r0 beq_else.155028
    sll r4 r12 2
    add r27 r7 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.155029
    jr r31
beq_else.155029:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.155028:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r3 r29 0
    sw r2 r29 4
    sw r25 r29 8
    sw r1 r29 12
    fclt f1 f0
    bc1f float_ble_else.155031
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.155033
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r5 r2 0
    sw r8 r29 16
    sw r13 r29 20
    sw r10 r29 24
    sw r12 r29 28
    swcZ f3 r29 32
    swcZ f2 r29 36
    sw r9 r29 40
    swcZ f1 r29 44
    sw r4 r29 48
    swcZ f0 r29 52
    addi r28 r0 -1
    bne r5 r28 beq_else.155035
    addi r1 r0 1
    j beq_cont.155036
beq_else.155035:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.155037
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155039
    fneg f4 f4
    j float_ble_cont.155040
float_ble_else.155039:
float_ble_cont.155040:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.155041
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155043
    fneg f4 f5
    j float_ble_cont.155044
float_ble_else.155043:
    fmv f4 f5
float_ble_cont.155044:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.155045
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155047
    fneg f4 f6
    j float_ble_cont.155048
float_ble_else.155047:
    fmv f4 f6
float_ble_cont.155048:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.155049
    addi r6 r0 1
    j float_ble_cont.155050
float_ble_else.155049:
    or r6 r0 r0
float_ble_cont.155050:
    j float_ble_cont.155046
float_ble_else.155045:
    or r6 r0 r0
float_ble_cont.155046:
    j float_ble_cont.155042
float_ble_else.155041:
    or r6 r0 r0
float_ble_cont.155042:
    bne r6 r0 beq_else.155051
    lw r5 r5 24
    bne r5 r0 beq_else.155053
    addi r5 r0 1
    j beq_cont.155054
beq_else.155053:
    or r5 r0 r0
beq_cont.155054:
    j beq_cont.155052
beq_else.155051:
    lw r5 r5 24
beq_cont.155052:
    j beq_cont.155038
beq_else.155037:
    addi r28 r0 2
    bne r6 r28 beq_else.155055
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155057
    addi r6 r0 1
    j float_ble_cont.155058
float_ble_else.155057:
    or r6 r0 r0
float_ble_cont.155058:
    bne r5 r0 beq_else.155059
    or r5 r6 r0
    j beq_cont.155060
beq_else.155059:
    bne r6 r0 beq_else.155061
    addi r5 r0 1
    j beq_cont.155062
beq_else.155061:
    or r5 r0 r0
beq_cont.155062:
beq_cont.155060:
    bne r5 r0 beq_else.155063
    addi r5 r0 1
    j beq_cont.155064
beq_else.155063:
    or r5 r0 r0
beq_cont.155064:
    j beq_cont.155056
beq_else.155055:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.155065
    fmv f4 f7
    j beq_cont.155066
beq_else.155065:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155066:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.155067
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155068
beq_else.155067:
beq_cont.155068:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155069
    addi r6 r0 1
    j float_ble_cont.155070
float_ble_else.155069:
    or r6 r0 r0
float_ble_cont.155070:
    bne r5 r0 beq_else.155071
    or r5 r6 r0
    j beq_cont.155072
beq_else.155071:
    bne r6 r0 beq_else.155073
    addi r5 r0 1
    j beq_cont.155074
beq_else.155073:
    or r5 r0 r0
beq_cont.155074:
beq_cont.155072:
    bne r5 r0 beq_else.155075
    addi r5 r0 1
    j beq_cont.155076
beq_else.155075:
    or r5 r0 r0
beq_cont.155076:
beq_cont.155056:
beq_cont.155038:
    bne r5 r0 beq_else.155077
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.155079
    addi r1 r0 1
    j beq_cont.155080
beq_else.155079:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.155081
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155083
    fneg f4 f4
    j float_ble_cont.155084
float_ble_else.155083:
float_ble_cont.155084:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.155085
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155087
    fneg f4 f5
    j float_ble_cont.155088
float_ble_else.155087:
    fmv f4 f5
float_ble_cont.155088:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.155089
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155091
    fneg f4 f6
    j float_ble_cont.155092
float_ble_else.155091:
    fmv f4 f6
float_ble_cont.155092:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.155093
    addi r6 r0 1
    j float_ble_cont.155094
float_ble_else.155093:
    or r6 r0 r0
float_ble_cont.155094:
    j float_ble_cont.155090
float_ble_else.155089:
    or r6 r0 r0
float_ble_cont.155090:
    j float_ble_cont.155086
float_ble_else.155085:
    or r6 r0 r0
float_ble_cont.155086:
    bne r6 r0 beq_else.155095
    lw r5 r5 24
    bne r5 r0 beq_else.155097
    addi r5 r0 1
    j beq_cont.155098
beq_else.155097:
    or r5 r0 r0
beq_cont.155098:
    j beq_cont.155096
beq_else.155095:
    lw r5 r5 24
beq_cont.155096:
    j beq_cont.155082
beq_else.155081:
    addi r28 r0 2
    bne r6 r28 beq_else.155099
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155101
    addi r6 r0 1
    j float_ble_cont.155102
float_ble_else.155101:
    or r6 r0 r0
float_ble_cont.155102:
    bne r5 r0 beq_else.155103
    or r5 r6 r0
    j beq_cont.155104
beq_else.155103:
    bne r6 r0 beq_else.155105
    addi r5 r0 1
    j beq_cont.155106
beq_else.155105:
    or r5 r0 r0
beq_cont.155106:
beq_cont.155104:
    bne r5 r0 beq_else.155107
    addi r5 r0 1
    j beq_cont.155108
beq_else.155107:
    or r5 r0 r0
beq_cont.155108:
    j beq_cont.155100
beq_else.155099:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.155109
    fmv f4 f7
    j beq_cont.155110
beq_else.155109:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155110:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.155111
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155112
beq_else.155111:
beq_cont.155112:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155113
    addi r6 r0 1
    j float_ble_cont.155114
float_ble_else.155113:
    or r6 r0 r0
float_ble_cont.155114:
    bne r5 r0 beq_else.155115
    or r5 r6 r0
    j beq_cont.155116
beq_else.155115:
    bne r6 r0 beq_else.155117
    addi r5 r0 1
    j beq_cont.155118
beq_else.155117:
    or r5 r0 r0
beq_cont.155118:
beq_cont.155116:
    bne r5 r0 beq_else.155119
    addi r5 r0 1
    j beq_cont.155120
beq_else.155119:
    or r5 r0 r0
beq_cont.155120:
beq_cont.155100:
beq_cont.155082:
    bne r5 r0 beq_else.155121
    addi r5 r0 2
    mv r1 r5
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.155122
beq_else.155121:
    or r1 r0 r0
beq_cont.155122:
beq_cont.155080:
    j beq_cont.155078
beq_else.155077:
    or r1 r0 r0
beq_cont.155078:
beq_cont.155036:
    bne r1 r0 beq_else.155123
    j beq_cont.155124
beq_else.155123:
    lw r1 r29 48
    lwcZ f0 r29 52
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 44
    swcZ f0 r1 0
    lwcZ f0 r29 36
    swcZ f0 r1 4
    lwcZ f0 r29 32
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 28
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 20
    sw r2 r1 0
beq_cont.155124:
    j float_ble_cont.155034
float_ble_else.155033:
float_ble_cont.155034:
    j float_ble_cont.155032
float_ble_else.155031:
float_ble_cont.155032:
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.154937:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r8 r29 16
    sw r10 r29 24
    sw r9 r29 40
    sw r11 r29 56
    sw r4 r29 48
    sw r25 r29 8
    sw r6 r29 60
    sw r3 r29 0
    sw r5 r29 64
    sw r7 r29 68
    sw r2 r29 4
    sw r1 r29 72
    fclt f1 f0
    bc1f float_ble_else.155125
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.155127
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r14 r2 0
    sw r13 r29 76
    sw r12 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    addi r28 r0 -1
    bne r14 r28 beq_else.155129
    addi r1 r0 1
    j beq_cont.155130
beq_else.155129:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.155131
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155133
    fneg f4 f4
    j float_ble_cont.155134
float_ble_else.155133:
float_ble_cont.155134:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.155135
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155137
    fneg f4 f5
    j float_ble_cont.155138
float_ble_else.155137:
    fmv f4 f5
float_ble_cont.155138:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.155139
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155141
    fneg f4 f6
    j float_ble_cont.155142
float_ble_else.155141:
    fmv f4 f6
float_ble_cont.155142:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.155143
    addi r15 r0 1
    j float_ble_cont.155144
float_ble_else.155143:
    or r15 r0 r0
float_ble_cont.155144:
    j float_ble_cont.155140
float_ble_else.155139:
    or r15 r0 r0
float_ble_cont.155140:
    j float_ble_cont.155136
float_ble_else.155135:
    or r15 r0 r0
float_ble_cont.155136:
    bne r15 r0 beq_else.155145
    lw r14 r14 24
    bne r14 r0 beq_else.155147
    addi r14 r0 1
    j beq_cont.155148
beq_else.155147:
    or r14 r0 r0
beq_cont.155148:
    j beq_cont.155146
beq_else.155145:
    lw r14 r14 24
beq_cont.155146:
    j beq_cont.155132
beq_else.155131:
    addi r28 r0 2
    bne r15 r28 beq_else.155149
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155151
    addi r15 r0 1
    j float_ble_cont.155152
float_ble_else.155151:
    or r15 r0 r0
float_ble_cont.155152:
    bne r14 r0 beq_else.155153
    or r14 r15 r0
    j beq_cont.155154
beq_else.155153:
    bne r15 r0 beq_else.155155
    addi r14 r0 1
    j beq_cont.155156
beq_else.155155:
    or r14 r0 r0
beq_cont.155156:
beq_cont.155154:
    bne r14 r0 beq_else.155157
    addi r14 r0 1
    j beq_cont.155158
beq_else.155157:
    or r14 r0 r0
beq_cont.155158:
    j beq_cont.155150
beq_else.155149:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.155159
    fmv f4 f7
    j beq_cont.155160
beq_else.155159:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155160:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.155161
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155162
beq_else.155161:
beq_cont.155162:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155163
    addi r15 r0 1
    j float_ble_cont.155164
float_ble_else.155163:
    or r15 r0 r0
float_ble_cont.155164:
    bne r14 r0 beq_else.155165
    or r14 r15 r0
    j beq_cont.155166
beq_else.155165:
    bne r15 r0 beq_else.155167
    addi r14 r0 1
    j beq_cont.155168
beq_else.155167:
    or r14 r0 r0
beq_cont.155168:
beq_cont.155166:
    bne r14 r0 beq_else.155169
    addi r14 r0 1
    j beq_cont.155170
beq_else.155169:
    or r14 r0 r0
beq_cont.155170:
beq_cont.155150:
beq_cont.155132:
    bne r14 r0 beq_else.155171
    lw r14 r2 4
    addi r28 r0 -1
    bne r14 r28 beq_else.155173
    addi r1 r0 1
    j beq_cont.155174
beq_else.155173:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.155175
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155177
    fneg f4 f4
    j float_ble_cont.155178
float_ble_else.155177:
float_ble_cont.155178:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.155179
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155181
    fneg f4 f5
    j float_ble_cont.155182
float_ble_else.155181:
    fmv f4 f5
float_ble_cont.155182:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.155183
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155185
    fneg f4 f6
    j float_ble_cont.155186
float_ble_else.155185:
    fmv f4 f6
float_ble_cont.155186:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.155187
    addi r15 r0 1
    j float_ble_cont.155188
float_ble_else.155187:
    or r15 r0 r0
float_ble_cont.155188:
    j float_ble_cont.155184
float_ble_else.155183:
    or r15 r0 r0
float_ble_cont.155184:
    j float_ble_cont.155180
float_ble_else.155179:
    or r15 r0 r0
float_ble_cont.155180:
    bne r15 r0 beq_else.155189
    lw r14 r14 24
    bne r14 r0 beq_else.155191
    addi r14 r0 1
    j beq_cont.155192
beq_else.155191:
    or r14 r0 r0
beq_cont.155192:
    j beq_cont.155190
beq_else.155189:
    lw r14 r14 24
beq_cont.155190:
    j beq_cont.155176
beq_else.155175:
    addi r28 r0 2
    bne r15 r28 beq_else.155193
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155195
    addi r15 r0 1
    j float_ble_cont.155196
float_ble_else.155195:
    or r15 r0 r0
float_ble_cont.155196:
    bne r14 r0 beq_else.155197
    or r14 r15 r0
    j beq_cont.155198
beq_else.155197:
    bne r15 r0 beq_else.155199
    addi r14 r0 1
    j beq_cont.155200
beq_else.155199:
    or r14 r0 r0
beq_cont.155200:
beq_cont.155198:
    bne r14 r0 beq_else.155201
    addi r14 r0 1
    j beq_cont.155202
beq_else.155201:
    or r14 r0 r0
beq_cont.155202:
    j beq_cont.155194
beq_else.155193:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.155203
    fmv f4 f7
    j beq_cont.155204
beq_else.155203:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155204:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.155205
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155206
beq_else.155205:
beq_cont.155206:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155207
    addi r15 r0 1
    j float_ble_cont.155208
float_ble_else.155207:
    or r15 r0 r0
float_ble_cont.155208:
    bne r14 r0 beq_else.155209
    or r14 r15 r0
    j beq_cont.155210
beq_else.155209:
    bne r15 r0 beq_else.155211
    addi r14 r0 1
    j beq_cont.155212
beq_else.155211:
    or r14 r0 r0
beq_cont.155212:
beq_cont.155210:
    bne r14 r0 beq_else.155213
    addi r14 r0 1
    j beq_cont.155214
beq_else.155213:
    or r14 r0 r0
beq_cont.155214:
beq_cont.155194:
beq_cont.155176:
    bne r14 r0 beq_else.155215
    lw r14 r2 8
    addi r28 r0 -1
    bne r14 r28 beq_else.155217
    addi r1 r0 1
    j beq_cont.155218
beq_else.155217:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.155219
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155221
    fneg f4 f4
    j float_ble_cont.155222
float_ble_else.155221:
float_ble_cont.155222:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.155223
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155225
    fneg f4 f5
    j float_ble_cont.155226
float_ble_else.155225:
    fmv f4 f5
float_ble_cont.155226:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.155227
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155229
    fneg f4 f6
    j float_ble_cont.155230
float_ble_else.155229:
    fmv f4 f6
float_ble_cont.155230:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.155231
    addi r15 r0 1
    j float_ble_cont.155232
float_ble_else.155231:
    or r15 r0 r0
float_ble_cont.155232:
    j float_ble_cont.155228
float_ble_else.155227:
    or r15 r0 r0
float_ble_cont.155228:
    j float_ble_cont.155224
float_ble_else.155223:
    or r15 r0 r0
float_ble_cont.155224:
    bne r15 r0 beq_else.155233
    lw r14 r14 24
    bne r14 r0 beq_else.155235
    addi r14 r0 1
    j beq_cont.155236
beq_else.155235:
    or r14 r0 r0
beq_cont.155236:
    j beq_cont.155234
beq_else.155233:
    lw r14 r14 24
beq_cont.155234:
    j beq_cont.155220
beq_else.155219:
    addi r28 r0 2
    bne r15 r28 beq_else.155237
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155239
    addi r15 r0 1
    j float_ble_cont.155240
float_ble_else.155239:
    or r15 r0 r0
float_ble_cont.155240:
    bne r14 r0 beq_else.155241
    or r14 r15 r0
    j beq_cont.155242
beq_else.155241:
    bne r15 r0 beq_else.155243
    addi r14 r0 1
    j beq_cont.155244
beq_else.155243:
    or r14 r0 r0
beq_cont.155244:
beq_cont.155242:
    bne r14 r0 beq_else.155245
    addi r14 r0 1
    j beq_cont.155246
beq_else.155245:
    or r14 r0 r0
beq_cont.155246:
    j beq_cont.155238
beq_else.155237:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.155247
    fmv f4 f7
    j beq_cont.155248
beq_else.155247:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155248:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.155249
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155250
beq_else.155249:
beq_cont.155250:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155251
    addi r15 r0 1
    j float_ble_cont.155252
float_ble_else.155251:
    or r15 r0 r0
float_ble_cont.155252:
    bne r14 r0 beq_else.155253
    or r14 r15 r0
    j beq_cont.155254
beq_else.155253:
    bne r15 r0 beq_else.155255
    addi r14 r0 1
    j beq_cont.155256
beq_else.155255:
    or r14 r0 r0
beq_cont.155256:
beq_cont.155254:
    bne r14 r0 beq_else.155257
    addi r14 r0 1
    j beq_cont.155258
beq_else.155257:
    or r14 r0 r0
beq_cont.155258:
beq_cont.155238:
beq_cont.155220:
    bne r14 r0 beq_else.155259
    addi r14 r0 3
    mv r1 r14
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.155260
beq_else.155259:
    or r1 r0 r0
beq_cont.155260:
beq_cont.155218:
    j beq_cont.155216
beq_else.155215:
    or r1 r0 r0
beq_cont.155216:
beq_cont.155174:
    j beq_cont.155172
beq_else.155171:
    or r1 r0 r0
beq_cont.155172:
beq_cont.155130:
    bne r1 r0 beq_else.155261
    j beq_cont.155262
beq_else.155261:
    lw r1 r29 48
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 40
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 24
    lw r4 r29 80
    sw r4 r3 0
    lw r4 r29 16
    lw r5 r29 76
    sw r5 r4 0
beq_cont.155262:
    j float_ble_cont.155128
float_ble_else.155127:
float_ble_cont.155128:
    j float_ble_cont.155126
float_ble_else.155125:
float_ble_cont.155126:
    lw r1 r29 72
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.155263
    jr r31
beq_else.155263:
    sll r4 r2 2
    lw r5 r29 68
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 64
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.155265
    lw r7 r29 0
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.155267
    or r8 r0 r0
    j float_eq0_cont.155268
float_eq0.155267:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155269
    addi r10 r0 1
    j float_ble_cont.155270
float_ble_else.155269:
    or r10 r0 r0
float_ble_cont.155270:
    bne r9 r0 beq_else.155271
    or r9 r10 r0
    j beq_cont.155272
beq_else.155271:
    bne r10 r0 beq_else.155273
    addi r9 r0 1
    j beq_cont.155274
beq_else.155273:
    or r9 r0 r0
beq_cont.155274:
beq_cont.155272:
    lwcZ f3 r8 0
    bne r9 r0 beq_else.155275
    fneg f3 f3
    j beq_cont.155276
beq_else.155275:
beq_cont.155276:
    fsub f3 f3 f0
    lwcZ f4 r7 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155277
    fneg f4 f4
    j float_ble_cont.155278
float_ble_else.155277:
float_ble_cont.155278:
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.155279
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155281
    fneg f4 f4
    j float_ble_cont.155282
float_ble_else.155281:
float_ble_cont.155282:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.155283
    lw r8 r29 60
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.155284
float_ble_else.155283:
    or r8 r0 r0
float_ble_cont.155284:
    j float_ble_cont.155280
float_ble_else.155279:
    or r8 r0 r0
float_ble_cont.155280:
float_eq0_cont.155268:
    bne r8 r0 beq_else.155285
    lwcZ f3 r7 4
    fcz f3
    bc1f float_eq0.155287
    or r8 r0 r0
    j float_eq0_cont.155288
float_eq0.155287:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155289
    addi r10 r0 1
    j float_ble_cont.155290
float_ble_else.155289:
    or r10 r0 r0
float_ble_cont.155290:
    bne r9 r0 beq_else.155291
    or r9 r10 r0
    j beq_cont.155292
beq_else.155291:
    bne r10 r0 beq_else.155293
    addi r9 r0 1
    j beq_cont.155294
beq_else.155293:
    or r9 r0 r0
beq_cont.155294:
beq_cont.155292:
    lwcZ f3 r8 4
    bne r9 r0 beq_else.155295
    fneg f3 f3
    j beq_cont.155296
beq_else.155295:
beq_cont.155296:
    fsub f3 f3 f1
    lwcZ f4 r7 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155297
    fneg f4 f4
    j float_ble_cont.155298
float_ble_else.155297:
float_ble_cont.155298:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.155299
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155301
    fneg f4 f4
    j float_ble_cont.155302
float_ble_else.155301:
float_ble_cont.155302:
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.155303
    lw r8 r29 60
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.155304
float_ble_else.155303:
    or r8 r0 r0
float_ble_cont.155304:
    j float_ble_cont.155300
float_ble_else.155299:
    or r8 r0 r0
float_ble_cont.155300:
float_eq0_cont.155288:
    bne r8 r0 beq_else.155305
    lwcZ f3 r7 8
    fcz f3
    bc1f float_eq0.155307
    or r4 r0 r0
    j float_eq0_cont.155308
float_eq0.155307:
    lw r8 r4 16
    lw r4 r4 24
    lwcZ f3 r7 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155309
    addi r9 r0 1
    j float_ble_cont.155310
float_ble_else.155309:
    or r9 r0 r0
float_ble_cont.155310:
    bne r4 r0 beq_else.155311
    or r4 r9 r0
    j beq_cont.155312
beq_else.155311:
    bne r9 r0 beq_else.155313
    addi r4 r0 1
    j beq_cont.155314
beq_else.155313:
    or r4 r0 r0
beq_cont.155314:
beq_cont.155312:
    lwcZ f3 r8 8
    bne r4 r0 beq_else.155315
    fneg f3 f3
    j beq_cont.155316
beq_else.155315:
beq_cont.155316:
    fsub f2 f3 f2
    lwcZ f3 r7 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.155317
    fneg f0 f0
    j float_ble_cont.155318
float_ble_else.155317:
float_ble_cont.155318:
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.155319
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.155321
    fneg f0 f0
    j float_ble_cont.155322
float_ble_else.155321:
float_ble_cont.155322:
    lwcZ f1 r8 4
    fclt f0 f1
    bc1f float_ble_else.155323
    lw r4 r29 60
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.155324
float_ble_else.155323:
    or r4 r0 r0
float_ble_cont.155324:
    j float_ble_cont.155320
float_ble_else.155319:
    or r4 r0 r0
float_ble_cont.155320:
float_eq0_cont.155308:
    bne r4 r0 beq_else.155325
    or r4 r0 r0
    j beq_cont.155326
beq_else.155325:
    addi r4 r0 3
beq_cont.155326:
    j beq_cont.155306
beq_else.155305:
    addi r4 r0 2
beq_cont.155306:
    j beq_cont.155286
beq_else.155285:
    addi r4 r0 1
beq_cont.155286:
    j beq_cont.155266
beq_else.155265:
    addi r28 r0 2
    bne r7 r28 beq_else.155327
    lw r4 r4 16
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155329
    addi r8 r0 1
    j float_ble_cont.155330
float_ble_else.155329:
    or r8 r0 r0
float_ble_cont.155330:
    bne r8 r0 beq_else.155331
    or r4 r0 r0
    j beq_cont.155332
beq_else.155331:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.155332:
    j beq_cont.155328
beq_else.155327:
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.155333
    fmv f3 f6
    j beq_cont.155334
beq_else.155333:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.155334:
    fcz f3
    bc1f float_eq0.155335
    or r4 r0 r0
    j float_eq0_cont.155336
float_eq0.155335:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    bne r8 r0 beq_else.155337
    fmv f4 f7
    j beq_cont.155338
beq_else.155337:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.155338:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.155339
    fmv f0 f5
    j beq_cont.155340
beq_else.155339:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.155340:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.155341
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.155342
beq_else.155341:
beq_cont.155342:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155343
    addi r8 r0 1
    j float_ble_cont.155344
float_ble_else.155343:
    or r8 r0 r0
float_ble_cont.155344:
    bne r8 r0 beq_else.155345
    or r4 r0 r0
    j beq_cont.155346
beq_else.155345:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155347
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.155348
float_ble_else.155347:
    flui f0 0
    # 0.000000
float_ble_cont.155348:
    lw r4 r4 24
    bne r4 r0 beq_else.155349
    fneg f0 f0
    j beq_cont.155350
beq_else.155349:
beq_cont.155350:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.155346:
float_eq0_cont.155336:
beq_cont.155328:
beq_cont.155266:
    bne r4 r0 beq_else.155351
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.155352
    jr r31
beq_else.155352:
    addi r1 r1 1
    lw r25 r29 8
    mv r2 r3
    mv r3 r7
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.155351:
    lw r8 r29 60
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    sw r1 r29 100
    fclt f1 f0
    bc1f float_ble_else.155354
    lw r8 r29 48
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.155356
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r7 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r7 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r7 8
    fmul f3 f3 f0
    lwcZ f4 r6 8
    fadd f3 f3 f4
    lw r6 r3 0
    sw r4 r29 104
    sw r2 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    addi r28 r0 -1
    bne r6 r28 beq_else.155358
    addi r1 r0 1
    j beq_cont.155359
beq_else.155358:
    sll r6 r6 2
    add r27 r5 r6
    lw r6 r27 0
    lw r9 r6 20
    lwcZ f4 r9 0
    fsub f4 f1 f4
    lw r9 r6 20
    lwcZ f5 r9 4
    fsub f5 f2 f5
    lw r9 r6 20
    lwcZ f6 r9 8
    fsub f6 f3 f6
    lw r9 r6 4
    addi r28 r0 1
    bne r9 r28 beq_else.155360
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155362
    fneg f4 f4
    j float_ble_cont.155363
float_ble_else.155362:
float_ble_cont.155363:
    lw r9 r6 16
    lwcZ f7 r9 0
    fclt f4 f7
    bc1f float_ble_else.155364
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155366
    fneg f4 f5
    j float_ble_cont.155367
float_ble_else.155366:
    fmv f4 f5
float_ble_cont.155367:
    lw r9 r6 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.155368
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155370
    fneg f4 f6
    j float_ble_cont.155371
float_ble_else.155370:
    fmv f4 f6
float_ble_cont.155371:
    lw r9 r6 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.155372
    addi r9 r0 1
    j float_ble_cont.155373
float_ble_else.155372:
    or r9 r0 r0
float_ble_cont.155373:
    j float_ble_cont.155369
float_ble_else.155368:
    or r9 r0 r0
float_ble_cont.155369:
    j float_ble_cont.155365
float_ble_else.155364:
    or r9 r0 r0
float_ble_cont.155365:
    bne r9 r0 beq_else.155374
    lw r6 r6 24
    bne r6 r0 beq_else.155376
    addi r6 r0 1
    j beq_cont.155377
beq_else.155376:
    or r6 r0 r0
beq_cont.155377:
    j beq_cont.155375
beq_else.155374:
    lw r6 r6 24
beq_cont.155375:
    j beq_cont.155361
beq_else.155360:
    addi r28 r0 2
    bne r9 r28 beq_else.155378
    lw r9 r6 16
    lwcZ f7 r9 0
    fmul f4 f7 f4
    lwcZ f7 r9 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r9 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155380
    addi r9 r0 1
    j float_ble_cont.155381
float_ble_else.155380:
    or r9 r0 r0
float_ble_cont.155381:
    bne r6 r0 beq_else.155382
    or r6 r9 r0
    j beq_cont.155383
beq_else.155382:
    bne r9 r0 beq_else.155384
    addi r6 r0 1
    j beq_cont.155385
beq_else.155384:
    or r6 r0 r0
beq_cont.155385:
beq_cont.155383:
    bne r6 r0 beq_else.155386
    addi r6 r0 1
    j beq_cont.155387
beq_else.155386:
    or r6 r0 r0
beq_cont.155387:
    j beq_cont.155379
beq_else.155378:
    fmul f7 f4 f4
    lw r9 r6 16
    lwcZ f8 r9 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r9 r6 16
    lwcZ f9 r9 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r9 r6 16
    lwcZ f9 r9 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r9 r6 12
    bne r9 r0 beq_else.155388
    fmv f4 f7
    j beq_cont.155389
beq_else.155388:
    fmul f8 f5 f6
    lw r9 r6 36
    lwcZ f9 r9 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r9 r6 36
    lwcZ f8 r9 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r9 r6 36
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155389:
    lw r9 r6 4
    addi r28 r0 3
    bne r9 r28 beq_else.155390
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155391
beq_else.155390:
beq_cont.155391:
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155392
    addi r9 r0 1
    j float_ble_cont.155393
float_ble_else.155392:
    or r9 r0 r0
float_ble_cont.155393:
    bne r6 r0 beq_else.155394
    or r6 r9 r0
    j beq_cont.155395
beq_else.155394:
    bne r9 r0 beq_else.155396
    addi r6 r0 1
    j beq_cont.155397
beq_else.155396:
    or r6 r0 r0
beq_cont.155397:
beq_cont.155395:
    bne r6 r0 beq_else.155398
    addi r6 r0 1
    j beq_cont.155399
beq_else.155398:
    or r6 r0 r0
beq_cont.155399:
beq_cont.155379:
beq_cont.155361:
    bne r6 r0 beq_else.155400
    lw r6 r3 4
    addi r28 r0 -1
    bne r6 r28 beq_else.155402
    addi r1 r0 1
    j beq_cont.155403
beq_else.155402:
    sll r6 r6 2
    add r27 r5 r6
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.155404
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155406
    fneg f4 f4
    j float_ble_cont.155407
float_ble_else.155406:
float_ble_cont.155407:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.155408
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155410
    fneg f4 f5
    j float_ble_cont.155411
float_ble_else.155410:
    fmv f4 f5
float_ble_cont.155411:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.155412
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155414
    fneg f4 f6
    j float_ble_cont.155415
float_ble_else.155414:
    fmv f4 f6
float_ble_cont.155415:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.155416
    addi r6 r0 1
    j float_ble_cont.155417
float_ble_else.155416:
    or r6 r0 r0
float_ble_cont.155417:
    j float_ble_cont.155413
float_ble_else.155412:
    or r6 r0 r0
float_ble_cont.155413:
    j float_ble_cont.155409
float_ble_else.155408:
    or r6 r0 r0
float_ble_cont.155409:
    bne r6 r0 beq_else.155418
    lw r5 r5 24
    bne r5 r0 beq_else.155420
    addi r5 r0 1
    j beq_cont.155421
beq_else.155420:
    or r5 r0 r0
beq_cont.155421:
    j beq_cont.155419
beq_else.155418:
    lw r5 r5 24
beq_cont.155419:
    j beq_cont.155405
beq_else.155404:
    addi r28 r0 2
    bne r6 r28 beq_else.155422
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155424
    addi r6 r0 1
    j float_ble_cont.155425
float_ble_else.155424:
    or r6 r0 r0
float_ble_cont.155425:
    bne r5 r0 beq_else.155426
    or r5 r6 r0
    j beq_cont.155427
beq_else.155426:
    bne r6 r0 beq_else.155428
    addi r5 r0 1
    j beq_cont.155429
beq_else.155428:
    or r5 r0 r0
beq_cont.155429:
beq_cont.155427:
    bne r5 r0 beq_else.155430
    addi r5 r0 1
    j beq_cont.155431
beq_else.155430:
    or r5 r0 r0
beq_cont.155431:
    j beq_cont.155423
beq_else.155422:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.155432
    fmv f4 f7
    j beq_cont.155433
beq_else.155432:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155433:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.155434
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155435
beq_else.155434:
beq_cont.155435:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155436
    addi r6 r0 1
    j float_ble_cont.155437
float_ble_else.155436:
    or r6 r0 r0
float_ble_cont.155437:
    bne r5 r0 beq_else.155438
    or r5 r6 r0
    j beq_cont.155439
beq_else.155438:
    bne r6 r0 beq_else.155440
    addi r5 r0 1
    j beq_cont.155441
beq_else.155440:
    or r5 r0 r0
beq_cont.155441:
beq_cont.155439:
    bne r5 r0 beq_else.155442
    addi r5 r0 1
    j beq_cont.155443
beq_else.155442:
    or r5 r0 r0
beq_cont.155443:
beq_cont.155423:
beq_cont.155405:
    bne r5 r0 beq_else.155444
    addi r5 r0 2
    lw r25 r29 56
    mv r2 r3
    mv r1 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.155445
beq_else.155444:
    or r1 r0 r0
beq_cont.155445:
beq_cont.155403:
    j beq_cont.155401
beq_else.155400:
    or r1 r0 r0
beq_cont.155401:
beq_cont.155359:
    bne r1 r0 beq_else.155446
    j beq_cont.155447
beq_else.155446:
    lw r1 r29 48
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lwcZ f0 r29 116
    swcZ f0 r1 4
    lwcZ f0 r29 112
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 108
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 104
    sw r2 r1 0
beq_cont.155447:
    j float_ble_cont.155357
float_ble_else.155356:
float_ble_cont.155357:
    j float_ble_cont.155355
float_ble_else.155354:
float_ble_cont.155355:
    lw r1 r29 100
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network.2897:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    addi r28 r0 -1
    bne r15 r28 beq_else.155448
    jr r31
beq_else.155448:
    sll r15 r15 2
    add r27 r14 r15
    lw r15 r27 0
    lw r16 r15 0
    sw r25 r29 0
    sw r10 r29 4
    sw r12 r29 8
    sw r11 r29 12
    sw r13 r29 16
    sw r4 r29 20
    sw r6 r29 24
    sw r9 r29 28
    sw r5 r29 32
    sw r7 r29 36
    sw r3 r29 40
    sw r8 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 -1
    bne r16 r28 beq_else.155450
    j beq_cont.155451
beq_else.155450:
    sll r17 r16 2
    add r27 r9 r17
    lw r17 r27 0
    lwcZ f0 r5 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.155452
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.155454
    or r18 r0 r0
    j float_eq0_cont.155455
float_eq0.155454:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155456
    addi r20 r0 1
    j float_ble_cont.155457
float_ble_else.155456:
    or r20 r0 r0
float_ble_cont.155457:
    bne r19 r0 beq_else.155458
    or r19 r20 r0
    j beq_cont.155459
beq_else.155458:
    bne r20 r0 beq_else.155460
    addi r19 r0 1
    j beq_cont.155461
beq_else.155460:
    or r19 r0 r0
beq_cont.155461:
beq_cont.155459:
    lwcZ f3 r18 0
    bne r19 r0 beq_else.155462
    fneg f3 f3
    j beq_cont.155463
beq_else.155462:
beq_cont.155463:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155464
    fneg f4 f4
    j float_ble_cont.155465
float_ble_else.155464:
float_ble_cont.155465:
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.155466
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155468
    fneg f4 f4
    j float_ble_cont.155469
float_ble_else.155468:
float_ble_cont.155469:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.155470
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.155471
float_ble_else.155470:
    or r18 r0 r0
float_ble_cont.155471:
    j float_ble_cont.155467
float_ble_else.155466:
    or r18 r0 r0
float_ble_cont.155467:
float_eq0_cont.155455:
    bne r18 r0 beq_else.155472
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.155474
    or r18 r0 r0
    j float_eq0_cont.155475
float_eq0.155474:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155476
    addi r20 r0 1
    j float_ble_cont.155477
float_ble_else.155476:
    or r20 r0 r0
float_ble_cont.155477:
    bne r19 r0 beq_else.155478
    or r19 r20 r0
    j beq_cont.155479
beq_else.155478:
    bne r20 r0 beq_else.155480
    addi r19 r0 1
    j beq_cont.155481
beq_else.155480:
    or r19 r0 r0
beq_cont.155481:
beq_cont.155479:
    lwcZ f3 r18 4
    bne r19 r0 beq_else.155482
    fneg f3 f3
    j beq_cont.155483
beq_else.155482:
beq_cont.155483:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155484
    fneg f4 f4
    j float_ble_cont.155485
float_ble_else.155484:
float_ble_cont.155485:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.155486
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155488
    fneg f4 f4
    j float_ble_cont.155489
float_ble_else.155488:
float_ble_cont.155489:
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.155490
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.155491
float_ble_else.155490:
    or r18 r0 r0
float_ble_cont.155491:
    j float_ble_cont.155487
float_ble_else.155486:
    or r18 r0 r0
float_ble_cont.155487:
float_eq0_cont.155475:
    bne r18 r0 beq_else.155492
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.155494
    or r17 r0 r0
    j float_eq0_cont.155495
float_eq0.155494:
    lw r18 r17 16
    lw r17 r17 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155496
    addi r19 r0 1
    j float_ble_cont.155497
float_ble_else.155496:
    or r19 r0 r0
float_ble_cont.155497:
    bne r17 r0 beq_else.155498
    or r17 r19 r0
    j beq_cont.155499
beq_else.155498:
    bne r19 r0 beq_else.155500
    addi r17 r0 1
    j beq_cont.155501
beq_else.155500:
    or r17 r0 r0
beq_cont.155501:
beq_cont.155499:
    lwcZ f3 r18 8
    bne r17 r0 beq_else.155502
    fneg f3 f3
    j beq_cont.155503
beq_else.155502:
beq_cont.155503:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.155504
    fneg f0 f0
    j float_ble_cont.155505
float_ble_else.155504:
float_ble_cont.155505:
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.155506
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.155508
    fneg f0 f0
    j float_ble_cont.155509
float_ble_else.155508:
float_ble_cont.155509:
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.155510
    swcZ f2 r6 0
    addi r17 r0 1
    j float_ble_cont.155511
float_ble_else.155510:
    or r17 r0 r0
float_ble_cont.155511:
    j float_ble_cont.155507
float_ble_else.155506:
    or r17 r0 r0
float_ble_cont.155507:
float_eq0_cont.155495:
    bne r17 r0 beq_else.155512
    or r17 r0 r0
    j beq_cont.155513
beq_else.155512:
    addi r17 r0 3
beq_cont.155513:
    j beq_cont.155493
beq_else.155492:
    addi r17 r0 2
beq_cont.155493:
    j beq_cont.155473
beq_else.155472:
    addi r17 r0 1
beq_cont.155473:
    j beq_cont.155453
beq_else.155452:
    addi r28 r0 2
    bne r18 r28 beq_else.155514
    lw r17 r17 16
    lwcZ f3 r3 0
    lwcZ f4 r17 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r17 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r17 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155516
    addi r18 r0 1
    j float_ble_cont.155517
float_ble_else.155516:
    or r18 r0 r0
float_ble_cont.155517:
    bne r18 r0 beq_else.155518
    or r17 r0 r0
    j beq_cont.155519
beq_else.155518:
    lwcZ f4 r17 0
    fmul f0 f4 f0
    lwcZ f4 r17 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.155519:
    j beq_cont.155515
beq_else.155514:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r18 r17 16
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r18 r17 16
    lwcZ f8 r18 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r18 r17 16
    lwcZ f8 r18 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r18 r17 12
    bne r18 r0 beq_else.155520
    fmv f3 f6
    j beq_cont.155521
beq_else.155520:
    fmul f7 f4 f5
    lw r18 r17 36
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r18 r17 36
    lwcZ f7 r18 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r18 r17 36
    lwcZ f4 r18 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.155521:
    fcz f3
    bc1f float_eq0.155522
    or r17 r0 r0
    j float_eq0_cont.155523
float_eq0.155522:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r18 r17 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r18 r17 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r18 r17 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r17 12
    bne r18 r0 beq_else.155524
    fmv f4 f7
    j beq_cont.155525
beq_else.155524:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r18 r17 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r18 r17 36
    lwcZ f9 r18 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r18 r17 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.155525:
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    bne r18 r0 beq_else.155526
    fmv f0 f5
    j beq_cont.155527
beq_else.155526:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.155527:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.155528
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.155529
beq_else.155528:
beq_cont.155529:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155530
    addi r18 r0 1
    j float_ble_cont.155531
float_ble_else.155530:
    or r18 r0 r0
float_ble_cont.155531:
    bne r18 r0 beq_else.155532
    or r17 r0 r0
    j beq_cont.155533
beq_else.155532:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155534
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.155535
float_ble_else.155534:
    flui f0 0
    # 0.000000
float_ble_cont.155535:
    lw r17 r17 24
    bne r17 r0 beq_else.155536
    fneg f0 f0
    j beq_cont.155537
beq_else.155536:
beq_cont.155537:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.155533:
float_eq0_cont.155523:
beq_cont.155515:
beq_cont.155453:
    bne r17 r0 beq_else.155538
    sll r16 r16 2
    add r27 r9 r16
    lw r16 r27 0
    lw r16 r16 24
    bne r16 r0 beq_else.155540
    j beq_cont.155541
beq_else.155540:
    addi r16 r0 1
    mv r2 r15
    mv r1 r16
    mv r25 r8
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.155541:
    j beq_cont.155539
beq_else.155538:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r15 r29 60
    fclt f1 f0
    bc1f float_ble_else.155542
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.155544
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r18 r15 0
    sw r17 r29 64
    sw r16 r29 68
    swcZ f3 r29 72
    swcZ f2 r29 76
    swcZ f1 r29 80
    swcZ f0 r29 84
    addi r28 r0 -1
    bne r18 r28 beq_else.155546
    addi r1 r0 1
    j beq_cont.155547
beq_else.155546:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r18 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r18 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.155548
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155550
    fneg f4 f4
    j float_ble_cont.155551
float_ble_else.155550:
float_ble_cont.155551:
    lw r19 r18 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.155552
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155554
    fneg f4 f5
    j float_ble_cont.155555
float_ble_else.155554:
    fmv f4 f5
float_ble_cont.155555:
    lw r19 r18 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.155556
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155558
    fneg f4 f6
    j float_ble_cont.155559
float_ble_else.155558:
    fmv f4 f6
float_ble_cont.155559:
    lw r19 r18 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.155560
    addi r19 r0 1
    j float_ble_cont.155561
float_ble_else.155560:
    or r19 r0 r0
float_ble_cont.155561:
    j float_ble_cont.155557
float_ble_else.155556:
    or r19 r0 r0
float_ble_cont.155557:
    j float_ble_cont.155553
float_ble_else.155552:
    or r19 r0 r0
float_ble_cont.155553:
    bne r19 r0 beq_else.155562
    lw r18 r18 24
    bne r18 r0 beq_else.155564
    addi r18 r0 1
    j beq_cont.155565
beq_else.155564:
    or r18 r0 r0
beq_cont.155565:
    j beq_cont.155563
beq_else.155562:
    lw r18 r18 24
beq_cont.155563:
    j beq_cont.155549
beq_else.155548:
    addi r28 r0 2
    bne r19 r28 beq_else.155566
    lw r19 r18 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155568
    addi r19 r0 1
    j float_ble_cont.155569
float_ble_else.155568:
    or r19 r0 r0
float_ble_cont.155569:
    bne r18 r0 beq_else.155570
    or r18 r19 r0
    j beq_cont.155571
beq_else.155570:
    bne r19 r0 beq_else.155572
    addi r18 r0 1
    j beq_cont.155573
beq_else.155572:
    or r18 r0 r0
beq_cont.155573:
beq_cont.155571:
    bne r18 r0 beq_else.155574
    addi r18 r0 1
    j beq_cont.155575
beq_else.155574:
    or r18 r0 r0
beq_cont.155575:
    j beq_cont.155567
beq_else.155566:
    fmul f7 f4 f4
    lw r19 r18 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    bne r19 r0 beq_else.155576
    fmv f4 f7
    j beq_cont.155577
beq_else.155576:
    fmul f8 f5 f6
    lw r19 r18 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155577:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.155578
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155579
beq_else.155578:
beq_cont.155579:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155580
    addi r19 r0 1
    j float_ble_cont.155581
float_ble_else.155580:
    or r19 r0 r0
float_ble_cont.155581:
    bne r18 r0 beq_else.155582
    or r18 r19 r0
    j beq_cont.155583
beq_else.155582:
    bne r19 r0 beq_else.155584
    addi r18 r0 1
    j beq_cont.155585
beq_else.155584:
    or r18 r0 r0
beq_cont.155585:
beq_cont.155583:
    bne r18 r0 beq_else.155586
    addi r18 r0 1
    j beq_cont.155587
beq_else.155586:
    or r18 r0 r0
beq_cont.155587:
beq_cont.155567:
beq_cont.155549:
    bne r18 r0 beq_else.155588
    lw r18 r15 4
    addi r28 r0 -1
    bne r18 r28 beq_else.155590
    addi r1 r0 1
    j beq_cont.155591
beq_else.155590:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r18 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r18 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.155592
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.155594
    fneg f4 f4
    j float_ble_cont.155595
float_ble_else.155594:
float_ble_cont.155595:
    lw r19 r18 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.155596
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.155598
    fneg f4 f5
    j float_ble_cont.155599
float_ble_else.155598:
    fmv f4 f5
float_ble_cont.155599:
    lw r19 r18 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.155600
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.155602
    fneg f4 f6
    j float_ble_cont.155603
float_ble_else.155602:
    fmv f4 f6
float_ble_cont.155603:
    lw r19 r18 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.155604
    addi r19 r0 1
    j float_ble_cont.155605
float_ble_else.155604:
    or r19 r0 r0
float_ble_cont.155605:
    j float_ble_cont.155601
float_ble_else.155600:
    or r19 r0 r0
float_ble_cont.155601:
    j float_ble_cont.155597
float_ble_else.155596:
    or r19 r0 r0
float_ble_cont.155597:
    bne r19 r0 beq_else.155606
    lw r18 r18 24
    bne r18 r0 beq_else.155608
    addi r18 r0 1
    j beq_cont.155609
beq_else.155608:
    or r18 r0 r0
beq_cont.155609:
    j beq_cont.155607
beq_else.155606:
    lw r18 r18 24
beq_cont.155607:
    j beq_cont.155593
beq_else.155592:
    addi r28 r0 2
    bne r19 r28 beq_else.155610
    lw r19 r18 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155612
    addi r19 r0 1
    j float_ble_cont.155613
float_ble_else.155612:
    or r19 r0 r0
float_ble_cont.155613:
    bne r18 r0 beq_else.155614
    or r18 r19 r0
    j beq_cont.155615
beq_else.155614:
    bne r19 r0 beq_else.155616
    addi r18 r0 1
    j beq_cont.155617
beq_else.155616:
    or r18 r0 r0
beq_cont.155617:
beq_cont.155615:
    bne r18 r0 beq_else.155618
    addi r18 r0 1
    j beq_cont.155619
beq_else.155618:
    or r18 r0 r0
beq_cont.155619:
    j beq_cont.155611
beq_else.155610:
    fmul f7 f4 f4
    lw r19 r18 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    bne r19 r0 beq_else.155620
    fmv f4 f7
    j beq_cont.155621
beq_else.155620:
    fmul f8 f5 f6
    lw r19 r18 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.155621:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.155622
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.155623
beq_else.155622:
beq_cont.155623:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155624
    addi r19 r0 1
    j float_ble_cont.155625
float_ble_else.155624:
    or r19 r0 r0
float_ble_cont.155625:
    bne r18 r0 beq_else.155626
    or r18 r19 r0
    j beq_cont.155627
beq_else.155626:
    bne r19 r0 beq_else.155628
    addi r18 r0 1
    j beq_cont.155629
beq_else.155628:
    or r18 r0 r0
beq_cont.155629:
beq_cont.155627:
    bne r18 r0 beq_else.155630
    addi r18 r0 1
    j beq_cont.155631
beq_else.155630:
    or r18 r0 r0
beq_cont.155631:
beq_cont.155611:
beq_cont.155593:
    bne r18 r0 beq_else.155632
    addi r18 r0 2
    mv r2 r15
    mv r1 r18
    mv r25 r13
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.155633
beq_else.155632:
    or r1 r0 r0
beq_cont.155633:
beq_cont.155591:
    j beq_cont.155589
beq_else.155588:
    or r1 r0 r0
beq_cont.155589:
beq_cont.155547:
    bne r1 r0 beq_else.155634
    j beq_cont.155635
beq_else.155634:
    lw r1 r29 20
    lwcZ f0 r29 84
    swcZ f0 r1 0
    lw r2 r29 12
    lwcZ f0 r29 80
    swcZ f0 r2 0
    lwcZ f0 r29 76
    swcZ f0 r2 4
    lwcZ f0 r29 72
    swcZ f0 r2 8
    lw r3 r29 8
    lw r4 r29 68
    sw r4 r3 0
    lw r4 r29 4
    lw r5 r29 64
    sw r5 r4 0
beq_cont.155635:
    j float_ble_cont.155545
float_ble_else.155544:
float_ble_cont.155545:
    j float_ble_cont.155543
float_ble_else.155542:
float_ble_cont.155543:
    addi r1 r0 1
    lw r2 r29 60
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.155539:
beq_cont.155451:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.155636
    jr r31
beq_else.155636:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 40
    lw r25 r29 44
    sw r1 r29 88
    mv r3 r5
    mv r1 r0
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.155638
    jr r31
beq_else.155638:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 92
    addi r28 r0 -1
    bne r5 r28 beq_else.155640
    j beq_cont.155641
beq_else.155640:
    lw r6 r29 40
    lw r7 r29 32
    lw r25 r29 36
    sw r2 r29 96
    sw r5 r29 100
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.155642
    lw r1 r29 100
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.155644
    j beq_cont.155645
beq_else.155644:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.155645:
    j beq_cont.155643
beq_else.155642:
    lw r2 r29 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155646
    lw r2 r29 20
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.155648
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r3 r29 40
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lw r4 r29 32
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r4 8
    fadd f3 f3 f4
    lw r4 r29 96
    lw r25 r29 16
    sw r1 r29 104
    swcZ f3 r29 108
    swcZ f2 r29 112
    swcZ f1 r29 116
    swcZ f0 r29 120
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.155650
    j beq_cont.155651
beq_else.155650:
    lw r1 r29 20
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lw r1 r29 12
    lwcZ f0 r29 116
    swcZ f0 r1 0
    lwcZ f0 r29 112
    swcZ f0 r1 4
    lwcZ f0 r29 108
    swcZ f0 r1 8
    lw r1 r29 8
    lw r2 r29 100
    sw r2 r1 0
    lw r1 r29 4
    lw r2 r29 104
    sw r2 r1 0
beq_cont.155651:
    j float_ble_cont.155649
float_ble_else.155648:
float_ble_cont.155649:
    j float_ble_cont.155647
float_ble_else.155646:
float_ble_cont.155647:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.155643:
beq_cont.155641:
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.155652
    jr r31
beq_else.155652:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r4 r29 40
    lw r25 r29 44
    sw r1 r29 124
    mv r3 r4
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 124
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix.2901:
    lw r4 r25 52
    lw r5 r25 48
    lw r6 r25 44
    lw r7 r25 40
    lw r8 r25 36
    lw r9 r25 32
    lw r10 r25 28
    lw r11 r25 24
    lw r12 r25 20
    lw r13 r25 16
    lw r14 r25 12
    lw r15 r25 8
    lw r16 r25 4
    sll r17 r1 2
    add r27 r2 r17
    lw r17 r27 0
    lw r18 r17 0
    addi r28 r0 -1
    bne r18 r28 beq_else.155654
    jr r31
beq_else.155654:
    sw r25 r29 0
    sw r6 r29 4
    sw r9 r29 8
    sw r12 r29 12
    sw r14 r29 16
    sw r13 r29 20
    sw r15 r29 24
    sw r4 r29 28
    sw r7 r29 32
    sw r10 r29 36
    sw r11 r29 40
    sw r5 r29 44
    sw r3 r29 48
    sw r8 r29 52
    sw r16 r29 56
    sw r2 r29 60
    sw r1 r29 64
    addi r28 r0 99
    bne r18 r28 beq_else.155656
    lw r18 r17 4
    addi r28 r0 -1
    bne r18 r28 beq_else.155658
    j beq_cont.155659
beq_else.155658:
    sll r18 r18 2
    add r27 r16 r18
    lw r18 r27 0
    sw r17 r29 68
    mv r2 r18
    mv r1 r0
    mv r25 r10
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.155660
    j beq_cont.155661
beq_else.155660:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.155662
    j beq_cont.155663
beq_else.155662:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 72
    sw r4 r29 76
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.155664
    lw r1 r29 76
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.155666
    j beq_cont.155667
beq_else.155666:
    addi r1 r0 1
    lw r3 r29 72
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.155667:
    j beq_cont.155665
beq_else.155664:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155668
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.155670
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 48
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 44
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 72
    lw r25 r29 24
    sw r1 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.155672
    j beq_cont.155673
beq_else.155672:
    lw r1 r29 28
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 20
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 16
    lw r4 r29 76
    sw r4 r3 0
    lw r4 r29 12
    lw r5 r29 80
    sw r5 r4 0
beq_cont.155673:
    j float_ble_cont.155671
float_ble_else.155670:
float_ble_cont.155671:
    j float_ble_cont.155669
float_ble_else.155668:
float_ble_cont.155669:
    addi r1 r0 1
    lw r2 r29 72
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.155665:
beq_cont.155663:
    lw r1 r29 68
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.155674
    j beq_cont.155675
beq_else.155674:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 4
    lw r2 r29 68
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.155675:
beq_cont.155661:
beq_cont.155659:
    j beq_cont.155657
beq_else.155656:
    sll r18 r18 2
    add r27 r11 r18
    lw r18 r27 0
    lwcZ f0 r5 0
    lw r19 r18 20
    lwcZ f1 r19 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r19 r18 20
    lwcZ f2 r19 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r19 r18 20
    lwcZ f3 r19 8
    fsub f2 f2 f3
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.155676
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.155678
    or r19 r0 r0
    j float_eq0_cont.155679
float_eq0.155678:
    lw r19 r18 16
    lw r20 r18 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155680
    addi r21 r0 1
    j float_ble_cont.155681
float_ble_else.155680:
    or r21 r0 r0
float_ble_cont.155681:
    bne r20 r0 beq_else.155682
    or r20 r21 r0
    j beq_cont.155683
beq_else.155682:
    bne r21 r0 beq_else.155684
    addi r20 r0 1
    j beq_cont.155685
beq_else.155684:
    or r20 r0 r0
beq_cont.155685:
beq_cont.155683:
    lwcZ f3 r19 0
    bne r20 r0 beq_else.155686
    fneg f3 f3
    j beq_cont.155687
beq_else.155686:
beq_cont.155687:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155688
    fneg f4 f4
    j float_ble_cont.155689
float_ble_else.155688:
float_ble_cont.155689:
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.155690
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155692
    fneg f4 f4
    j float_ble_cont.155693
float_ble_else.155692:
float_ble_cont.155693:
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.155694
    swcZ f3 r7 0
    addi r19 r0 1
    j float_ble_cont.155695
float_ble_else.155694:
    or r19 r0 r0
float_ble_cont.155695:
    j float_ble_cont.155691
float_ble_else.155690:
    or r19 r0 r0
float_ble_cont.155691:
float_eq0_cont.155679:
    bne r19 r0 beq_else.155696
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.155698
    or r19 r0 r0
    j float_eq0_cont.155699
float_eq0.155698:
    lw r19 r18 16
    lw r20 r18 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155700
    addi r21 r0 1
    j float_ble_cont.155701
float_ble_else.155700:
    or r21 r0 r0
float_ble_cont.155701:
    bne r20 r0 beq_else.155702
    or r20 r21 r0
    j beq_cont.155703
beq_else.155702:
    bne r21 r0 beq_else.155704
    addi r20 r0 1
    j beq_cont.155705
beq_else.155704:
    or r20 r0 r0
beq_cont.155705:
beq_cont.155703:
    lwcZ f3 r19 4
    bne r20 r0 beq_else.155706
    fneg f3 f3
    j beq_cont.155707
beq_else.155706:
beq_cont.155707:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155708
    fneg f4 f4
    j float_ble_cont.155709
float_ble_else.155708:
float_ble_cont.155709:
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.155710
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155712
    fneg f4 f4
    j float_ble_cont.155713
float_ble_else.155712:
float_ble_cont.155713:
    lwcZ f5 r19 0
    fclt f4 f5
    bc1f float_ble_else.155714
    swcZ f3 r7 0
    addi r19 r0 1
    j float_ble_cont.155715
float_ble_else.155714:
    or r19 r0 r0
float_ble_cont.155715:
    j float_ble_cont.155711
float_ble_else.155710:
    or r19 r0 r0
float_ble_cont.155711:
float_eq0_cont.155699:
    bne r19 r0 beq_else.155716
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.155718
    or r18 r0 r0
    j float_eq0_cont.155719
float_eq0.155718:
    lw r19 r18 16
    lw r18 r18 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155720
    addi r20 r0 1
    j float_ble_cont.155721
float_ble_else.155720:
    or r20 r0 r0
float_ble_cont.155721:
    bne r18 r0 beq_else.155722
    or r18 r20 r0
    j beq_cont.155723
beq_else.155722:
    bne r20 r0 beq_else.155724
    addi r18 r0 1
    j beq_cont.155725
beq_else.155724:
    or r18 r0 r0
beq_cont.155725:
beq_cont.155723:
    lwcZ f3 r19 8
    bne r18 r0 beq_else.155726
    fneg f3 f3
    j beq_cont.155727
beq_else.155726:
beq_cont.155727:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.155728
    fneg f0 f0
    j float_ble_cont.155729
float_ble_else.155728:
float_ble_cont.155729:
    lwcZ f3 r19 0
    fclt f0 f3
    bc1f float_ble_else.155730
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.155732
    fneg f0 f0
    j float_ble_cont.155733
float_ble_else.155732:
float_ble_cont.155733:
    lwcZ f1 r19 4
    fclt f0 f1
    bc1f float_ble_else.155734
    swcZ f2 r7 0
    addi r18 r0 1
    j float_ble_cont.155735
float_ble_else.155734:
    or r18 r0 r0
float_ble_cont.155735:
    j float_ble_cont.155731
float_ble_else.155730:
    or r18 r0 r0
float_ble_cont.155731:
float_eq0_cont.155719:
    bne r18 r0 beq_else.155736
    or r18 r0 r0
    j beq_cont.155737
beq_else.155736:
    addi r18 r0 3
beq_cont.155737:
    j beq_cont.155717
beq_else.155716:
    addi r18 r0 2
beq_cont.155717:
    j beq_cont.155697
beq_else.155696:
    addi r18 r0 1
beq_cont.155697:
    j beq_cont.155677
beq_else.155676:
    addi r28 r0 2
    bne r19 r28 beq_else.155738
    lw r18 r18 16
    lwcZ f3 r3 0
    lwcZ f4 r18 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r18 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155740
    addi r19 r0 1
    j float_ble_cont.155741
float_ble_else.155740:
    or r19 r0 r0
float_ble_cont.155741:
    bne r19 r0 beq_else.155742
    or r18 r0 r0
    j beq_cont.155743
beq_else.155742:
    lwcZ f4 r18 0
    fmul f0 f4 f0
    lwcZ f4 r18 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r18 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r7 0
    addi r18 r0 1
beq_cont.155743:
    j beq_cont.155739
beq_else.155738:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r19 r18 16
    lwcZ f7 r19 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r19 r18 16
    lwcZ f8 r19 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r19 r18 16
    lwcZ f8 r19 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r19 r18 12
    bne r19 r0 beq_else.155744
    fmv f3 f6
    j beq_cont.155745
beq_else.155744:
    fmul f7 f4 f5
    lw r19 r18 36
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r19 r18 36
    lwcZ f7 r19 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r19 r18 36
    lwcZ f4 r19 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.155745:
    fcz f3
    bc1f float_eq0.155746
    or r18 r0 r0
    j float_eq0_cont.155747
float_eq0.155746:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r19 r18 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r19 r18 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r19 r18 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    bne r19 r0 beq_else.155748
    fmv f4 f7
    j beq_cont.155749
beq_else.155748:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r19 r18 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r19 r18 36
    lwcZ f9 r19 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r19 r18 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.155749:
    fmul f5 f0 f0
    lw r19 r18 16
    lwcZ f6 r19 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r19 r18 16
    lwcZ f7 r19 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r19 r18 16
    lwcZ f7 r19 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r19 r18 12
    bne r19 r0 beq_else.155750
    fmv f0 f5
    j beq_cont.155751
beq_else.155750:
    fmul f6 f1 f2
    lw r19 r18 36
    lwcZ f7 r19 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r19 r18 36
    lwcZ f6 r19 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r19 r18 36
    lwcZ f1 r19 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.155751:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.155752
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.155753
beq_else.155752:
beq_cont.155753:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155754
    addi r19 r0 1
    j float_ble_cont.155755
float_ble_else.155754:
    or r19 r0 r0
float_ble_cont.155755:
    bne r19 r0 beq_else.155756
    or r18 r0 r0
    j beq_cont.155757
beq_else.155756:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155758
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.155759
float_ble_else.155758:
    flui f0 0
    # 0.000000
float_ble_cont.155759:
    lw r18 r18 24
    bne r18 r0 beq_else.155760
    fneg f0 f0
    j beq_cont.155761
beq_else.155760:
beq_cont.155761:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r7 0
    addi r18 r0 1
beq_cont.155757:
float_eq0_cont.155747:
beq_cont.155739:
beq_cont.155677:
    bne r18 r0 beq_else.155762
    j beq_cont.155763
beq_else.155762:
    lwcZ f0 r7 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.155764
    lw r18 r17 4
    addi r28 r0 -1
    bne r18 r28 beq_else.155766
    j beq_cont.155767
beq_else.155766:
    sll r18 r18 2
    add r27 r16 r18
    lw r18 r27 0
    sw r17 r29 68
    mv r2 r18
    mv r1 r0
    mv r25 r10
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 68
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.155768
    j beq_cont.155769
beq_else.155768:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.155770
    j beq_cont.155771
beq_else.155770:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 100
    sw r4 r29 104
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.155772
    lw r1 r29 104
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.155774
    j beq_cont.155775
beq_else.155774:
    addi r1 r0 1
    lw r3 r29 100
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.155775:
    j beq_cont.155773
beq_else.155772:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155776
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.155778
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 48
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 44
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 100
    lw r25 r29 24
    sw r1 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.155780
    j beq_cont.155781
beq_else.155780:
    lw r1 r29 28
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r2 r29 20
    lwcZ f0 r29 120
    swcZ f0 r2 0
    lwcZ f0 r29 116
    swcZ f0 r2 4
    lwcZ f0 r29 112
    swcZ f0 r2 8
    lw r3 r29 16
    lw r4 r29 104
    sw r4 r3 0
    lw r4 r29 12
    lw r5 r29 108
    sw r5 r4 0
beq_cont.155781:
    j float_ble_cont.155779
float_ble_else.155778:
float_ble_cont.155779:
    j float_ble_cont.155777
float_ble_else.155776:
float_ble_cont.155777:
    addi r1 r0 1
    lw r2 r29 100
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.155773:
beq_cont.155771:
    lw r1 r29 68
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.155782
    j beq_cont.155783
beq_else.155782:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 4
    lw r2 r29 68
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.155783:
beq_cont.155769:
beq_cont.155767:
    j float_ble_cont.155765
float_ble_else.155764:
float_ble_cont.155765:
beq_cont.155763:
beq_cont.155657:
    lw r1 r29 64
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.155784
    jr r31
beq_else.155784:
    sw r1 r29 128
    addi r28 r0 99
    bne r4 r28 beq_else.155786
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.155788
    j beq_cont.155789
beq_else.155788:
    sll r4 r4 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 0
    sw r2 r29 132
    addi r28 r0 -1
    bne r6 r28 beq_else.155790
    j beq_cont.155791
beq_else.155790:
    lw r7 r29 48
    lw r8 r29 44
    lw r25 r29 52
    sw r4 r29 136
    sw r6 r29 140
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.155792
    lw r1 r29 140
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.155794
    j beq_cont.155795
beq_else.155794:
    addi r1 r0 1
    lw r3 r29 136
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.155795:
    j beq_cont.155793
beq_else.155792:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155796
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.155798
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 48
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 44
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 136
    lw r25 r29 24
    sw r1 r29 144
    swcZ f3 r29 148
    swcZ f2 r29 152
    swcZ f1 r29 156
    swcZ f0 r29 160
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.155800
    j beq_cont.155801
beq_else.155800:
    lw r1 r29 28
    lwcZ f0 r29 160
    swcZ f0 r1 0
    lw r2 r29 20
    lwcZ f0 r29 156
    swcZ f0 r2 0
    lwcZ f0 r29 152
    swcZ f0 r2 4
    lwcZ f0 r29 148
    swcZ f0 r2 8
    lw r2 r29 16
    lw r3 r29 140
    sw r3 r2 0
    lw r2 r29 12
    lw r3 r29 144
    sw r3 r2 0
beq_cont.155801:
    j float_ble_cont.155799
float_ble_else.155798:
float_ble_cont.155799:
    j float_ble_cont.155797
float_ble_else.155796:
float_ble_cont.155797:
    addi r1 r0 1
    lw r2 r29 136
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.155793:
beq_cont.155791:
    lw r1 r29 132
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.155802
    j beq_cont.155803
beq_else.155802:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r1 r0 3
    lw r2 r29 132
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.155803:
beq_cont.155789:
    j beq_cont.155787
beq_else.155786:
    sll r4 r4 2
    lw r5 r29 40
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 44
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.155804
    lw r7 r29 48
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.155806
    or r8 r0 r0
    j float_eq0_cont.155807
float_eq0.155806:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155808
    addi r10 r0 1
    j float_ble_cont.155809
float_ble_else.155808:
    or r10 r0 r0
float_ble_cont.155809:
    bne r9 r0 beq_else.155810
    or r9 r10 r0
    j beq_cont.155811
beq_else.155810:
    bne r10 r0 beq_else.155812
    addi r9 r0 1
    j beq_cont.155813
beq_else.155812:
    or r9 r0 r0
beq_cont.155813:
beq_cont.155811:
    lwcZ f3 r8 0
    bne r9 r0 beq_else.155814
    fneg f3 f3
    j beq_cont.155815
beq_else.155814:
beq_cont.155815:
    fsub f3 f3 f0
    lwcZ f4 r7 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155816
    fneg f4 f4
    j float_ble_cont.155817
float_ble_else.155816:
float_ble_cont.155817:
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.155818
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155820
    fneg f4 f4
    j float_ble_cont.155821
float_ble_else.155820:
float_ble_cont.155821:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.155822
    lw r8 r29 32
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.155823
float_ble_else.155822:
    or r8 r0 r0
float_ble_cont.155823:
    j float_ble_cont.155819
float_ble_else.155818:
    or r8 r0 r0
float_ble_cont.155819:
float_eq0_cont.155807:
    bne r8 r0 beq_else.155824
    lwcZ f3 r7 4
    fcz f3
    bc1f float_eq0.155826
    or r8 r0 r0
    j float_eq0_cont.155827
float_eq0.155826:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155828
    addi r10 r0 1
    j float_ble_cont.155829
float_ble_else.155828:
    or r10 r0 r0
float_ble_cont.155829:
    bne r9 r0 beq_else.155830
    or r9 r10 r0
    j beq_cont.155831
beq_else.155830:
    bne r10 r0 beq_else.155832
    addi r9 r0 1
    j beq_cont.155833
beq_else.155832:
    or r9 r0 r0
beq_cont.155833:
beq_cont.155831:
    lwcZ f3 r8 4
    bne r9 r0 beq_else.155834
    fneg f3 f3
    j beq_cont.155835
beq_else.155834:
beq_cont.155835:
    fsub f3 f3 f1
    lwcZ f4 r7 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155836
    fneg f4 f4
    j float_ble_cont.155837
float_ble_else.155836:
float_ble_cont.155837:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.155838
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155840
    fneg f4 f4
    j float_ble_cont.155841
float_ble_else.155840:
float_ble_cont.155841:
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.155842
    lw r8 r29 32
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.155843
float_ble_else.155842:
    or r8 r0 r0
float_ble_cont.155843:
    j float_ble_cont.155839
float_ble_else.155838:
    or r8 r0 r0
float_ble_cont.155839:
float_eq0_cont.155827:
    bne r8 r0 beq_else.155844
    lwcZ f3 r7 8
    fcz f3
    bc1f float_eq0.155846
    or r4 r0 r0
    j float_eq0_cont.155847
float_eq0.155846:
    lw r8 r4 16
    lw r4 r4 24
    lwcZ f3 r7 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155848
    addi r9 r0 1
    j float_ble_cont.155849
float_ble_else.155848:
    or r9 r0 r0
float_ble_cont.155849:
    bne r4 r0 beq_else.155850
    or r4 r9 r0
    j beq_cont.155851
beq_else.155850:
    bne r9 r0 beq_else.155852
    addi r4 r0 1
    j beq_cont.155853
beq_else.155852:
    or r4 r0 r0
beq_cont.155853:
beq_cont.155851:
    lwcZ f3 r8 8
    bne r4 r0 beq_else.155854
    fneg f3 f3
    j beq_cont.155855
beq_else.155854:
beq_cont.155855:
    fsub f2 f3 f2
    lwcZ f3 r7 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.155856
    fneg f0 f0
    j float_ble_cont.155857
float_ble_else.155856:
float_ble_cont.155857:
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.155858
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.155860
    fneg f0 f0
    j float_ble_cont.155861
float_ble_else.155860:
float_ble_cont.155861:
    lwcZ f1 r8 4
    fclt f0 f1
    bc1f float_ble_else.155862
    lw r4 r29 32
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.155863
float_ble_else.155862:
    or r4 r0 r0
float_ble_cont.155863:
    j float_ble_cont.155859
float_ble_else.155858:
    or r4 r0 r0
float_ble_cont.155859:
float_eq0_cont.155847:
    bne r4 r0 beq_else.155864
    or r4 r0 r0
    j beq_cont.155865
beq_else.155864:
    addi r4 r0 3
beq_cont.155865:
    j beq_cont.155845
beq_else.155844:
    addi r4 r0 2
beq_cont.155845:
    j beq_cont.155825
beq_else.155824:
    addi r4 r0 1
beq_cont.155825:
    j beq_cont.155805
beq_else.155804:
    addi r28 r0 2
    bne r7 r28 beq_else.155866
    lw r4 r4 16
    lw r7 r29 48
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155868
    addi r8 r0 1
    j float_ble_cont.155869
float_ble_else.155868:
    or r8 r0 r0
float_ble_cont.155869:
    bne r8 r0 beq_else.155870
    or r4 r0 r0
    j beq_cont.155871
beq_else.155870:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.155871:
    j beq_cont.155867
beq_else.155866:
    lw r7 r29 48
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.155872
    fmv f3 f6
    j beq_cont.155873
beq_else.155872:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.155873:
    fcz f3
    bc1f float_eq0.155874
    or r4 r0 r0
    j float_eq0_cont.155875
float_eq0.155874:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    bne r8 r0 beq_else.155876
    fmv f4 f7
    j beq_cont.155877
beq_else.155876:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.155877:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.155878
    fmv f0 f5
    j beq_cont.155879
beq_else.155878:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.155879:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.155880
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.155881
beq_else.155880:
beq_cont.155881:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155882
    addi r8 r0 1
    j float_ble_cont.155883
float_ble_else.155882:
    or r8 r0 r0
float_ble_cont.155883:
    bne r8 r0 beq_else.155884
    or r4 r0 r0
    j beq_cont.155885
beq_else.155884:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155886
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.155887
float_ble_else.155886:
    flui f0 0
    # 0.000000
float_ble_cont.155887:
    lw r4 r4 24
    bne r4 r0 beq_else.155888
    fneg f0 f0
    j beq_cont.155889
beq_else.155888:
beq_cont.155889:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.155885:
float_eq0_cont.155875:
beq_cont.155867:
beq_cont.155805:
    bne r4 r0 beq_else.155890
    j beq_cont.155891
beq_else.155890:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r8 r29 28
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.155892
    lw r9 r2 4
    addi r28 r0 -1
    bne r9 r28 beq_else.155894
    j beq_cont.155895
beq_else.155894:
    sll r9 r9 2
    lw r10 r29 56
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r9 0
    sw r2 r29 132
    addi r28 r0 -1
    bne r11 r28 beq_else.155896
    j beq_cont.155897
beq_else.155896:
    lw r25 r29 52
    sw r9 r29 164
    sw r11 r29 168
    mv r3 r6
    mv r2 r7
    mv r1 r11
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.155898
    lw r1 r29 168
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.155900
    j beq_cont.155901
beq_else.155900:
    addi r1 r0 1
    lw r3 r29 164
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.155901:
    j beq_cont.155899
beq_else.155898:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.155902
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.155904
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 48
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 44
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 164
    lw r25 r29 24
    sw r1 r29 172
    swcZ f3 r29 176
    swcZ f2 r29 180
    swcZ f1 r29 184
    swcZ f0 r29 188
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    bne r1 r0 beq_else.155906
    j beq_cont.155907
beq_else.155906:
    lw r1 r29 28
    lwcZ f0 r29 188
    swcZ f0 r1 0
    lw r2 r29 20
    lwcZ f0 r29 184
    swcZ f0 r2 0
    lwcZ f0 r29 180
    swcZ f0 r2 4
    lwcZ f0 r29 176
    swcZ f0 r2 8
    lw r2 r29 16
    lw r3 r29 168
    sw r3 r2 0
    lw r2 r29 12
    lw r3 r29 172
    sw r3 r2 0
beq_cont.155907:
    j float_ble_cont.155905
float_ble_else.155904:
float_ble_cont.155905:
    j float_ble_cont.155903
float_ble_else.155902:
float_ble_cont.155903:
    addi r1 r0 1
    lw r2 r29 164
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.155899:
beq_cont.155897:
    lw r1 r29 132
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.155908
    j beq_cont.155909
beq_else.155908:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r1 r0 3
    lw r2 r29 132
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.155909:
beq_cont.155895:
    j float_ble_cont.155893
float_ble_else.155892:
float_ble_cont.155893:
beq_cont.155891:
beq_cont.155787:
    lw r1 r29 128
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.155910
    jr r31
beq_else.155910:
    sw r1 r29 192
    addi r28 r0 99
    bne r4 r28 beq_else.155912
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.155914
    j beq_cont.155915
beq_else.155914:
    sll r4 r4 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 48
    lw r25 r29 36
    sw r2 r29 196
    mv r3 r5
    mv r2 r4
    mv r1 r0
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r1 r0 2
    lw r2 r29 196
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.155915:
    j beq_cont.155913
beq_else.155912:
    sll r4 r4 2
    lw r5 r29 40
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 44
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r4 4
    sw r2 r29 196
    addi r28 r0 1
    bne r6 r28 beq_else.155916
    lw r6 r29 48
    lwcZ f3 r6 0
    fcz f3
    bc1f float_eq0.155918
    or r7 r0 r0
    j float_eq0_cont.155919
float_eq0.155918:
    lw r7 r4 16
    lw r8 r4 24
    lwcZ f3 r6 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155920
    addi r9 r0 1
    j float_ble_cont.155921
float_ble_else.155920:
    or r9 r0 r0
float_ble_cont.155921:
    bne r8 r0 beq_else.155922
    or r8 r9 r0
    j beq_cont.155923
beq_else.155922:
    bne r9 r0 beq_else.155924
    addi r8 r0 1
    j beq_cont.155925
beq_else.155924:
    or r8 r0 r0
beq_cont.155925:
beq_cont.155923:
    lwcZ f3 r7 0
    bne r8 r0 beq_else.155926
    fneg f3 f3
    j beq_cont.155927
beq_else.155926:
beq_cont.155927:
    fsub f3 f3 f0
    lwcZ f4 r6 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155928
    fneg f4 f4
    j float_ble_cont.155929
float_ble_else.155928:
float_ble_cont.155929:
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.155930
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155932
    fneg f4 f4
    j float_ble_cont.155933
float_ble_else.155932:
float_ble_cont.155933:
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.155934
    lw r7 r29 32
    swcZ f3 r7 0
    addi r7 r0 1
    j float_ble_cont.155935
float_ble_else.155934:
    or r7 r0 r0
float_ble_cont.155935:
    j float_ble_cont.155931
float_ble_else.155930:
    or r7 r0 r0
float_ble_cont.155931:
float_eq0_cont.155919:
    bne r7 r0 beq_else.155936
    lwcZ f3 r6 4
    fcz f3
    bc1f float_eq0.155938
    or r7 r0 r0
    j float_eq0_cont.155939
float_eq0.155938:
    lw r7 r4 16
    lw r8 r4 24
    lwcZ f3 r6 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155940
    addi r9 r0 1
    j float_ble_cont.155941
float_ble_else.155940:
    or r9 r0 r0
float_ble_cont.155941:
    bne r8 r0 beq_else.155942
    or r8 r9 r0
    j beq_cont.155943
beq_else.155942:
    bne r9 r0 beq_else.155944
    addi r8 r0 1
    j beq_cont.155945
beq_else.155944:
    or r8 r0 r0
beq_cont.155945:
beq_cont.155943:
    lwcZ f3 r7 4
    bne r8 r0 beq_else.155946
    fneg f3 f3
    j beq_cont.155947
beq_else.155946:
beq_cont.155947:
    fsub f3 f3 f1
    lwcZ f4 r6 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155948
    fneg f4 f4
    j float_ble_cont.155949
float_ble_else.155948:
float_ble_cont.155949:
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.155950
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.155952
    fneg f4 f4
    j float_ble_cont.155953
float_ble_else.155952:
float_ble_cont.155953:
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.155954
    lw r7 r29 32
    swcZ f3 r7 0
    addi r7 r0 1
    j float_ble_cont.155955
float_ble_else.155954:
    or r7 r0 r0
float_ble_cont.155955:
    j float_ble_cont.155951
float_ble_else.155950:
    or r7 r0 r0
float_ble_cont.155951:
float_eq0_cont.155939:
    bne r7 r0 beq_else.155956
    lwcZ f3 r6 8
    fcz f3
    bc1f float_eq0.155958
    or r4 r0 r0
    j float_eq0_cont.155959
float_eq0.155958:
    lw r7 r4 16
    lw r4 r4 24
    lwcZ f3 r6 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.155960
    addi r8 r0 1
    j float_ble_cont.155961
float_ble_else.155960:
    or r8 r0 r0
float_ble_cont.155961:
    bne r4 r0 beq_else.155962
    or r4 r8 r0
    j beq_cont.155963
beq_else.155962:
    bne r8 r0 beq_else.155964
    addi r4 r0 1
    j beq_cont.155965
beq_else.155964:
    or r4 r0 r0
beq_cont.155965:
beq_cont.155963:
    lwcZ f3 r7 8
    bne r4 r0 beq_else.155966
    fneg f3 f3
    j beq_cont.155967
beq_else.155966:
beq_cont.155967:
    fsub f2 f3 f2
    lwcZ f3 r6 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.155968
    fneg f0 f0
    j float_ble_cont.155969
float_ble_else.155968:
float_ble_cont.155969:
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.155970
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.155972
    fneg f0 f0
    j float_ble_cont.155973
float_ble_else.155972:
float_ble_cont.155973:
    lwcZ f1 r7 4
    fclt f0 f1
    bc1f float_ble_else.155974
    lw r4 r29 32
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.155975
float_ble_else.155974:
    or r4 r0 r0
float_ble_cont.155975:
    j float_ble_cont.155971
float_ble_else.155970:
    or r4 r0 r0
float_ble_cont.155971:
float_eq0_cont.155959:
    bne r4 r0 beq_else.155976
    or r1 r0 r0
    j beq_cont.155977
beq_else.155976:
    addi r1 r0 3
beq_cont.155977:
    j beq_cont.155957
beq_else.155956:
    addi r1 r0 2
beq_cont.155957:
    j beq_cont.155937
beq_else.155936:
    addi r1 r0 1
beq_cont.155937:
    j beq_cont.155917
beq_else.155916:
    addi r28 r0 2
    bne r6 r28 beq_else.155978
    lw r4 r4 16
    lw r6 r29 48
    lwcZ f3 r6 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r6 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r6 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.155980
    addi r7 r0 1
    j float_ble_cont.155981
float_ble_else.155980:
    or r7 r0 r0
float_ble_cont.155981:
    bne r7 r0 beq_else.155982
    or r1 r0 r0
    j beq_cont.155983
beq_else.155982:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.155983:
    j beq_cont.155979
beq_else.155978:
    lw r6 r29 48
    lw r25 r29 4
    mv r2 r6
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.155979:
beq_cont.155917:
    bne r1 r0 beq_else.155984
    j beq_cont.155985
beq_else.155984:
    lw r1 r29 32
    lwcZ f0 r1 0
    lw r2 r29 28
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.155986
    lw r3 r29 196
    lw r4 r3 4
    addi r28 r0 -1
    bne r4 r28 beq_else.155988
    j beq_cont.155989
beq_else.155988:
    sll r4 r4 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 48
    lw r25 r29 36
    mv r3 r5
    mv r2 r4
    mv r1 r0
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r1 r0 2
    lw r2 r29 196
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.155989:
    j float_ble_cont.155987
float_ble_else.155986:
float_ble_cont.155987:
beq_cont.155985:
beq_cont.155913:
    lw r1 r29 192
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.155990
    jr r31
beq_else.155990:
    sw r1 r29 200
    addi r28 r0 99
    bne r4 r28 beq_else.155992
    addi r4 r0 1
    lw r5 r29 48
    lw r25 r29 8
    mv r3 r5
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.155993
beq_else.155992:
    lw r5 r29 48
    lw r6 r29 44
    lw r25 r29 52
    sw r2 r29 204
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.155994
    j beq_cont.155995
beq_else.155994:
    lw r1 r29 32
    lwcZ f0 r1 0
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.155996
    addi r1 r0 1
    lw r2 r29 204
    lw r3 r29 48
    lw r25 r29 8
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j float_ble_cont.155997
float_ble_else.155996:
float_ble_cont.155997:
beq_cont.155995:
beq_cont.155993:
    lw r1 r29 200
    addi r1 r1 1
    lw r2 r29 60
    lw r3 r29 48
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_each_element_fast.2907:
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    lw r12 r3 0
    sll r13 r1 2
    add r27 r2 r13
    lw r13 r27 0
    addi r28 r0 -1
    bne r13 r28 beq_else.155998
    jr r31
beq_else.155998:
    sll r14 r13 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 40
    lwcZ f0 r15 0
    lwcZ f1 r15 4
    lwcZ f2 r15 8
    lw r16 r3 4
    sll r17 r13 2
    add r27 r16 r17
    lw r16 r27 0
    lw r17 r14 4
    addi r28 r0 1
    bne r17 r28 beq_else.156000
    lw r15 r3 0
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r15 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156002
    fneg f4 f4
    j float_ble_cont.156003
float_ble_else.156002:
float_ble_cont.156003:
    lw r17 r14 16
    lwcZ f5 r17 4
    fclt f4 f5
    bc1f float_ble_else.156004
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156006
    fneg f4 f4
    j float_ble_cont.156007
float_ble_else.156006:
float_ble_cont.156007:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.156008
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.156010
    or r17 r0 r0
    j float_eq0_cont.156011
float_eq0.156010:
    addi r17 r0 1
float_eq0_cont.156011:
    j float_ble_cont.156009
float_ble_else.156008:
    or r17 r0 r0
float_ble_cont.156009:
    j float_ble_cont.156005
float_ble_else.156004:
    or r17 r0 r0
float_ble_cont.156005:
    bne r17 r0 beq_else.156012
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r15 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156014
    fneg f4 f4
    j float_ble_cont.156015
float_ble_else.156014:
float_ble_cont.156015:
    lw r17 r14 16
    lwcZ f5 r17 0
    fclt f4 f5
    bc1f float_ble_else.156016
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156018
    fneg f4 f4
    j float_ble_cont.156019
float_ble_else.156018:
float_ble_cont.156019:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.156020
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.156022
    or r17 r0 r0
    j float_eq0_cont.156023
float_eq0.156022:
    addi r17 r0 1
float_eq0_cont.156023:
    j float_ble_cont.156021
float_ble_else.156020:
    or r17 r0 r0
float_ble_cont.156021:
    j float_ble_cont.156017
float_ble_else.156016:
    or r17 r0 r0
float_ble_cont.156017:
    bne r17 r0 beq_else.156024
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r15 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156026
    fneg f0 f0
    j float_ble_cont.156027
float_ble_else.156026:
float_ble_cont.156027:
    lw r17 r14 16
    lwcZ f3 r17 0
    fclt f0 f3
    bc1f float_ble_else.156028
    lwcZ f0 r15 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156030
    fneg f0 f0
    j float_ble_cont.156031
float_ble_else.156030:
float_ble_cont.156031:
    lw r14 r14 16
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.156032
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.156034
    or r14 r0 r0
    j float_eq0_cont.156035
float_eq0.156034:
    addi r14 r0 1
float_eq0_cont.156035:
    j float_ble_cont.156033
float_ble_else.156032:
    or r14 r0 r0
float_ble_cont.156033:
    j float_ble_cont.156029
float_ble_else.156028:
    or r14 r0 r0
float_ble_cont.156029:
    bne r14 r0 beq_else.156036
    or r14 r0 r0
    j beq_cont.156037
beq_else.156036:
    swcZ f2 r6 0
    addi r14 r0 3
beq_cont.156037:
    j beq_cont.156025
beq_else.156024:
    swcZ f3 r6 0
    addi r14 r0 2
beq_cont.156025:
    j beq_cont.156013
beq_else.156012:
    swcZ f3 r6 0
    addi r14 r0 1
beq_cont.156013:
    j beq_cont.156001
beq_else.156000:
    addi r28 r0 2
    bne r17 r28 beq_else.156038
    lwcZ f0 r16 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156040
    addi r14 r0 1
    j float_ble_cont.156041
float_ble_else.156040:
    or r14 r0 r0
float_ble_cont.156041:
    bne r14 r0 beq_else.156042
    or r14 r0 r0
    j beq_cont.156043
beq_else.156042:
    lwcZ f0 r16 0
    lwcZ f1 r15 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r14 r0 1
beq_cont.156043:
    j beq_cont.156039
beq_else.156038:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.156044
    or r14 r0 r0
    j float_eq0_cont.156045
float_eq0.156044:
    lwcZ f4 r16 4
    fmul f0 f4 f0
    lwcZ f4 r16 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r15 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156046
    addi r15 r0 1
    j float_ble_cont.156047
float_ble_else.156046:
    or r15 r0 r0
float_ble_cont.156047:
    bne r15 r0 beq_else.156048
    or r14 r0 r0
    j beq_cont.156049
beq_else.156048:
    lw r14 r14 24
    bne r14 r0 beq_else.156050
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156052
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156053
float_ble_else.156052:
    flui f1 0
    # 0.000000
float_ble_cont.156053:
    fsub f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.156051
beq_else.156050:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156054
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156055
float_ble_else.156054:
    flui f1 0
    # 0.000000
float_ble_cont.156055:
    fadd f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.156051:
    addi r14 r0 1
beq_cont.156049:
float_eq0_cont.156045:
beq_cont.156039:
beq_cont.156001:
    bne r14 r0 beq_else.156056
    sll r12 r13 2
    add r27 r7 r12
    lw r12 r27 0
    lw r12 r12 24
    bne r12 r0 beq_else.156057
    jr r31
beq_else.156057:
    addi r1 r1 1
    lw r12 r3 0
    sll r13 r1 2
    add r27 r2 r13
    lw r13 r27 0
    addi r28 r0 -1
    bne r13 r28 beq_else.156059
    jr r31
beq_else.156059:
    sll r14 r13 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 40
    lwcZ f0 r15 0
    lwcZ f1 r15 4
    lwcZ f2 r15 8
    lw r16 r3 4
    sll r17 r13 2
    add r27 r16 r17
    lw r16 r27 0
    lw r17 r14 4
    addi r28 r0 1
    bne r17 r28 beq_else.156061
    lw r15 r3 0
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r15 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156063
    fneg f4 f4
    j float_ble_cont.156064
float_ble_else.156063:
float_ble_cont.156064:
    lw r17 r14 16
    lwcZ f5 r17 4
    fclt f4 f5
    bc1f float_ble_else.156065
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156067
    fneg f4 f4
    j float_ble_cont.156068
float_ble_else.156067:
float_ble_cont.156068:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.156069
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.156071
    or r17 r0 r0
    j float_eq0_cont.156072
float_eq0.156071:
    addi r17 r0 1
float_eq0_cont.156072:
    j float_ble_cont.156070
float_ble_else.156069:
    or r17 r0 r0
float_ble_cont.156070:
    j float_ble_cont.156066
float_ble_else.156065:
    or r17 r0 r0
float_ble_cont.156066:
    bne r17 r0 beq_else.156073
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r15 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156075
    fneg f4 f4
    j float_ble_cont.156076
float_ble_else.156075:
float_ble_cont.156076:
    lw r17 r14 16
    lwcZ f5 r17 0
    fclt f4 f5
    bc1f float_ble_else.156077
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156079
    fneg f4 f4
    j float_ble_cont.156080
float_ble_else.156079:
float_ble_cont.156080:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.156081
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.156083
    or r17 r0 r0
    j float_eq0_cont.156084
float_eq0.156083:
    addi r17 r0 1
float_eq0_cont.156084:
    j float_ble_cont.156082
float_ble_else.156081:
    or r17 r0 r0
float_ble_cont.156082:
    j float_ble_cont.156078
float_ble_else.156077:
    or r17 r0 r0
float_ble_cont.156078:
    bne r17 r0 beq_else.156085
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r15 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156087
    fneg f0 f0
    j float_ble_cont.156088
float_ble_else.156087:
float_ble_cont.156088:
    lw r17 r14 16
    lwcZ f3 r17 0
    fclt f0 f3
    bc1f float_ble_else.156089
    lwcZ f0 r15 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156091
    fneg f0 f0
    j float_ble_cont.156092
float_ble_else.156091:
float_ble_cont.156092:
    lw r14 r14 16
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.156093
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.156095
    or r14 r0 r0
    j float_eq0_cont.156096
float_eq0.156095:
    addi r14 r0 1
float_eq0_cont.156096:
    j float_ble_cont.156094
float_ble_else.156093:
    or r14 r0 r0
float_ble_cont.156094:
    j float_ble_cont.156090
float_ble_else.156089:
    or r14 r0 r0
float_ble_cont.156090:
    bne r14 r0 beq_else.156097
    or r14 r0 r0
    j beq_cont.156098
beq_else.156097:
    swcZ f2 r6 0
    addi r14 r0 3
beq_cont.156098:
    j beq_cont.156086
beq_else.156085:
    swcZ f3 r6 0
    addi r14 r0 2
beq_cont.156086:
    j beq_cont.156074
beq_else.156073:
    swcZ f3 r6 0
    addi r14 r0 1
beq_cont.156074:
    j beq_cont.156062
beq_else.156061:
    addi r28 r0 2
    bne r17 r28 beq_else.156099
    lwcZ f0 r16 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156101
    addi r14 r0 1
    j float_ble_cont.156102
float_ble_else.156101:
    or r14 r0 r0
float_ble_cont.156102:
    bne r14 r0 beq_else.156103
    or r14 r0 r0
    j beq_cont.156104
beq_else.156103:
    lwcZ f0 r16 0
    lwcZ f1 r15 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r14 r0 1
beq_cont.156104:
    j beq_cont.156100
beq_else.156099:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.156105
    or r14 r0 r0
    j float_eq0_cont.156106
float_eq0.156105:
    lwcZ f4 r16 4
    fmul f0 f4 f0
    lwcZ f4 r16 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r15 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156107
    addi r15 r0 1
    j float_ble_cont.156108
float_ble_else.156107:
    or r15 r0 r0
float_ble_cont.156108:
    bne r15 r0 beq_else.156109
    or r14 r0 r0
    j beq_cont.156110
beq_else.156109:
    lw r14 r14 24
    bne r14 r0 beq_else.156111
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156113
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156114
float_ble_else.156113:
    flui f1 0
    # 0.000000
float_ble_cont.156114:
    fsub f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.156112
beq_else.156111:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156115
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156116
float_ble_else.156115:
    flui f1 0
    # 0.000000
float_ble_cont.156116:
    fadd f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.156112:
    addi r14 r0 1
beq_cont.156110:
float_eq0_cont.156106:
beq_cont.156100:
beq_cont.156062:
    bne r14 r0 beq_else.156117
    sll r4 r13 2
    add r27 r7 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.156118
    jr r31
beq_else.156118:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.156117:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r3 r29 0
    sw r2 r29 4
    sw r25 r29 8
    sw r1 r29 12
    fclt f1 f0
    bc1f float_ble_else.156120
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.156122
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r5 r2 0
    sw r8 r29 16
    sw r14 r29 20
    sw r10 r29 24
    sw r13 r29 28
    swcZ f3 r29 32
    swcZ f2 r29 36
    sw r9 r29 40
    swcZ f1 r29 44
    sw r4 r29 48
    swcZ f0 r29 52
    addi r28 r0 -1
    bne r5 r28 beq_else.156124
    addi r1 r0 1
    j beq_cont.156125
beq_else.156124:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.156126
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156128
    fneg f4 f4
    j float_ble_cont.156129
float_ble_else.156128:
float_ble_cont.156129:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.156130
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156132
    fneg f4 f5
    j float_ble_cont.156133
float_ble_else.156132:
    fmv f4 f5
float_ble_cont.156133:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.156134
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156136
    fneg f4 f6
    j float_ble_cont.156137
float_ble_else.156136:
    fmv f4 f6
float_ble_cont.156137:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.156138
    addi r6 r0 1
    j float_ble_cont.156139
float_ble_else.156138:
    or r6 r0 r0
float_ble_cont.156139:
    j float_ble_cont.156135
float_ble_else.156134:
    or r6 r0 r0
float_ble_cont.156135:
    j float_ble_cont.156131
float_ble_else.156130:
    or r6 r0 r0
float_ble_cont.156131:
    bne r6 r0 beq_else.156140
    lw r5 r5 24
    bne r5 r0 beq_else.156142
    addi r5 r0 1
    j beq_cont.156143
beq_else.156142:
    or r5 r0 r0
beq_cont.156143:
    j beq_cont.156141
beq_else.156140:
    lw r5 r5 24
beq_cont.156141:
    j beq_cont.156127
beq_else.156126:
    addi r28 r0 2
    bne r6 r28 beq_else.156144
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156146
    addi r6 r0 1
    j float_ble_cont.156147
float_ble_else.156146:
    or r6 r0 r0
float_ble_cont.156147:
    bne r5 r0 beq_else.156148
    or r5 r6 r0
    j beq_cont.156149
beq_else.156148:
    bne r6 r0 beq_else.156150
    addi r5 r0 1
    j beq_cont.156151
beq_else.156150:
    or r5 r0 r0
beq_cont.156151:
beq_cont.156149:
    bne r5 r0 beq_else.156152
    addi r5 r0 1
    j beq_cont.156153
beq_else.156152:
    or r5 r0 r0
beq_cont.156153:
    j beq_cont.156145
beq_else.156144:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.156154
    fmv f4 f7
    j beq_cont.156155
beq_else.156154:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156155:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.156156
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156157
beq_else.156156:
beq_cont.156157:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156158
    addi r6 r0 1
    j float_ble_cont.156159
float_ble_else.156158:
    or r6 r0 r0
float_ble_cont.156159:
    bne r5 r0 beq_else.156160
    or r5 r6 r0
    j beq_cont.156161
beq_else.156160:
    bne r6 r0 beq_else.156162
    addi r5 r0 1
    j beq_cont.156163
beq_else.156162:
    or r5 r0 r0
beq_cont.156163:
beq_cont.156161:
    bne r5 r0 beq_else.156164
    addi r5 r0 1
    j beq_cont.156165
beq_else.156164:
    or r5 r0 r0
beq_cont.156165:
beq_cont.156145:
beq_cont.156127:
    bne r5 r0 beq_else.156166
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.156168
    addi r1 r0 1
    j beq_cont.156169
beq_else.156168:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.156170
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156172
    fneg f4 f4
    j float_ble_cont.156173
float_ble_else.156172:
float_ble_cont.156173:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.156174
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156176
    fneg f4 f5
    j float_ble_cont.156177
float_ble_else.156176:
    fmv f4 f5
float_ble_cont.156177:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.156178
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156180
    fneg f4 f6
    j float_ble_cont.156181
float_ble_else.156180:
    fmv f4 f6
float_ble_cont.156181:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.156182
    addi r6 r0 1
    j float_ble_cont.156183
float_ble_else.156182:
    or r6 r0 r0
float_ble_cont.156183:
    j float_ble_cont.156179
float_ble_else.156178:
    or r6 r0 r0
float_ble_cont.156179:
    j float_ble_cont.156175
float_ble_else.156174:
    or r6 r0 r0
float_ble_cont.156175:
    bne r6 r0 beq_else.156184
    lw r5 r5 24
    bne r5 r0 beq_else.156186
    addi r5 r0 1
    j beq_cont.156187
beq_else.156186:
    or r5 r0 r0
beq_cont.156187:
    j beq_cont.156185
beq_else.156184:
    lw r5 r5 24
beq_cont.156185:
    j beq_cont.156171
beq_else.156170:
    addi r28 r0 2
    bne r6 r28 beq_else.156188
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156190
    addi r6 r0 1
    j float_ble_cont.156191
float_ble_else.156190:
    or r6 r0 r0
float_ble_cont.156191:
    bne r5 r0 beq_else.156192
    or r5 r6 r0
    j beq_cont.156193
beq_else.156192:
    bne r6 r0 beq_else.156194
    addi r5 r0 1
    j beq_cont.156195
beq_else.156194:
    or r5 r0 r0
beq_cont.156195:
beq_cont.156193:
    bne r5 r0 beq_else.156196
    addi r5 r0 1
    j beq_cont.156197
beq_else.156196:
    or r5 r0 r0
beq_cont.156197:
    j beq_cont.156189
beq_else.156188:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.156198
    fmv f4 f7
    j beq_cont.156199
beq_else.156198:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156199:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.156200
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156201
beq_else.156200:
beq_cont.156201:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156202
    addi r6 r0 1
    j float_ble_cont.156203
float_ble_else.156202:
    or r6 r0 r0
float_ble_cont.156203:
    bne r5 r0 beq_else.156204
    or r5 r6 r0
    j beq_cont.156205
beq_else.156204:
    bne r6 r0 beq_else.156206
    addi r5 r0 1
    j beq_cont.156207
beq_else.156206:
    or r5 r0 r0
beq_cont.156207:
beq_cont.156205:
    bne r5 r0 beq_else.156208
    addi r5 r0 1
    j beq_cont.156209
beq_else.156208:
    or r5 r0 r0
beq_cont.156209:
beq_cont.156189:
beq_cont.156171:
    bne r5 r0 beq_else.156210
    addi r5 r0 2
    mv r1 r5
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.156211
beq_else.156210:
    or r1 r0 r0
beq_cont.156211:
beq_cont.156169:
    j beq_cont.156167
beq_else.156166:
    or r1 r0 r0
beq_cont.156167:
beq_cont.156125:
    bne r1 r0 beq_else.156212
    j beq_cont.156213
beq_else.156212:
    lw r1 r29 48
    lwcZ f0 r29 52
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 44
    swcZ f0 r1 0
    lwcZ f0 r29 36
    swcZ f0 r1 4
    lwcZ f0 r29 32
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 28
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 20
    sw r2 r1 0
beq_cont.156213:
    j float_ble_cont.156123
float_ble_else.156122:
float_ble_cont.156123:
    j float_ble_cont.156121
float_ble_else.156120:
float_ble_cont.156121:
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.156056:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r8 r29 16
    sw r10 r29 24
    sw r9 r29 40
    sw r11 r29 56
    sw r5 r29 60
    sw r4 r29 48
    sw r25 r29 8
    sw r6 r29 64
    sw r7 r29 68
    sw r2 r29 4
    sw r3 r29 0
    sw r1 r29 72
    fclt f1 f0
    bc1f float_ble_else.156214
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.156216
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r12 r2 0
    sw r14 r29 76
    sw r13 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    addi r28 r0 -1
    bne r12 r28 beq_else.156218
    addi r1 r0 1
    j beq_cont.156219
beq_else.156218:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.156220
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156222
    fneg f4 f4
    j float_ble_cont.156223
float_ble_else.156222:
float_ble_cont.156223:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.156224
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156226
    fneg f4 f5
    j float_ble_cont.156227
float_ble_else.156226:
    fmv f4 f5
float_ble_cont.156227:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.156228
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156230
    fneg f4 f6
    j float_ble_cont.156231
float_ble_else.156230:
    fmv f4 f6
float_ble_cont.156231:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.156232
    addi r15 r0 1
    j float_ble_cont.156233
float_ble_else.156232:
    or r15 r0 r0
float_ble_cont.156233:
    j float_ble_cont.156229
float_ble_else.156228:
    or r15 r0 r0
float_ble_cont.156229:
    j float_ble_cont.156225
float_ble_else.156224:
    or r15 r0 r0
float_ble_cont.156225:
    bne r15 r0 beq_else.156234
    lw r12 r12 24
    bne r12 r0 beq_else.156236
    addi r12 r0 1
    j beq_cont.156237
beq_else.156236:
    or r12 r0 r0
beq_cont.156237:
    j beq_cont.156235
beq_else.156234:
    lw r12 r12 24
beq_cont.156235:
    j beq_cont.156221
beq_else.156220:
    addi r28 r0 2
    bne r15 r28 beq_else.156238
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156240
    addi r15 r0 1
    j float_ble_cont.156241
float_ble_else.156240:
    or r15 r0 r0
float_ble_cont.156241:
    bne r12 r0 beq_else.156242
    or r12 r15 r0
    j beq_cont.156243
beq_else.156242:
    bne r15 r0 beq_else.156244
    addi r12 r0 1
    j beq_cont.156245
beq_else.156244:
    or r12 r0 r0
beq_cont.156245:
beq_cont.156243:
    bne r12 r0 beq_else.156246
    addi r12 r0 1
    j beq_cont.156247
beq_else.156246:
    or r12 r0 r0
beq_cont.156247:
    j beq_cont.156239
beq_else.156238:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.156248
    fmv f4 f7
    j beq_cont.156249
beq_else.156248:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156249:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.156250
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156251
beq_else.156250:
beq_cont.156251:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156252
    addi r15 r0 1
    j float_ble_cont.156253
float_ble_else.156252:
    or r15 r0 r0
float_ble_cont.156253:
    bne r12 r0 beq_else.156254
    or r12 r15 r0
    j beq_cont.156255
beq_else.156254:
    bne r15 r0 beq_else.156256
    addi r12 r0 1
    j beq_cont.156257
beq_else.156256:
    or r12 r0 r0
beq_cont.156257:
beq_cont.156255:
    bne r12 r0 beq_else.156258
    addi r12 r0 1
    j beq_cont.156259
beq_else.156258:
    or r12 r0 r0
beq_cont.156259:
beq_cont.156239:
beq_cont.156221:
    bne r12 r0 beq_else.156260
    lw r12 r2 4
    addi r28 r0 -1
    bne r12 r28 beq_else.156262
    addi r1 r0 1
    j beq_cont.156263
beq_else.156262:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.156264
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156266
    fneg f4 f4
    j float_ble_cont.156267
float_ble_else.156266:
float_ble_cont.156267:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.156268
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156270
    fneg f4 f5
    j float_ble_cont.156271
float_ble_else.156270:
    fmv f4 f5
float_ble_cont.156271:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.156272
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156274
    fneg f4 f6
    j float_ble_cont.156275
float_ble_else.156274:
    fmv f4 f6
float_ble_cont.156275:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.156276
    addi r15 r0 1
    j float_ble_cont.156277
float_ble_else.156276:
    or r15 r0 r0
float_ble_cont.156277:
    j float_ble_cont.156273
float_ble_else.156272:
    or r15 r0 r0
float_ble_cont.156273:
    j float_ble_cont.156269
float_ble_else.156268:
    or r15 r0 r0
float_ble_cont.156269:
    bne r15 r0 beq_else.156278
    lw r12 r12 24
    bne r12 r0 beq_else.156280
    addi r12 r0 1
    j beq_cont.156281
beq_else.156280:
    or r12 r0 r0
beq_cont.156281:
    j beq_cont.156279
beq_else.156278:
    lw r12 r12 24
beq_cont.156279:
    j beq_cont.156265
beq_else.156264:
    addi r28 r0 2
    bne r15 r28 beq_else.156282
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156284
    addi r15 r0 1
    j float_ble_cont.156285
float_ble_else.156284:
    or r15 r0 r0
float_ble_cont.156285:
    bne r12 r0 beq_else.156286
    or r12 r15 r0
    j beq_cont.156287
beq_else.156286:
    bne r15 r0 beq_else.156288
    addi r12 r0 1
    j beq_cont.156289
beq_else.156288:
    or r12 r0 r0
beq_cont.156289:
beq_cont.156287:
    bne r12 r0 beq_else.156290
    addi r12 r0 1
    j beq_cont.156291
beq_else.156290:
    or r12 r0 r0
beq_cont.156291:
    j beq_cont.156283
beq_else.156282:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.156292
    fmv f4 f7
    j beq_cont.156293
beq_else.156292:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156293:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.156294
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156295
beq_else.156294:
beq_cont.156295:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156296
    addi r15 r0 1
    j float_ble_cont.156297
float_ble_else.156296:
    or r15 r0 r0
float_ble_cont.156297:
    bne r12 r0 beq_else.156298
    or r12 r15 r0
    j beq_cont.156299
beq_else.156298:
    bne r15 r0 beq_else.156300
    addi r12 r0 1
    j beq_cont.156301
beq_else.156300:
    or r12 r0 r0
beq_cont.156301:
beq_cont.156299:
    bne r12 r0 beq_else.156302
    addi r12 r0 1
    j beq_cont.156303
beq_else.156302:
    or r12 r0 r0
beq_cont.156303:
beq_cont.156283:
beq_cont.156265:
    bne r12 r0 beq_else.156304
    lw r12 r2 8
    addi r28 r0 -1
    bne r12 r28 beq_else.156306
    addi r1 r0 1
    j beq_cont.156307
beq_else.156306:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.156308
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156310
    fneg f4 f4
    j float_ble_cont.156311
float_ble_else.156310:
float_ble_cont.156311:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.156312
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156314
    fneg f4 f5
    j float_ble_cont.156315
float_ble_else.156314:
    fmv f4 f5
float_ble_cont.156315:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.156316
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156318
    fneg f4 f6
    j float_ble_cont.156319
float_ble_else.156318:
    fmv f4 f6
float_ble_cont.156319:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.156320
    addi r15 r0 1
    j float_ble_cont.156321
float_ble_else.156320:
    or r15 r0 r0
float_ble_cont.156321:
    j float_ble_cont.156317
float_ble_else.156316:
    or r15 r0 r0
float_ble_cont.156317:
    j float_ble_cont.156313
float_ble_else.156312:
    or r15 r0 r0
float_ble_cont.156313:
    bne r15 r0 beq_else.156322
    lw r12 r12 24
    bne r12 r0 beq_else.156324
    addi r12 r0 1
    j beq_cont.156325
beq_else.156324:
    or r12 r0 r0
beq_cont.156325:
    j beq_cont.156323
beq_else.156322:
    lw r12 r12 24
beq_cont.156323:
    j beq_cont.156309
beq_else.156308:
    addi r28 r0 2
    bne r15 r28 beq_else.156326
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156328
    addi r15 r0 1
    j float_ble_cont.156329
float_ble_else.156328:
    or r15 r0 r0
float_ble_cont.156329:
    bne r12 r0 beq_else.156330
    or r12 r15 r0
    j beq_cont.156331
beq_else.156330:
    bne r15 r0 beq_else.156332
    addi r12 r0 1
    j beq_cont.156333
beq_else.156332:
    or r12 r0 r0
beq_cont.156333:
beq_cont.156331:
    bne r12 r0 beq_else.156334
    addi r12 r0 1
    j beq_cont.156335
beq_else.156334:
    or r12 r0 r0
beq_cont.156335:
    j beq_cont.156327
beq_else.156326:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.156336
    fmv f4 f7
    j beq_cont.156337
beq_else.156336:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156337:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.156338
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156339
beq_else.156338:
beq_cont.156339:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156340
    addi r15 r0 1
    j float_ble_cont.156341
float_ble_else.156340:
    or r15 r0 r0
float_ble_cont.156341:
    bne r12 r0 beq_else.156342
    or r12 r15 r0
    j beq_cont.156343
beq_else.156342:
    bne r15 r0 beq_else.156344
    addi r12 r0 1
    j beq_cont.156345
beq_else.156344:
    or r12 r0 r0
beq_cont.156345:
beq_cont.156343:
    bne r12 r0 beq_else.156346
    addi r12 r0 1
    j beq_cont.156347
beq_else.156346:
    or r12 r0 r0
beq_cont.156347:
beq_cont.156327:
beq_cont.156309:
    bne r12 r0 beq_else.156348
    addi r12 r0 3
    mv r1 r12
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.156349
beq_else.156348:
    or r1 r0 r0
beq_cont.156349:
beq_cont.156307:
    j beq_cont.156305
beq_else.156304:
    or r1 r0 r0
beq_cont.156305:
beq_cont.156263:
    j beq_cont.156261
beq_else.156260:
    or r1 r0 r0
beq_cont.156261:
beq_cont.156219:
    bne r1 r0 beq_else.156350
    j beq_cont.156351
beq_else.156350:
    lw r1 r29 48
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 40
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 24
    lw r4 r29 80
    sw r4 r3 0
    lw r4 r29 16
    lw r5 r29 76
    sw r5 r4 0
beq_cont.156351:
    j float_ble_cont.156217
float_ble_else.156216:
float_ble_cont.156217:
    j float_ble_cont.156215
float_ble_else.156214:
float_ble_cont.156215:
    lw r1 r29 72
    addi r1 r1 1
    lw r3 r29 0
    lw r2 r3 0
    sll r4 r1 2
    lw r5 r29 4
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.156352
    jr r31
beq_else.156352:
    sll r6 r4 2
    lw r7 r29 68
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r6 40
    lwcZ f0 r8 0
    lwcZ f1 r8 4
    lwcZ f2 r8 8
    lw r9 r3 4
    sll r10 r4 2
    add r27 r9 r10
    lw r9 r27 0
    lw r10 r6 4
    addi r28 r0 1
    bne r10 r28 beq_else.156354
    lw r8 r3 0
    lwcZ f3 r9 0
    fsub f3 f3 f0
    lwcZ f4 r9 4
    fmul f3 f3 f4
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156356
    fneg f4 f4
    j float_ble_cont.156357
float_ble_else.156356:
float_ble_cont.156357:
    lw r10 r6 16
    lwcZ f5 r10 4
    fclt f4 f5
    bc1f float_ble_else.156358
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156360
    fneg f4 f4
    j float_ble_cont.156361
float_ble_else.156360:
float_ble_cont.156361:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.156362
    lwcZ f4 r9 4
    fcz f4
    bc1f float_eq0.156364
    or r10 r0 r0
    j float_eq0_cont.156365
float_eq0.156364:
    addi r10 r0 1
float_eq0_cont.156365:
    j float_ble_cont.156363
float_ble_else.156362:
    or r10 r0 r0
float_ble_cont.156363:
    j float_ble_cont.156359
float_ble_else.156358:
    or r10 r0 r0
float_ble_cont.156359:
    bne r10 r0 beq_else.156366
    lwcZ f3 r9 8
    fsub f3 f3 f1
    lwcZ f4 r9 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156368
    fneg f4 f4
    j float_ble_cont.156369
float_ble_else.156368:
float_ble_cont.156369:
    lw r10 r6 16
    lwcZ f5 r10 0
    fclt f4 f5
    bc1f float_ble_else.156370
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156372
    fneg f4 f4
    j float_ble_cont.156373
float_ble_else.156372:
float_ble_cont.156373:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.156374
    lwcZ f4 r9 12
    fcz f4
    bc1f float_eq0.156376
    or r10 r0 r0
    j float_eq0_cont.156377
float_eq0.156376:
    addi r10 r0 1
float_eq0_cont.156377:
    j float_ble_cont.156375
float_ble_else.156374:
    or r10 r0 r0
float_ble_cont.156375:
    j float_ble_cont.156371
float_ble_else.156370:
    or r10 r0 r0
float_ble_cont.156371:
    bne r10 r0 beq_else.156378
    lwcZ f3 r9 16
    fsub f2 f3 f2
    lwcZ f3 r9 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156380
    fneg f0 f0
    j float_ble_cont.156381
float_ble_else.156380:
float_ble_cont.156381:
    lw r10 r6 16
    lwcZ f3 r10 0
    fclt f0 f3
    bc1f float_ble_else.156382
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156384
    fneg f0 f0
    j float_ble_cont.156385
float_ble_else.156384:
float_ble_cont.156385:
    lw r6 r6 16
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f float_ble_else.156386
    lwcZ f0 r9 20
    fcz f0
    bc1f float_eq0.156388
    or r6 r0 r0
    j float_eq0_cont.156389
float_eq0.156388:
    addi r6 r0 1
float_eq0_cont.156389:
    j float_ble_cont.156387
float_ble_else.156386:
    or r6 r0 r0
float_ble_cont.156387:
    j float_ble_cont.156383
float_ble_else.156382:
    or r6 r0 r0
float_ble_cont.156383:
    bne r6 r0 beq_else.156390
    or r6 r0 r0
    j beq_cont.156391
beq_else.156390:
    lw r6 r29 64
    swcZ f2 r6 0
    addi r6 r0 3
beq_cont.156391:
    j beq_cont.156379
beq_else.156378:
    lw r6 r29 64
    swcZ f3 r6 0
    addi r6 r0 2
beq_cont.156379:
    j beq_cont.156367
beq_else.156366:
    lw r6 r29 64
    swcZ f3 r6 0
    addi r6 r0 1
beq_cont.156367:
    j beq_cont.156355
beq_else.156354:
    addi r28 r0 2
    bne r10 r28 beq_else.156392
    lwcZ f0 r9 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156394
    addi r6 r0 1
    j float_ble_cont.156395
float_ble_else.156394:
    or r6 r0 r0
float_ble_cont.156395:
    bne r6 r0 beq_else.156396
    or r6 r0 r0
    j beq_cont.156397
beq_else.156396:
    lwcZ f0 r9 0
    lwcZ f1 r8 12
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
    addi r6 r0 1
beq_cont.156397:
    j beq_cont.156393
beq_else.156392:
    lwcZ f3 r9 0
    fcz f3
    bc1f float_eq0.156398
    or r6 r0 r0
    j float_eq0_cont.156399
float_eq0.156398:
    lwcZ f4 r9 4
    fmul f0 f4 f0
    lwcZ f4 r9 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r9 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156400
    addi r8 r0 1
    j float_ble_cont.156401
float_ble_else.156400:
    or r8 r0 r0
float_ble_cont.156401:
    bne r8 r0 beq_else.156402
    or r6 r0 r0
    j beq_cont.156403
beq_else.156402:
    lw r6 r6 24
    bne r6 r0 beq_else.156404
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156406
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156407
float_ble_else.156406:
    flui f1 0
    # 0.000000
float_ble_cont.156407:
    fsub f0 f0 f1
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
    j beq_cont.156405
beq_else.156404:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156408
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156409
float_ble_else.156408:
    flui f1 0
    # 0.000000
float_ble_cont.156409:
    fadd f0 f0 f1
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
beq_cont.156405:
    addi r6 r0 1
beq_cont.156403:
float_eq0_cont.156399:
beq_cont.156393:
beq_cont.156355:
    bne r6 r0 beq_else.156410
    sll r2 r4 2
    add r27 r7 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.156411
    jr r31
beq_else.156411:
    addi r1 r1 1
    lw r25 r29 8
    mv r2 r5
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.156410:
    lw r8 r29 64
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    sw r1 r29 100
    fclt f1 f0
    bc1f float_ble_else.156413
    lw r8 r29 48
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.156415
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lw r9 r29 60
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f3 f3 f0
    lwcZ f4 r9 8
    fadd f3 f3 f4
    lw r2 r5 0
    sw r6 r29 104
    sw r4 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    addi r28 r0 -1
    bne r2 r28 beq_else.156417
    addi r1 r0 1
    j beq_cont.156418
beq_else.156417:
    sll r2 r2 2
    add r27 r7 r2
    lw r2 r27 0
    lw r9 r2 20
    lwcZ f4 r9 0
    fsub f4 f1 f4
    lw r9 r2 20
    lwcZ f5 r9 4
    fsub f5 f2 f5
    lw r9 r2 20
    lwcZ f6 r9 8
    fsub f6 f3 f6
    lw r9 r2 4
    addi r28 r0 1
    bne r9 r28 beq_else.156419
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156421
    fneg f4 f4
    j float_ble_cont.156422
float_ble_else.156421:
float_ble_cont.156422:
    lw r9 r2 16
    lwcZ f7 r9 0
    fclt f4 f7
    bc1f float_ble_else.156423
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156425
    fneg f4 f5
    j float_ble_cont.156426
float_ble_else.156425:
    fmv f4 f5
float_ble_cont.156426:
    lw r9 r2 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.156427
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156429
    fneg f4 f6
    j float_ble_cont.156430
float_ble_else.156429:
    fmv f4 f6
float_ble_cont.156430:
    lw r9 r2 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.156431
    addi r9 r0 1
    j float_ble_cont.156432
float_ble_else.156431:
    or r9 r0 r0
float_ble_cont.156432:
    j float_ble_cont.156428
float_ble_else.156427:
    or r9 r0 r0
float_ble_cont.156428:
    j float_ble_cont.156424
float_ble_else.156423:
    or r9 r0 r0
float_ble_cont.156424:
    bne r9 r0 beq_else.156433
    lw r2 r2 24
    bne r2 r0 beq_else.156435
    addi r2 r0 1
    j beq_cont.156436
beq_else.156435:
    or r2 r0 r0
beq_cont.156436:
    j beq_cont.156434
beq_else.156433:
    lw r2 r2 24
beq_cont.156434:
    j beq_cont.156420
beq_else.156419:
    addi r28 r0 2
    bne r9 r28 beq_else.156437
    lw r9 r2 16
    lwcZ f7 r9 0
    fmul f4 f7 f4
    lwcZ f7 r9 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r9 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156439
    addi r9 r0 1
    j float_ble_cont.156440
float_ble_else.156439:
    or r9 r0 r0
float_ble_cont.156440:
    bne r2 r0 beq_else.156441
    or r2 r9 r0
    j beq_cont.156442
beq_else.156441:
    bne r9 r0 beq_else.156443
    addi r2 r0 1
    j beq_cont.156444
beq_else.156443:
    or r2 r0 r0
beq_cont.156444:
beq_cont.156442:
    bne r2 r0 beq_else.156445
    addi r2 r0 1
    j beq_cont.156446
beq_else.156445:
    or r2 r0 r0
beq_cont.156446:
    j beq_cont.156438
beq_else.156437:
    fmul f7 f4 f4
    lw r9 r2 16
    lwcZ f8 r9 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r9 r2 16
    lwcZ f9 r9 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r9 r2 16
    lwcZ f9 r9 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r9 r2 12
    bne r9 r0 beq_else.156447
    fmv f4 f7
    j beq_cont.156448
beq_else.156447:
    fmul f8 f5 f6
    lw r9 r2 36
    lwcZ f9 r9 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r9 r2 36
    lwcZ f8 r9 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r9 r2 36
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156448:
    lw r9 r2 4
    addi r28 r0 3
    bne r9 r28 beq_else.156449
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156450
beq_else.156449:
beq_cont.156450:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156451
    addi r9 r0 1
    j float_ble_cont.156452
float_ble_else.156451:
    or r9 r0 r0
float_ble_cont.156452:
    bne r2 r0 beq_else.156453
    or r2 r9 r0
    j beq_cont.156454
beq_else.156453:
    bne r9 r0 beq_else.156455
    addi r2 r0 1
    j beq_cont.156456
beq_else.156455:
    or r2 r0 r0
beq_cont.156456:
beq_cont.156454:
    bne r2 r0 beq_else.156457
    addi r2 r0 1
    j beq_cont.156458
beq_else.156457:
    or r2 r0 r0
beq_cont.156458:
beq_cont.156438:
beq_cont.156420:
    bne r2 r0 beq_else.156459
    lw r2 r5 4
    addi r28 r0 -1
    bne r2 r28 beq_else.156461
    addi r1 r0 1
    j beq_cont.156462
beq_else.156461:
    sll r2 r2 2
    add r27 r7 r2
    lw r2 r27 0
    lw r7 r2 20
    lwcZ f4 r7 0
    fsub f4 f1 f4
    lw r7 r2 20
    lwcZ f5 r7 4
    fsub f5 f2 f5
    lw r7 r2 20
    lwcZ f6 r7 8
    fsub f6 f3 f6
    lw r7 r2 4
    addi r28 r0 1
    bne r7 r28 beq_else.156463
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156465
    fneg f4 f4
    j float_ble_cont.156466
float_ble_else.156465:
float_ble_cont.156466:
    lw r7 r2 16
    lwcZ f7 r7 0
    fclt f4 f7
    bc1f float_ble_else.156467
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156469
    fneg f4 f5
    j float_ble_cont.156470
float_ble_else.156469:
    fmv f4 f5
float_ble_cont.156470:
    lw r7 r2 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.156471
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156473
    fneg f4 f6
    j float_ble_cont.156474
float_ble_else.156473:
    fmv f4 f6
float_ble_cont.156474:
    lw r7 r2 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.156475
    addi r7 r0 1
    j float_ble_cont.156476
float_ble_else.156475:
    or r7 r0 r0
float_ble_cont.156476:
    j float_ble_cont.156472
float_ble_else.156471:
    or r7 r0 r0
float_ble_cont.156472:
    j float_ble_cont.156468
float_ble_else.156467:
    or r7 r0 r0
float_ble_cont.156468:
    bne r7 r0 beq_else.156477
    lw r2 r2 24
    bne r2 r0 beq_else.156479
    addi r2 r0 1
    j beq_cont.156480
beq_else.156479:
    or r2 r0 r0
beq_cont.156480:
    j beq_cont.156478
beq_else.156477:
    lw r2 r2 24
beq_cont.156478:
    j beq_cont.156464
beq_else.156463:
    addi r28 r0 2
    bne r7 r28 beq_else.156481
    lw r7 r2 16
    lwcZ f7 r7 0
    fmul f4 f7 f4
    lwcZ f7 r7 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r7 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156483
    addi r7 r0 1
    j float_ble_cont.156484
float_ble_else.156483:
    or r7 r0 r0
float_ble_cont.156484:
    bne r2 r0 beq_else.156485
    or r2 r7 r0
    j beq_cont.156486
beq_else.156485:
    bne r7 r0 beq_else.156487
    addi r2 r0 1
    j beq_cont.156488
beq_else.156487:
    or r2 r0 r0
beq_cont.156488:
beq_cont.156486:
    bne r2 r0 beq_else.156489
    addi r2 r0 1
    j beq_cont.156490
beq_else.156489:
    or r2 r0 r0
beq_cont.156490:
    j beq_cont.156482
beq_else.156481:
    fmul f7 f4 f4
    lw r7 r2 16
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r7 r2 16
    lwcZ f9 r7 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r7 r2 16
    lwcZ f9 r7 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r7 r2 12
    bne r7 r0 beq_else.156491
    fmv f4 f7
    j beq_cont.156492
beq_else.156491:
    fmul f8 f5 f6
    lw r7 r2 36
    lwcZ f9 r7 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r7 r2 36
    lwcZ f8 r7 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r7 r2 36
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156492:
    lw r7 r2 4
    addi r28 r0 3
    bne r7 r28 beq_else.156493
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156494
beq_else.156493:
beq_cont.156494:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156495
    addi r7 r0 1
    j float_ble_cont.156496
float_ble_else.156495:
    or r7 r0 r0
float_ble_cont.156496:
    bne r2 r0 beq_else.156497
    or r2 r7 r0
    j beq_cont.156498
beq_else.156497:
    bne r7 r0 beq_else.156499
    addi r2 r0 1
    j beq_cont.156500
beq_else.156499:
    or r2 r0 r0
beq_cont.156500:
beq_cont.156498:
    bne r2 r0 beq_else.156501
    addi r2 r0 1
    j beq_cont.156502
beq_else.156501:
    or r2 r0 r0
beq_cont.156502:
beq_cont.156482:
beq_cont.156464:
    bne r2 r0 beq_else.156503
    addi r2 r0 2
    lw r25 r29 56
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.156504
beq_else.156503:
    or r1 r0 r0
beq_cont.156504:
beq_cont.156462:
    j beq_cont.156460
beq_else.156459:
    or r1 r0 r0
beq_cont.156460:
beq_cont.156418:
    bne r1 r0 beq_else.156505
    j beq_cont.156506
beq_else.156505:
    lw r1 r29 48
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lwcZ f0 r29 116
    swcZ f0 r1 4
    lwcZ f0 r29 112
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 108
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 104
    sw r2 r1 0
beq_cont.156506:
    j float_ble_cont.156416
float_ble_else.156415:
float_ble_cont.156416:
    j float_ble_cont.156414
float_ble_else.156413:
float_ble_cont.156414:
    lw r1 r29 100
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network_fast.2911:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    addi r28 r0 -1
    bne r15 r28 beq_else.156507
    jr r31
beq_else.156507:
    sll r15 r15 2
    add r27 r14 r15
    lw r15 r27 0
    lw r16 r3 0
    lw r17 r15 0
    sw r25 r29 0
    sw r10 r29 4
    sw r12 r29 8
    sw r11 r29 12
    sw r13 r29 16
    sw r5 r29 20
    sw r4 r29 24
    sw r7 r29 28
    sw r9 r29 32
    sw r6 r29 36
    sw r3 r29 40
    sw r8 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 -1
    bne r17 r28 beq_else.156509
    j beq_cont.156510
beq_else.156509:
    sll r18 r17 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 40
    lwcZ f0 r19 0
    lwcZ f1 r19 4
    lwcZ f2 r19 8
    lw r20 r3 4
    sll r21 r17 2
    add r27 r20 r21
    lw r20 r27 0
    lw r21 r18 4
    addi r28 r0 1
    bne r21 r28 beq_else.156511
    lw r19 r3 0
    lwcZ f3 r20 0
    fsub f3 f3 f0
    lwcZ f4 r20 4
    fmul f3 f3 f4
    lwcZ f4 r19 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156513
    fneg f4 f4
    j float_ble_cont.156514
float_ble_else.156513:
float_ble_cont.156514:
    lw r21 r18 16
    lwcZ f5 r21 4
    fclt f4 f5
    bc1f float_ble_else.156515
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156517
    fneg f4 f4
    j float_ble_cont.156518
float_ble_else.156517:
float_ble_cont.156518:
    lw r21 r18 16
    lwcZ f5 r21 8
    fclt f4 f5
    bc1f float_ble_else.156519
    lwcZ f4 r20 4
    fcz f4
    bc1f float_eq0.156521
    or r21 r0 r0
    j float_eq0_cont.156522
float_eq0.156521:
    addi r21 r0 1
float_eq0_cont.156522:
    j float_ble_cont.156520
float_ble_else.156519:
    or r21 r0 r0
float_ble_cont.156520:
    j float_ble_cont.156516
float_ble_else.156515:
    or r21 r0 r0
float_ble_cont.156516:
    bne r21 r0 beq_else.156523
    lwcZ f3 r20 8
    fsub f3 f3 f1
    lwcZ f4 r20 12
    fmul f3 f3 f4
    lwcZ f4 r19 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156525
    fneg f4 f4
    j float_ble_cont.156526
float_ble_else.156525:
float_ble_cont.156526:
    lw r21 r18 16
    lwcZ f5 r21 0
    fclt f4 f5
    bc1f float_ble_else.156527
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156529
    fneg f4 f4
    j float_ble_cont.156530
float_ble_else.156529:
float_ble_cont.156530:
    lw r21 r18 16
    lwcZ f5 r21 8
    fclt f4 f5
    bc1f float_ble_else.156531
    lwcZ f4 r20 12
    fcz f4
    bc1f float_eq0.156533
    or r21 r0 r0
    j float_eq0_cont.156534
float_eq0.156533:
    addi r21 r0 1
float_eq0_cont.156534:
    j float_ble_cont.156532
float_ble_else.156531:
    or r21 r0 r0
float_ble_cont.156532:
    j float_ble_cont.156528
float_ble_else.156527:
    or r21 r0 r0
float_ble_cont.156528:
    bne r21 r0 beq_else.156535
    lwcZ f3 r20 16
    fsub f2 f3 f2
    lwcZ f3 r20 20
    fmul f2 f2 f3
    lwcZ f3 r19 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156537
    fneg f0 f0
    j float_ble_cont.156538
float_ble_else.156537:
float_ble_cont.156538:
    lw r21 r18 16
    lwcZ f3 r21 0
    fclt f0 f3
    bc1f float_ble_else.156539
    lwcZ f0 r19 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156541
    fneg f0 f0
    j float_ble_cont.156542
float_ble_else.156541:
float_ble_cont.156542:
    lw r18 r18 16
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.156543
    lwcZ f0 r20 20
    fcz f0
    bc1f float_eq0.156545
    or r18 r0 r0
    j float_eq0_cont.156546
float_eq0.156545:
    addi r18 r0 1
float_eq0_cont.156546:
    j float_ble_cont.156544
float_ble_else.156543:
    or r18 r0 r0
float_ble_cont.156544:
    j float_ble_cont.156540
float_ble_else.156539:
    or r18 r0 r0
float_ble_cont.156540:
    bne r18 r0 beq_else.156547
    or r18 r0 r0
    j beq_cont.156548
beq_else.156547:
    swcZ f2 r7 0
    addi r18 r0 3
beq_cont.156548:
    j beq_cont.156536
beq_else.156535:
    swcZ f3 r7 0
    addi r18 r0 2
beq_cont.156536:
    j beq_cont.156524
beq_else.156523:
    swcZ f3 r7 0
    addi r18 r0 1
beq_cont.156524:
    j beq_cont.156512
beq_else.156511:
    addi r28 r0 2
    bne r21 r28 beq_else.156549
    lwcZ f0 r20 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156551
    addi r18 r0 1
    j float_ble_cont.156552
float_ble_else.156551:
    or r18 r0 r0
float_ble_cont.156552:
    bne r18 r0 beq_else.156553
    or r18 r0 r0
    j beq_cont.156554
beq_else.156553:
    lwcZ f0 r20 0
    lwcZ f1 r19 12
    fmul f0 f0 f1
    swcZ f0 r7 0
    addi r18 r0 1
beq_cont.156554:
    j beq_cont.156550
beq_else.156549:
    lwcZ f3 r20 0
    fcz f3
    bc1f float_eq0.156555
    or r18 r0 r0
    j float_eq0_cont.156556
float_eq0.156555:
    lwcZ f4 r20 4
    fmul f0 f4 f0
    lwcZ f4 r20 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r20 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r19 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156557
    addi r19 r0 1
    j float_ble_cont.156558
float_ble_else.156557:
    or r19 r0 r0
float_ble_cont.156558:
    bne r19 r0 beq_else.156559
    or r18 r0 r0
    j beq_cont.156560
beq_else.156559:
    lw r18 r18 24
    bne r18 r0 beq_else.156561
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156563
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156564
float_ble_else.156563:
    flui f1 0
    # 0.000000
float_ble_cont.156564:
    fsub f0 f0 f1
    lwcZ f1 r20 16
    fmul f0 f0 f1
    swcZ f0 r7 0
    j beq_cont.156562
beq_else.156561:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156565
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156566
float_ble_else.156565:
    flui f1 0
    # 0.000000
float_ble_cont.156566:
    fadd f0 f0 f1
    lwcZ f1 r20 16
    fmul f0 f0 f1
    swcZ f0 r7 0
beq_cont.156562:
    addi r18 r0 1
beq_cont.156560:
float_eq0_cont.156556:
beq_cont.156550:
beq_cont.156512:
    bne r18 r0 beq_else.156567
    sll r16 r17 2
    add r27 r9 r16
    lw r16 r27 0
    lw r16 r16 24
    bne r16 r0 beq_else.156569
    j beq_cont.156570
beq_else.156569:
    addi r16 r0 1
    mv r2 r15
    mv r1 r16
    mv r25 r8
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.156570:
    j beq_cont.156568
beq_else.156567:
    lwcZ f0 r7 0
    flui f1 0
    # 0.000000
    sw r15 r29 60
    fclt f1 f0
    bc1f float_ble_else.156571
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.156573
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r16 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r16 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r16 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r16 r15 0
    sw r18 r29 64
    sw r17 r29 68
    swcZ f3 r29 72
    swcZ f2 r29 76
    swcZ f1 r29 80
    swcZ f0 r29 84
    addi r28 r0 -1
    bne r16 r28 beq_else.156575
    addi r1 r0 1
    j beq_cont.156576
beq_else.156575:
    sll r16 r16 2
    add r27 r9 r16
    lw r16 r27 0
    lw r19 r16 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r16 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r16 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r16 4
    addi r28 r0 1
    bne r19 r28 beq_else.156577
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156579
    fneg f4 f4
    j float_ble_cont.156580
float_ble_else.156579:
float_ble_cont.156580:
    lw r19 r16 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.156581
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156583
    fneg f4 f5
    j float_ble_cont.156584
float_ble_else.156583:
    fmv f4 f5
float_ble_cont.156584:
    lw r19 r16 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.156585
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156587
    fneg f4 f6
    j float_ble_cont.156588
float_ble_else.156587:
    fmv f4 f6
float_ble_cont.156588:
    lw r19 r16 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.156589
    addi r19 r0 1
    j float_ble_cont.156590
float_ble_else.156589:
    or r19 r0 r0
float_ble_cont.156590:
    j float_ble_cont.156586
float_ble_else.156585:
    or r19 r0 r0
float_ble_cont.156586:
    j float_ble_cont.156582
float_ble_else.156581:
    or r19 r0 r0
float_ble_cont.156582:
    bne r19 r0 beq_else.156591
    lw r16 r16 24
    bne r16 r0 beq_else.156593
    addi r16 r0 1
    j beq_cont.156594
beq_else.156593:
    or r16 r0 r0
beq_cont.156594:
    j beq_cont.156592
beq_else.156591:
    lw r16 r16 24
beq_cont.156592:
    j beq_cont.156578
beq_else.156577:
    addi r28 r0 2
    bne r19 r28 beq_else.156595
    lw r19 r16 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r16 r16 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156597
    addi r19 r0 1
    j float_ble_cont.156598
float_ble_else.156597:
    or r19 r0 r0
float_ble_cont.156598:
    bne r16 r0 beq_else.156599
    or r16 r19 r0
    j beq_cont.156600
beq_else.156599:
    bne r19 r0 beq_else.156601
    addi r16 r0 1
    j beq_cont.156602
beq_else.156601:
    or r16 r0 r0
beq_cont.156602:
beq_cont.156600:
    bne r16 r0 beq_else.156603
    addi r16 r0 1
    j beq_cont.156604
beq_else.156603:
    or r16 r0 r0
beq_cont.156604:
    j beq_cont.156596
beq_else.156595:
    fmul f7 f4 f4
    lw r19 r16 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r16 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r16 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r16 12
    bne r19 r0 beq_else.156605
    fmv f4 f7
    j beq_cont.156606
beq_else.156605:
    fmul f8 f5 f6
    lw r19 r16 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r16 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r16 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156606:
    lw r19 r16 4
    addi r28 r0 3
    bne r19 r28 beq_else.156607
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156608
beq_else.156607:
beq_cont.156608:
    lw r16 r16 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156609
    addi r19 r0 1
    j float_ble_cont.156610
float_ble_else.156609:
    or r19 r0 r0
float_ble_cont.156610:
    bne r16 r0 beq_else.156611
    or r16 r19 r0
    j beq_cont.156612
beq_else.156611:
    bne r19 r0 beq_else.156613
    addi r16 r0 1
    j beq_cont.156614
beq_else.156613:
    or r16 r0 r0
beq_cont.156614:
beq_cont.156612:
    bne r16 r0 beq_else.156615
    addi r16 r0 1
    j beq_cont.156616
beq_else.156615:
    or r16 r0 r0
beq_cont.156616:
beq_cont.156596:
beq_cont.156578:
    bne r16 r0 beq_else.156617
    lw r16 r15 4
    addi r28 r0 -1
    bne r16 r28 beq_else.156619
    addi r1 r0 1
    j beq_cont.156620
beq_else.156619:
    sll r16 r16 2
    add r27 r9 r16
    lw r16 r27 0
    lw r19 r16 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r16 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r16 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r16 4
    addi r28 r0 1
    bne r19 r28 beq_else.156621
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.156623
    fneg f4 f4
    j float_ble_cont.156624
float_ble_else.156623:
float_ble_cont.156624:
    lw r19 r16 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.156625
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.156627
    fneg f4 f5
    j float_ble_cont.156628
float_ble_else.156627:
    fmv f4 f5
float_ble_cont.156628:
    lw r19 r16 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.156629
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.156631
    fneg f4 f6
    j float_ble_cont.156632
float_ble_else.156631:
    fmv f4 f6
float_ble_cont.156632:
    lw r19 r16 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.156633
    addi r19 r0 1
    j float_ble_cont.156634
float_ble_else.156633:
    or r19 r0 r0
float_ble_cont.156634:
    j float_ble_cont.156630
float_ble_else.156629:
    or r19 r0 r0
float_ble_cont.156630:
    j float_ble_cont.156626
float_ble_else.156625:
    or r19 r0 r0
float_ble_cont.156626:
    bne r19 r0 beq_else.156635
    lw r16 r16 24
    bne r16 r0 beq_else.156637
    addi r16 r0 1
    j beq_cont.156638
beq_else.156637:
    or r16 r0 r0
beq_cont.156638:
    j beq_cont.156636
beq_else.156635:
    lw r16 r16 24
beq_cont.156636:
    j beq_cont.156622
beq_else.156621:
    addi r28 r0 2
    bne r19 r28 beq_else.156639
    lw r19 r16 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r16 r16 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156641
    addi r19 r0 1
    j float_ble_cont.156642
float_ble_else.156641:
    or r19 r0 r0
float_ble_cont.156642:
    bne r16 r0 beq_else.156643
    or r16 r19 r0
    j beq_cont.156644
beq_else.156643:
    bne r19 r0 beq_else.156645
    addi r16 r0 1
    j beq_cont.156646
beq_else.156645:
    or r16 r0 r0
beq_cont.156646:
beq_cont.156644:
    bne r16 r0 beq_else.156647
    addi r16 r0 1
    j beq_cont.156648
beq_else.156647:
    or r16 r0 r0
beq_cont.156648:
    j beq_cont.156640
beq_else.156639:
    fmul f7 f4 f4
    lw r19 r16 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r16 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r16 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r16 12
    bne r19 r0 beq_else.156649
    fmv f4 f7
    j beq_cont.156650
beq_else.156649:
    fmul f8 f5 f6
    lw r19 r16 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r16 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r16 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.156650:
    lw r19 r16 4
    addi r28 r0 3
    bne r19 r28 beq_else.156651
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.156652
beq_else.156651:
beq_cont.156652:
    lw r16 r16 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156653
    addi r19 r0 1
    j float_ble_cont.156654
float_ble_else.156653:
    or r19 r0 r0
float_ble_cont.156654:
    bne r16 r0 beq_else.156655
    or r16 r19 r0
    j beq_cont.156656
beq_else.156655:
    bne r19 r0 beq_else.156657
    addi r16 r0 1
    j beq_cont.156658
beq_else.156657:
    or r16 r0 r0
beq_cont.156658:
beq_cont.156656:
    bne r16 r0 beq_else.156659
    addi r16 r0 1
    j beq_cont.156660
beq_else.156659:
    or r16 r0 r0
beq_cont.156660:
beq_cont.156640:
beq_cont.156622:
    bne r16 r0 beq_else.156661
    addi r16 r0 2
    mv r2 r15
    mv r1 r16
    mv r25 r13
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.156662
beq_else.156661:
    or r1 r0 r0
beq_cont.156662:
beq_cont.156620:
    j beq_cont.156618
beq_else.156617:
    or r1 r0 r0
beq_cont.156618:
beq_cont.156576:
    bne r1 r0 beq_else.156663
    j beq_cont.156664
beq_else.156663:
    lw r1 r29 24
    lwcZ f0 r29 84
    swcZ f0 r1 0
    lw r2 r29 12
    lwcZ f0 r29 80
    swcZ f0 r2 0
    lwcZ f0 r29 76
    swcZ f0 r2 4
    lwcZ f0 r29 72
    swcZ f0 r2 8
    lw r3 r29 8
    lw r4 r29 68
    sw r4 r3 0
    lw r4 r29 4
    lw r5 r29 64
    sw r5 r4 0
beq_cont.156664:
    j float_ble_cont.156574
float_ble_else.156573:
float_ble_cont.156574:
    j float_ble_cont.156572
float_ble_else.156571:
float_ble_cont.156572:
    addi r1 r0 1
    lw r2 r29 60
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.156568:
beq_cont.156510:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.156665
    jr r31
beq_else.156665:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 40
    lw r25 r29 44
    sw r1 r29 88
    mv r3 r5
    mv r1 r0
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.156667
    jr r31
beq_else.156667:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 40
    lw r6 r5 0
    lw r7 r2 0
    sw r1 r29 92
    addi r28 r0 -1
    bne r7 r28 beq_else.156669
    j beq_cont.156670
beq_else.156669:
    lw r25 r29 36
    sw r6 r29 96
    sw r2 r29 100
    sw r7 r29 104
    mv r2 r5
    mv r1 r7
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.156671
    lw r1 r29 104
    sll r1 r1 2
    lw r2 r29 32
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156673
    j beq_cont.156674
beq_else.156673:
    addi r1 r0 1
    lw r2 r29 100
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.156674:
    j beq_cont.156672
beq_else.156671:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156675
    lw r2 r29 24
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.156677
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lw r4 r29 20
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r4 8
    fadd f3 f3 f4
    lw r3 r29 100
    lw r25 r29 16
    sw r1 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    mv r2 r3
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.156679
    j beq_cont.156680
beq_else.156679:
    lw r1 r29 24
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r1 r29 12
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lwcZ f0 r29 116
    swcZ f0 r1 4
    lwcZ f0 r29 112
    swcZ f0 r1 8
    lw r1 r29 8
    lw r2 r29 104
    sw r2 r1 0
    lw r1 r29 4
    lw r2 r29 108
    sw r2 r1 0
beq_cont.156680:
    j float_ble_cont.156678
float_ble_else.156677:
float_ble_cont.156678:
    j float_ble_cont.156676
float_ble_else.156675:
float_ble_cont.156676:
    addi r1 r0 1
    lw r2 r29 100
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.156672:
beq_cont.156670:
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.156681
    jr r31
beq_else.156681:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r4 r29 40
    lw r25 r29 44
    sw r1 r29 128
    mv r3 r4
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 128
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix_fast.2915:
    lw r4 r25 48
    lw r5 r25 44
    lw r6 r25 40
    lw r7 r25 36
    lw r8 r25 32
    lw r9 r25 28
    lw r10 r25 24
    lw r11 r25 20
    lw r12 r25 16
    lw r13 r25 12
    lw r14 r25 8
    lw r15 r25 4
    sll r16 r1 2
    add r27 r2 r16
    lw r16 r27 0
    lw r17 r16 0
    addi r28 r0 -1
    bne r17 r28 beq_else.156683
    jr r31
beq_else.156683:
    sw r25 r29 0
    sw r8 r29 4
    sw r11 r29 8
    sw r13 r29 12
    sw r12 r29 16
    sw r14 r29 20
    sw r5 r29 24
    sw r4 r29 28
    sw r7 r29 32
    sw r9 r29 36
    sw r10 r29 40
    sw r6 r29 44
    sw r3 r29 48
    sw r15 r29 52
    sw r2 r29 56
    sw r1 r29 60
    addi r28 r0 99
    bne r17 r28 beq_else.156685
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.156687
    j beq_cont.156688
beq_else.156687:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    sw r16 r29 64
    mv r2 r17
    mv r1 r0
    mv r25 r9
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.156689
    j beq_cont.156690
beq_else.156689:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r5 r4 0
    lw r6 r2 0
    addi r28 r0 -1
    bne r6 r28 beq_else.156691
    j beq_cont.156692
beq_else.156691:
    lw r25 r29 44
    sw r5 r29 68
    sw r2 r29 72
    sw r6 r29 76
    mv r2 r4
    mv r1 r6
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    bne r1 r0 beq_else.156693
    lw r1 r29 76
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156695
    j beq_cont.156696
beq_else.156695:
    addi r1 r0 1
    lw r3 r29 72
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.156696:
    j beq_cont.156694
beq_else.156693:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156697
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.156699
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 68
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 24
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 72
    lw r25 r29 20
    sw r1 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.156701
    j beq_cont.156702
beq_else.156701:
    lw r1 r29 28
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 76
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 80
    sw r5 r4 0
beq_cont.156702:
    j float_ble_cont.156700
float_ble_else.156699:
float_ble_cont.156700:
    j float_ble_cont.156698
float_ble_else.156697:
float_ble_cont.156698:
    addi r1 r0 1
    lw r2 r29 72
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.156694:
beq_cont.156692:
    lw r1 r29 64
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.156703
    j beq_cont.156704
beq_else.156703:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 4
    lw r2 r29 64
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.156704:
beq_cont.156690:
beq_cont.156688:
    j beq_cont.156686
beq_else.156685:
    sll r18 r17 2
    add r27 r10 r18
    lw r18 r27 0
    lw r19 r18 40
    lwcZ f0 r19 0
    lwcZ f1 r19 4
    lwcZ f2 r19 8
    lw r20 r3 4
    sll r17 r17 2
    add r27 r20 r17
    lw r17 r27 0
    lw r20 r18 4
    addi r28 r0 1
    bne r20 r28 beq_else.156705
    lw r19 r3 0
    lwcZ f3 r17 0
    fsub f3 f3 f0
    lwcZ f4 r17 4
    fmul f3 f3 f4
    lwcZ f4 r19 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156707
    fneg f4 f4
    j float_ble_cont.156708
float_ble_else.156707:
float_ble_cont.156708:
    lw r20 r18 16
    lwcZ f5 r20 4
    fclt f4 f5
    bc1f float_ble_else.156709
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156711
    fneg f4 f4
    j float_ble_cont.156712
float_ble_else.156711:
float_ble_cont.156712:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.156713
    lwcZ f4 r17 4
    fcz f4
    bc1f float_eq0.156715
    or r20 r0 r0
    j float_eq0_cont.156716
float_eq0.156715:
    addi r20 r0 1
float_eq0_cont.156716:
    j float_ble_cont.156714
float_ble_else.156713:
    or r20 r0 r0
float_ble_cont.156714:
    j float_ble_cont.156710
float_ble_else.156709:
    or r20 r0 r0
float_ble_cont.156710:
    bne r20 r0 beq_else.156717
    lwcZ f3 r17 8
    fsub f3 f3 f1
    lwcZ f4 r17 12
    fmul f3 f3 f4
    lwcZ f4 r19 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156719
    fneg f4 f4
    j float_ble_cont.156720
float_ble_else.156719:
float_ble_cont.156720:
    lw r20 r18 16
    lwcZ f5 r20 0
    fclt f4 f5
    bc1f float_ble_else.156721
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156723
    fneg f4 f4
    j float_ble_cont.156724
float_ble_else.156723:
float_ble_cont.156724:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.156725
    lwcZ f4 r17 12
    fcz f4
    bc1f float_eq0.156727
    or r20 r0 r0
    j float_eq0_cont.156728
float_eq0.156727:
    addi r20 r0 1
float_eq0_cont.156728:
    j float_ble_cont.156726
float_ble_else.156725:
    or r20 r0 r0
float_ble_cont.156726:
    j float_ble_cont.156722
float_ble_else.156721:
    or r20 r0 r0
float_ble_cont.156722:
    bne r20 r0 beq_else.156729
    lwcZ f3 r17 16
    fsub f2 f3 f2
    lwcZ f3 r17 20
    fmul f2 f2 f3
    lwcZ f3 r19 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156731
    fneg f0 f0
    j float_ble_cont.156732
float_ble_else.156731:
float_ble_cont.156732:
    lw r20 r18 16
    lwcZ f3 r20 0
    fclt f0 f3
    bc1f float_ble_else.156733
    lwcZ f0 r19 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156735
    fneg f0 f0
    j float_ble_cont.156736
float_ble_else.156735:
float_ble_cont.156736:
    lw r18 r18 16
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.156737
    lwcZ f0 r17 20
    fcz f0
    bc1f float_eq0.156739
    or r17 r0 r0
    j float_eq0_cont.156740
float_eq0.156739:
    addi r17 r0 1
float_eq0_cont.156740:
    j float_ble_cont.156738
float_ble_else.156737:
    or r17 r0 r0
float_ble_cont.156738:
    j float_ble_cont.156734
float_ble_else.156733:
    or r17 r0 r0
float_ble_cont.156734:
    bne r17 r0 beq_else.156741
    or r17 r0 r0
    j beq_cont.156742
beq_else.156741:
    swcZ f2 r7 0
    addi r17 r0 3
beq_cont.156742:
    j beq_cont.156730
beq_else.156729:
    swcZ f3 r7 0
    addi r17 r0 2
beq_cont.156730:
    j beq_cont.156718
beq_else.156717:
    swcZ f3 r7 0
    addi r17 r0 1
beq_cont.156718:
    j beq_cont.156706
beq_else.156705:
    addi r28 r0 2
    bne r20 r28 beq_else.156743
    lwcZ f0 r17 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156745
    addi r18 r0 1
    j float_ble_cont.156746
float_ble_else.156745:
    or r18 r0 r0
float_ble_cont.156746:
    bne r18 r0 beq_else.156747
    or r17 r0 r0
    j beq_cont.156748
beq_else.156747:
    lwcZ f0 r17 0
    lwcZ f1 r19 12
    fmul f0 f0 f1
    swcZ f0 r7 0
    addi r17 r0 1
beq_cont.156748:
    j beq_cont.156744
beq_else.156743:
    lwcZ f3 r17 0
    fcz f3
    bc1f float_eq0.156749
    or r17 r0 r0
    j float_eq0_cont.156750
float_eq0.156749:
    lwcZ f4 r17 4
    fmul f0 f4 f0
    lwcZ f4 r17 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r19 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156751
    addi r19 r0 1
    j float_ble_cont.156752
float_ble_else.156751:
    or r19 r0 r0
float_ble_cont.156752:
    bne r19 r0 beq_else.156753
    or r17 r0 r0
    j beq_cont.156754
beq_else.156753:
    lw r18 r18 24
    bne r18 r0 beq_else.156755
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156757
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156758
float_ble_else.156757:
    flui f1 0
    # 0.000000
float_ble_cont.156758:
    fsub f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r7 0
    j beq_cont.156756
beq_else.156755:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156759
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156760
float_ble_else.156759:
    flui f1 0
    # 0.000000
float_ble_cont.156760:
    fadd f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r7 0
beq_cont.156756:
    addi r17 r0 1
beq_cont.156754:
float_eq0_cont.156750:
beq_cont.156744:
beq_cont.156706:
    bne r17 r0 beq_else.156761
    j beq_cont.156762
beq_else.156761:
    lwcZ f0 r7 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.156763
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.156765
    j beq_cont.156766
beq_else.156765:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    sw r16 r29 64
    mv r2 r17
    mv r1 r0
    mv r25 r9
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 64
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.156767
    j beq_cont.156768
beq_else.156767:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r5 r4 0
    lw r6 r2 0
    addi r28 r0 -1
    bne r6 r28 beq_else.156769
    j beq_cont.156770
beq_else.156769:
    lw r25 r29 44
    sw r5 r29 100
    sw r2 r29 104
    sw r6 r29 108
    mv r2 r4
    mv r1 r6
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.156771
    lw r1 r29 108
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156773
    j beq_cont.156774
beq_else.156773:
    addi r1 r0 1
    lw r3 r29 104
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.156774:
    j beq_cont.156772
beq_else.156771:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156775
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.156777
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 100
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 24
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 104
    lw r25 r29 20
    sw r1 r29 112
    swcZ f3 r29 116
    swcZ f2 r29 120
    swcZ f1 r29 124
    swcZ f0 r29 128
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.156779
    j beq_cont.156780
beq_else.156779:
    lw r1 r29 28
    lwcZ f0 r29 128
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 124
    swcZ f0 r2 0
    lwcZ f0 r29 120
    swcZ f0 r2 4
    lwcZ f0 r29 116
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 108
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 112
    sw r5 r4 0
beq_cont.156780:
    j float_ble_cont.156778
float_ble_else.156777:
float_ble_cont.156778:
    j float_ble_cont.156776
float_ble_else.156775:
float_ble_cont.156776:
    addi r1 r0 1
    lw r2 r29 104
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.156772:
beq_cont.156770:
    lw r1 r29 64
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.156781
    j beq_cont.156782
beq_else.156781:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 4
    lw r2 r29 64
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.156782:
beq_cont.156768:
beq_cont.156766:
    j float_ble_cont.156764
float_ble_else.156763:
float_ble_cont.156764:
beq_cont.156762:
beq_cont.156686:
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.156783
    jr r31
beq_else.156783:
    sw r1 r29 132
    addi r28 r0 99
    bne r4 r28 beq_else.156785
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.156787
    j beq_cont.156788
beq_else.156787:
    sll r4 r4 2
    lw r5 r29 52
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 48
    lw r7 r6 0
    lw r8 r4 0
    sw r2 r29 136
    addi r28 r0 -1
    bne r8 r28 beq_else.156789
    j beq_cont.156790
beq_else.156789:
    lw r25 r29 44
    sw r7 r29 140
    sw r4 r29 144
    sw r8 r29 148
    mv r2 r6
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.156791
    lw r1 r29 148
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156793
    j beq_cont.156794
beq_else.156793:
    addi r1 r0 1
    lw r3 r29 144
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.156794:
    j beq_cont.156792
beq_else.156791:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156795
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.156797
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 140
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 24
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 144
    lw r25 r29 20
    sw r1 r29 152
    swcZ f3 r29 156
    swcZ f2 r29 160
    swcZ f1 r29 164
    swcZ f0 r29 168
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.156799
    j beq_cont.156800
beq_else.156799:
    lw r1 r29 28
    lwcZ f0 r29 168
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 164
    swcZ f0 r2 0
    lwcZ f0 r29 160
    swcZ f0 r2 4
    lwcZ f0 r29 156
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 148
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 152
    sw r3 r2 0
beq_cont.156800:
    j float_ble_cont.156798
float_ble_else.156797:
float_ble_cont.156798:
    j float_ble_cont.156796
float_ble_else.156795:
float_ble_cont.156796:
    addi r1 r0 1
    lw r2 r29 144
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.156792:
beq_cont.156790:
    lw r1 r29 136
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.156801
    j beq_cont.156802
beq_else.156801:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r1 r0 3
    lw r2 r29 136
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.156802:
beq_cont.156788:
    j beq_cont.156786
beq_else.156785:
    sll r5 r4 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lw r8 r29 48
    lw r9 r8 4
    sll r4 r4 2
    add r27 r9 r4
    lw r4 r27 0
    lw r9 r5 4
    addi r28 r0 1
    bne r9 r28 beq_else.156803
    lw r7 r8 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156805
    fneg f4 f4
    j float_ble_cont.156806
float_ble_else.156805:
float_ble_cont.156806:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.156807
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156809
    fneg f4 f4
    j float_ble_cont.156810
float_ble_else.156809:
float_ble_cont.156810:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.156811
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.156813
    or r9 r0 r0
    j float_eq0_cont.156814
float_eq0.156813:
    addi r9 r0 1
float_eq0_cont.156814:
    j float_ble_cont.156812
float_ble_else.156811:
    or r9 r0 r0
float_ble_cont.156812:
    j float_ble_cont.156808
float_ble_else.156807:
    or r9 r0 r0
float_ble_cont.156808:
    bne r9 r0 beq_else.156815
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156817
    fneg f4 f4
    j float_ble_cont.156818
float_ble_else.156817:
float_ble_cont.156818:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.156819
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156821
    fneg f4 f4
    j float_ble_cont.156822
float_ble_else.156821:
float_ble_cont.156822:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.156823
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.156825
    or r9 r0 r0
    j float_eq0_cont.156826
float_eq0.156825:
    addi r9 r0 1
float_eq0_cont.156826:
    j float_ble_cont.156824
float_ble_else.156823:
    or r9 r0 r0
float_ble_cont.156824:
    j float_ble_cont.156820
float_ble_else.156819:
    or r9 r0 r0
float_ble_cont.156820:
    bne r9 r0 beq_else.156827
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156829
    fneg f0 f0
    j float_ble_cont.156830
float_ble_else.156829:
float_ble_cont.156830:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.156831
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156833
    fneg f0 f0
    j float_ble_cont.156834
float_ble_else.156833:
float_ble_cont.156834:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.156835
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.156837
    or r4 r0 r0
    j float_eq0_cont.156838
float_eq0.156837:
    addi r4 r0 1
float_eq0_cont.156838:
    j float_ble_cont.156836
float_ble_else.156835:
    or r4 r0 r0
float_ble_cont.156836:
    j float_ble_cont.156832
float_ble_else.156831:
    or r4 r0 r0
float_ble_cont.156832:
    bne r4 r0 beq_else.156839
    or r4 r0 r0
    j beq_cont.156840
beq_else.156839:
    lw r4 r29 32
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.156840:
    j beq_cont.156828
beq_else.156827:
    lw r4 r29 32
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.156828:
    j beq_cont.156816
beq_else.156815:
    lw r4 r29 32
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.156816:
    j beq_cont.156804
beq_else.156803:
    addi r28 r0 2
    bne r9 r28 beq_else.156841
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156843
    addi r5 r0 1
    j float_ble_cont.156844
float_ble_else.156843:
    or r5 r0 r0
float_ble_cont.156844:
    bne r5 r0 beq_else.156845
    or r4 r0 r0
    j beq_cont.156846
beq_else.156845:
    lwcZ f0 r4 0
    lwcZ f1 r7 12
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.156846:
    j beq_cont.156842
beq_else.156841:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.156847
    or r4 r0 r0
    j float_eq0_cont.156848
float_eq0.156847:
    lwcZ f4 r4 4
    fmul f0 f4 f0
    lwcZ f4 r4 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156849
    addi r7 r0 1
    j float_ble_cont.156850
float_ble_else.156849:
    or r7 r0 r0
float_ble_cont.156850:
    bne r7 r0 beq_else.156851
    or r4 r0 r0
    j beq_cont.156852
beq_else.156851:
    lw r5 r5 24
    bne r5 r0 beq_else.156853
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156855
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156856
float_ble_else.156855:
    flui f1 0
    # 0.000000
float_ble_cont.156856:
    fsub f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    j beq_cont.156854
beq_else.156853:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156857
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156858
float_ble_else.156857:
    flui f1 0
    # 0.000000
float_ble_cont.156858:
    fadd f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
beq_cont.156854:
    addi r4 r0 1
beq_cont.156852:
float_eq0_cont.156848:
beq_cont.156842:
beq_cont.156804:
    bne r4 r0 beq_else.156859
    j beq_cont.156860
beq_else.156859:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r29 28
    lwcZ f1 r5 0
    fclt f0 f1
    bc1f float_ble_else.156861
    lw r7 r2 4
    addi r28 r0 -1
    bne r7 r28 beq_else.156863
    j beq_cont.156864
beq_else.156863:
    sll r7 r7 2
    lw r9 r29 52
    add r27 r9 r7
    lw r7 r27 0
    lw r10 r8 0
    lw r11 r7 0
    sw r2 r29 136
    addi r28 r0 -1
    bne r11 r28 beq_else.156865
    j beq_cont.156866
beq_else.156865:
    lw r25 r29 44
    sw r10 r29 172
    sw r7 r29 176
    sw r11 r29 180
    mv r2 r8
    mv r1 r11
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.156867
    lw r1 r29 180
    sll r1 r1 2
    lw r2 r29 40
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156869
    j beq_cont.156870
beq_else.156869:
    addi r1 r0 1
    lw r3 r29 176
    lw r4 r29 48
    lw r25 r29 36
    mv r2 r3
    mv r3 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.156870:
    j beq_cont.156868
beq_else.156867:
    lw r2 r29 32
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156871
    lw r3 r29 28
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.156873
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 172
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 24
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 176
    lw r25 r29 20
    sw r1 r29 184
    swcZ f3 r29 188
    swcZ f2 r29 192
    swcZ f1 r29 196
    swcZ f0 r29 200
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    bne r1 r0 beq_else.156875
    j beq_cont.156876
beq_else.156875:
    lw r1 r29 28
    lwcZ f0 r29 200
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 196
    swcZ f0 r2 0
    lwcZ f0 r29 192
    swcZ f0 r2 4
    lwcZ f0 r29 188
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 180
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 184
    sw r3 r2 0
beq_cont.156876:
    j float_ble_cont.156874
float_ble_else.156873:
float_ble_cont.156874:
    j float_ble_cont.156872
float_ble_else.156871:
float_ble_cont.156872:
    addi r1 r0 1
    lw r2 r29 176
    lw r3 r29 48
    lw r25 r29 36
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.156868:
beq_cont.156866:
    lw r1 r29 136
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.156877
    j beq_cont.156878
beq_else.156877:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 48
    lw r25 r29 36
    mv r3 r4
    mv r1 r0
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r1 r0 3
    lw r2 r29 136
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.156878:
beq_cont.156864:
    j float_ble_cont.156862
float_ble_else.156861:
float_ble_cont.156862:
beq_cont.156860:
beq_cont.156786:
    lw r1 r29 132
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.156879
    jr r31
beq_else.156879:
    sw r1 r29 204
    addi r28 r0 99
    bne r4 r28 beq_else.156881
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.156883
    j beq_cont.156884
beq_else.156883:
    sll r4 r4 2
    lw r5 r29 52
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 48
    lw r25 r29 36
    sw r2 r29 208
    mv r3 r5
    mv r2 r4
    mv r1 r0
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r1 r0 2
    lw r2 r29 208
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.156884:
    j beq_cont.156882
beq_else.156881:
    sll r5 r4 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r5 40
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lw r7 r29 48
    lw r8 r7 4
    sll r4 r4 2
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.156885
    lw r6 r7 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156887
    fneg f4 f4
    j float_ble_cont.156888
float_ble_else.156887:
float_ble_cont.156888:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.156889
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156891
    fneg f4 f4
    j float_ble_cont.156892
float_ble_else.156891:
float_ble_cont.156892:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.156893
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.156895
    or r8 r0 r0
    j float_eq0_cont.156896
float_eq0.156895:
    addi r8 r0 1
float_eq0_cont.156896:
    j float_ble_cont.156894
float_ble_else.156893:
    or r8 r0 r0
float_ble_cont.156894:
    j float_ble_cont.156890
float_ble_else.156889:
    or r8 r0 r0
float_ble_cont.156890:
    bne r8 r0 beq_else.156897
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156899
    fneg f4 f4
    j float_ble_cont.156900
float_ble_else.156899:
float_ble_cont.156900:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.156901
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156903
    fneg f4 f4
    j float_ble_cont.156904
float_ble_else.156903:
float_ble_cont.156904:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.156905
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.156907
    or r8 r0 r0
    j float_eq0_cont.156908
float_eq0.156907:
    addi r8 r0 1
float_eq0_cont.156908:
    j float_ble_cont.156906
float_ble_else.156905:
    or r8 r0 r0
float_ble_cont.156906:
    j float_ble_cont.156902
float_ble_else.156901:
    or r8 r0 r0
float_ble_cont.156902:
    bne r8 r0 beq_else.156909
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.156911
    fneg f0 f0
    j float_ble_cont.156912
float_ble_else.156911:
float_ble_cont.156912:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.156913
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156915
    fneg f0 f0
    j float_ble_cont.156916
float_ble_else.156915:
float_ble_cont.156916:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.156917
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.156919
    or r4 r0 r0
    j float_eq0_cont.156920
float_eq0.156919:
    addi r4 r0 1
float_eq0_cont.156920:
    j float_ble_cont.156918
float_ble_else.156917:
    or r4 r0 r0
float_ble_cont.156918:
    j float_ble_cont.156914
float_ble_else.156913:
    or r4 r0 r0
float_ble_cont.156914:
    bne r4 r0 beq_else.156921
    or r4 r0 r0
    j beq_cont.156922
beq_else.156921:
    lw r4 r29 32
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.156922:
    j beq_cont.156910
beq_else.156909:
    lw r4 r29 32
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.156910:
    j beq_cont.156898
beq_else.156897:
    lw r4 r29 32
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.156898:
    j beq_cont.156886
beq_else.156885:
    addi r28 r0 2
    bne r8 r28 beq_else.156923
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.156925
    addi r5 r0 1
    j float_ble_cont.156926
float_ble_else.156925:
    or r5 r0 r0
float_ble_cont.156926:
    bne r5 r0 beq_else.156927
    or r4 r0 r0
    j beq_cont.156928
beq_else.156927:
    lwcZ f0 r4 0
    lwcZ f1 r6 12
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.156928:
    j beq_cont.156924
beq_else.156923:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.156929
    or r4 r0 r0
    j float_eq0_cont.156930
float_eq0.156929:
    lwcZ f4 r4 4
    fmul f0 f4 f0
    lwcZ f4 r4 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r6 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156931
    addi r6 r0 1
    j float_ble_cont.156932
float_ble_else.156931:
    or r6 r0 r0
float_ble_cont.156932:
    bne r6 r0 beq_else.156933
    or r4 r0 r0
    j beq_cont.156934
beq_else.156933:
    lw r5 r5 24
    bne r5 r0 beq_else.156935
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156937
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156938
float_ble_else.156937:
    flui f1 0
    # 0.000000
float_ble_cont.156938:
    fsub f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
    j beq_cont.156936
beq_else.156935:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.156939
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.156940
float_ble_else.156939:
    flui f1 0
    # 0.000000
float_ble_cont.156940:
    fadd f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 32
    swcZ f0 r4 0
beq_cont.156936:
    addi r4 r0 1
beq_cont.156934:
float_eq0_cont.156930:
beq_cont.156924:
beq_cont.156886:
    bne r4 r0 beq_else.156941
    j beq_cont.156942
beq_else.156941:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r29 28
    lwcZ f1 r5 0
    fclt f0 f1
    bc1f float_ble_else.156943
    lw r6 r2 4
    addi r28 r0 -1
    bne r6 r28 beq_else.156945
    j beq_cont.156946
beq_else.156945:
    sll r6 r6 2
    lw r8 r29 52
    add r27 r8 r6
    lw r6 r27 0
    lw r25 r29 36
    sw r2 r29 208
    mv r3 r7
    mv r2 r6
    mv r1 r0
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r1 r0 2
    lw r2 r29 208
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.156946:
    j float_ble_cont.156944
float_ble_else.156943:
float_ble_cont.156944:
beq_cont.156942:
beq_cont.156882:
    lw r1 r29 204
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.156947
    jr r31
beq_else.156947:
    sw r1 r29 212
    addi r28 r0 99
    bne r4 r28 beq_else.156949
    addi r4 r0 1
    lw r5 r29 48
    lw r25 r29 4
    mv r3 r5
    mv r1 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.156950
beq_else.156949:
    lw r5 r29 48
    lw r25 r29 44
    sw r2 r29 216
    mv r2 r5
    mv r1 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.156951
    j beq_cont.156952
beq_else.156951:
    lw r1 r29 32
    lwcZ f0 r1 0
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.156953
    addi r1 r0 1
    lw r2 r29 216
    lw r3 r29 48
    lw r25 r29 4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j float_ble_cont.156954
float_ble_else.156953:
float_ble_cont.156954:
beq_cont.156952:
beq_cont.156950:
    lw r1 r29 212
    addi r1 r1 1
    lw r2 r29 56
    lw r3 r29 48
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
judge_intersection_fast.2919:
    lw r2 r25 56
    lw r3 r25 52
    lw r4 r25 48
    lw r5 r25 44
    lw r6 r25 40
    lw r7 r25 36
    lw r8 r25 32
    lw r9 r25 28
    lw r10 r25 24
    lw r11 r25 20
    lw r12 r25 16
    lw r13 r25 12
    lw r14 r25 8
    lw r15 r25 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    swcZ f0 r3 0
    lw r9 r9 0
    lw r16 r9 0
    lw r17 r16 0
    sw r3 r29 0
    addi r28 r0 -1
    bne r17 r28 beq_else.156955
    j beq_cont.156956
beq_else.156955:
    sw r2 r29 4
    sw r5 r29 8
    sw r6 r29 12
    sw r10 r29 16
    sw r7 r29 20
    sw r1 r29 24
    sw r8 r29 28
    sw r15 r29 32
    sw r9 r29 36
    addi r28 r0 99
    bne r17 r28 beq_else.156957
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.156959
    j beq_cont.156960
beq_else.156959:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    lw r18 r1 0
    lw r19 r17 0
    sw r16 r29 40
    addi r28 r0 -1
    bne r19 r28 beq_else.156961
    j beq_cont.156962
beq_else.156961:
    sw r11 r29 44
    sw r13 r29 48
    sw r12 r29 52
    sw r14 r29 56
    sw r4 r29 60
    sw r18 r29 64
    sw r17 r29 68
    sw r19 r29 72
    mv r2 r1
    mv r25 r5
    mv r1 r19
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.156963
    lw r1 r29 72
    sll r1 r1 2
    lw r2 r29 16
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.156965
    j beq_cont.156966
beq_else.156965:
    addi r1 r0 1
    lw r3 r29 68
    lw r4 r29 24
    lw r25 r29 28
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.156966:
    j beq_cont.156964
beq_else.156963:
    lw r2 r29 12
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.156967
    lw r3 r29 0
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.156969
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 64
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 60
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 68
    lw r25 r29 56
    sw r1 r29 76
    swcZ f3 r29 80
    swcZ f2 r29 84
    swcZ f1 r29 88
    swcZ f0 r29 92
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.156971
    j beq_cont.156972
beq_else.156971:
    lw r1 r29 0
    lwcZ f0 r29 92
    swcZ f0 r1 0
    lw r2 r29 52
    lwcZ f0 r29 88
    swcZ f0 r2 0
    lwcZ f0 r29 84
    swcZ f0 r2 4
    lwcZ f0 r29 80
    swcZ f0 r2 8
    lw r2 r29 48
    lw r3 r29 72
    sw r3 r2 0
    lw r2 r29 44
    lw r3 r29 76
    sw r3 r2 0
beq_cont.156972:
    j float_ble_cont.156970
float_ble_else.156969:
float_ble_cont.156970:
    j float_ble_cont.156968
float_ble_else.156967:
float_ble_cont.156968:
    addi r1 r0 1
    lw r2 r29 68
    lw r3 r29 24
    lw r25 r29 28
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.156964:
beq_cont.156962:
    lw r1 r29 40
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.156973
    j beq_cont.156974
beq_else.156973:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 24
    lw r25 r29 28
    mv r3 r4
    mv r1 r0
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 3
    lw r2 r29 40
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.156974:
beq_cont.156960:
    j beq_cont.156958
beq_else.156957:
    sll r18 r17 2
    add r27 r10 r18
    lw r18 r27 0
    lw r19 r18 40
    lwcZ f0 r19 0
    lwcZ f1 r19 4
    lwcZ f2 r19 8
    lw r20 r1 4
    sll r17 r17 2
    add r27 r20 r17
    lw r17 r27 0
    lw r20 r18 4
    addi r28 r0 1
    bne r20 r28 beq_else.156975
    lw r19 r1 0
    lwcZ f3 r17 0
    fsub f3 f3 f0
    lwcZ f4 r17 4
    fmul f3 f3 f4
    lwcZ f4 r19 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156977
    fneg f4 f4
    j float_ble_cont.156978
float_ble_else.156977:
float_ble_cont.156978:
    lw r20 r18 16
    lwcZ f5 r20 4
    fclt f4 f5
    bc1f float_ble_else.156979
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156981
    fneg f4 f4
    j float_ble_cont.156982
float_ble_else.156981:
float_ble_cont.156982:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.156983
    lwcZ f4 r17 4
    fcz f4
    bc1f float_eq0.156985
    or r20 r0 r0
    j float_eq0_cont.156986
float_eq0.156985:
    addi r20 r0 1
float_eq0_cont.156986:
    j float_ble_cont.156984
float_ble_else.156983:
    or r20 r0 r0
float_ble_cont.156984:
    j float_ble_cont.156980
float_ble_else.156979:
    or r20 r0 r0
float_ble_cont.156980:
    bne r20 r0 beq_else.156987
    lwcZ f3 r17 8
    fsub f3 f3 f1
    lwcZ f4 r17 12
    fmul f3 f3 f4
    lwcZ f4 r19 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156989
    fneg f4 f4
    j float_ble_cont.156990
float_ble_else.156989:
float_ble_cont.156990:
    lw r20 r18 16
    lwcZ f5 r20 0
    fclt f4 f5
    bc1f float_ble_else.156991
    lwcZ f4 r19 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.156993
    fneg f4 f4
    j float_ble_cont.156994
float_ble_else.156993:
float_ble_cont.156994:
    lw r20 r18 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.156995
    lwcZ f4 r17 12
    fcz f4
    bc1f float_eq0.156997
    or r20 r0 r0
    j float_eq0_cont.156998
float_eq0.156997:
    addi r20 r0 1
float_eq0_cont.156998:
    j float_ble_cont.156996
float_ble_else.156995:
    or r20 r0 r0
float_ble_cont.156996:
    j float_ble_cont.156992
float_ble_else.156991:
    or r20 r0 r0
float_ble_cont.156992:
    bne r20 r0 beq_else.156999
    lwcZ f3 r17 16
    fsub f2 f3 f2
    lwcZ f3 r17 20
    fmul f2 f2 f3
    lwcZ f3 r19 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157001
    fneg f0 f0
    j float_ble_cont.157002
float_ble_else.157001:
float_ble_cont.157002:
    lw r20 r18 16
    lwcZ f3 r20 0
    fclt f0 f3
    bc1f float_ble_else.157003
    lwcZ f0 r19 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157005
    fneg f0 f0
    j float_ble_cont.157006
float_ble_else.157005:
float_ble_cont.157006:
    lw r18 r18 16
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.157007
    lwcZ f0 r17 20
    fcz f0
    bc1f float_eq0.157009
    or r17 r0 r0
    j float_eq0_cont.157010
float_eq0.157009:
    addi r17 r0 1
float_eq0_cont.157010:
    j float_ble_cont.157008
float_ble_else.157007:
    or r17 r0 r0
float_ble_cont.157008:
    j float_ble_cont.157004
float_ble_else.157003:
    or r17 r0 r0
float_ble_cont.157004:
    bne r17 r0 beq_else.157011
    or r17 r0 r0
    j beq_cont.157012
beq_else.157011:
    swcZ f2 r6 0
    addi r17 r0 3
beq_cont.157012:
    j beq_cont.157000
beq_else.156999:
    swcZ f3 r6 0
    addi r17 r0 2
beq_cont.157000:
    j beq_cont.156988
beq_else.156987:
    swcZ f3 r6 0
    addi r17 r0 1
beq_cont.156988:
    j beq_cont.156976
beq_else.156975:
    addi r28 r0 2
    bne r20 r28 beq_else.157013
    lwcZ f0 r17 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157015
    addi r18 r0 1
    j float_ble_cont.157016
float_ble_else.157015:
    or r18 r0 r0
float_ble_cont.157016:
    bne r18 r0 beq_else.157017
    or r17 r0 r0
    j beq_cont.157018
beq_else.157017:
    lwcZ f0 r17 0
    lwcZ f1 r19 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.157018:
    j beq_cont.157014
beq_else.157013:
    lwcZ f3 r17 0
    fcz f3
    bc1f float_eq0.157019
    or r17 r0 r0
    j float_eq0_cont.157020
float_eq0.157019:
    lwcZ f4 r17 4
    fmul f0 f4 f0
    lwcZ f4 r17 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r19 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157021
    addi r19 r0 1
    j float_ble_cont.157022
float_ble_else.157021:
    or r19 r0 r0
float_ble_cont.157022:
    bne r19 r0 beq_else.157023
    or r17 r0 r0
    j beq_cont.157024
beq_else.157023:
    lw r18 r18 24
    bne r18 r0 beq_else.157025
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157027
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.157028
float_ble_else.157027:
    flui f1 0
    # 0.000000
float_ble_cont.157028:
    fsub f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.157026
beq_else.157025:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157029
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.157030
float_ble_else.157029:
    flui f1 0
    # 0.000000
float_ble_cont.157030:
    fadd f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.157026:
    addi r17 r0 1
beq_cont.157024:
float_eq0_cont.157020:
beq_cont.157014:
beq_cont.156976:
    bne r17 r0 beq_else.157031
    j beq_cont.157032
beq_else.157031:
    lwcZ f0 r6 0
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.157033
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.157035
    j beq_cont.157036
beq_else.157035:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    lw r18 r1 0
    lw r19 r17 0
    sw r16 r29 40
    addi r28 r0 -1
    bne r19 r28 beq_else.157037
    j beq_cont.157038
beq_else.157037:
    sw r11 r29 44
    sw r13 r29 48
    sw r12 r29 52
    sw r14 r29 56
    sw r4 r29 60
    sw r18 r29 96
    sw r17 r29 100
    sw r19 r29 104
    mv r2 r1
    mv r25 r5
    mv r1 r19
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.157039
    lw r1 r29 104
    sll r1 r1 2
    lw r2 r29 16
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.157041
    j beq_cont.157042
beq_else.157041:
    addi r1 r0 1
    lw r3 r29 100
    lw r4 r29 24
    lw r25 r29 28
    mv r2 r3
    mv r3 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.157042:
    j beq_cont.157040
beq_else.157039:
    lw r2 r29 12
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157043
    lw r3 r29 0
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.157045
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 96
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 60
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r4 r29 100
    lw r25 r29 56
    sw r1 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.157047
    j beq_cont.157048
beq_else.157047:
    lw r1 r29 0
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r2 r29 52
    lwcZ f0 r29 120
    swcZ f0 r2 0
    lwcZ f0 r29 116
    swcZ f0 r2 4
    lwcZ f0 r29 112
    swcZ f0 r2 8
    lw r2 r29 48
    lw r3 r29 104
    sw r3 r2 0
    lw r2 r29 44
    lw r3 r29 108
    sw r3 r2 0
beq_cont.157048:
    j float_ble_cont.157046
float_ble_else.157045:
float_ble_cont.157046:
    j float_ble_cont.157044
float_ble_else.157043:
float_ble_cont.157044:
    addi r1 r0 1
    lw r2 r29 100
    lw r3 r29 24
    lw r25 r29 28
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.157040:
beq_cont.157038:
    lw r1 r29 40
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.157049
    j beq_cont.157050
beq_else.157049:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 24
    lw r25 r29 28
    mv r3 r4
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 3
    lw r2 r29 40
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.157050:
beq_cont.157036:
    j float_ble_cont.157034
float_ble_else.157033:
float_ble_cont.157034:
beq_cont.157032:
beq_cont.156958:
    lw r1 r29 36
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157051
    j beq_cont.157052
beq_else.157051:
    addi r28 r0 99
    bne r3 r28 beq_else.157053
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.157055
    j beq_cont.157056
beq_else.157055:
    sll r3 r3 2
    lw r4 r29 32
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r29 24
    lw r25 r29 28
    sw r2 r29 128
    mv r2 r3
    mv r1 r0
    mv r3 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 2
    lw r2 r29 128
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.157056:
    j beq_cont.157054
beq_else.157053:
    sll r4 r3 2
    lw r5 r29 16
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r4 40
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lw r6 r29 24
    lw r7 r6 4
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.157057
    lw r5 r6 0
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lwcZ f4 r5 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157059
    fneg f4 f4
    j float_ble_cont.157060
float_ble_else.157059:
float_ble_cont.157060:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.157061
    lwcZ f4 r5 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157063
    fneg f4 f4
    j float_ble_cont.157064
float_ble_else.157063:
float_ble_cont.157064:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.157065
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.157067
    or r7 r0 r0
    j float_eq0_cont.157068
float_eq0.157067:
    addi r7 r0 1
float_eq0_cont.157068:
    j float_ble_cont.157066
float_ble_else.157065:
    or r7 r0 r0
float_ble_cont.157066:
    j float_ble_cont.157062
float_ble_else.157061:
    or r7 r0 r0
float_ble_cont.157062:
    bne r7 r0 beq_else.157069
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r5 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157071
    fneg f4 f4
    j float_ble_cont.157072
float_ble_else.157071:
float_ble_cont.157072:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.157073
    lwcZ f4 r5 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157075
    fneg f4 f4
    j float_ble_cont.157076
float_ble_else.157075:
float_ble_cont.157076:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.157077
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.157079
    or r7 r0 r0
    j float_eq0_cont.157080
float_eq0.157079:
    addi r7 r0 1
float_eq0_cont.157080:
    j float_ble_cont.157078
float_ble_else.157077:
    or r7 r0 r0
float_ble_cont.157078:
    j float_ble_cont.157074
float_ble_else.157073:
    or r7 r0 r0
float_ble_cont.157074:
    bne r7 r0 beq_else.157081
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r5 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157083
    fneg f0 f0
    j float_ble_cont.157084
float_ble_else.157083:
float_ble_cont.157084:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.157085
    lwcZ f0 r5 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157087
    fneg f0 f0
    j float_ble_cont.157088
float_ble_else.157087:
float_ble_cont.157088:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.157089
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.157091
    or r3 r0 r0
    j float_eq0_cont.157092
float_eq0.157091:
    addi r3 r0 1
float_eq0_cont.157092:
    j float_ble_cont.157090
float_ble_else.157089:
    or r3 r0 r0
float_ble_cont.157090:
    j float_ble_cont.157086
float_ble_else.157085:
    or r3 r0 r0
float_ble_cont.157086:
    bne r3 r0 beq_else.157093
    or r3 r0 r0
    j beq_cont.157094
beq_else.157093:
    lw r3 r29 12
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.157094:
    j beq_cont.157082
beq_else.157081:
    lw r3 r29 12
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.157082:
    j beq_cont.157070
beq_else.157069:
    lw r3 r29 12
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.157070:
    j beq_cont.157058
beq_else.157057:
    addi r28 r0 2
    bne r7 r28 beq_else.157095
    lwcZ f0 r3 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157097
    addi r4 r0 1
    j float_ble_cont.157098
float_ble_else.157097:
    or r4 r0 r0
float_ble_cont.157098:
    bne r4 r0 beq_else.157099
    or r3 r0 r0
    j beq_cont.157100
beq_else.157099:
    lwcZ f0 r3 0
    lwcZ f1 r5 12
    fmul f0 f0 f1
    lw r3 r29 12
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.157100:
    j beq_cont.157096
beq_else.157095:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.157101
    or r3 r0 r0
    j float_eq0_cont.157102
float_eq0.157101:
    lwcZ f4 r3 4
    fmul f0 f4 f0
    lwcZ f4 r3 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157103
    addi r5 r0 1
    j float_ble_cont.157104
float_ble_else.157103:
    or r5 r0 r0
float_ble_cont.157104:
    bne r5 r0 beq_else.157105
    or r3 r0 r0
    j beq_cont.157106
beq_else.157105:
    lw r4 r4 24
    bne r4 r0 beq_else.157107
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157109
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.157110
float_ble_else.157109:
    flui f1 0
    # 0.000000
float_ble_cont.157110:
    fsub f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 12
    swcZ f0 r3 0
    j beq_cont.157108
beq_else.157107:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157111
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.157112
float_ble_else.157111:
    flui f1 0
    # 0.000000
float_ble_cont.157112:
    fadd f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 12
    swcZ f0 r3 0
beq_cont.157108:
    addi r3 r0 1
beq_cont.157106:
float_eq0_cont.157102:
beq_cont.157096:
beq_cont.157058:
    bne r3 r0 beq_else.157113
    j beq_cont.157114
beq_else.157113:
    lw r3 r29 12
    lwcZ f0 r3 0
    lw r4 r29 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.157115
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.157117
    j beq_cont.157118
beq_else.157117:
    sll r5 r5 2
    lw r7 r29 32
    add r27 r7 r5
    lw r5 r27 0
    lw r25 r29 28
    sw r2 r29 128
    mv r3 r6
    mv r2 r5
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 2
    lw r2 r29 128
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.157118:
    j float_ble_cont.157116
float_ble_else.157115:
float_ble_cont.157116:
beq_cont.157114:
beq_cont.157054:
    lw r1 r29 36
    lw r2 r1 8
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157119
    j beq_cont.157120
beq_else.157119:
    addi r28 r0 99
    bne r3 r28 beq_else.157121
    addi r3 r0 1
    lw r4 r29 24
    lw r25 r29 20
    mv r1 r3
    mv r3 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.157122
beq_else.157121:
    lw r4 r29 24
    lw r25 r29 8
    sw r2 r29 132
    mv r2 r4
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.157123
    j beq_cont.157124
beq_else.157123:
    lw r1 r29 12
    lwcZ f0 r1 0
    lw r1 r29 0
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157125
    addi r2 r0 1
    lw r3 r29 132
    lw r4 r29 24
    lw r25 r29 20
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j float_ble_cont.157126
float_ble_else.157125:
float_ble_cont.157126:
beq_cont.157124:
beq_cont.157122:
    addi r1 r0 3
    lw r2 r29 36
    lw r3 r29 24
    lw r25 r29 4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.157120:
beq_cont.157052:
beq_cont.156956:
    lw r1 r29 0
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.157127
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.157128
    addi r1 r0 1
    jr r31
float_ble_else.157128:
    or r1 r0 r0
    jr r31
float_ble_else.157127:
    or r1 r0 r0
    jr r31
utexture.2930:
    lw r3 r25 4
    lw r4 r1 0
    lw r5 r1 32
    lwcZ f0 r5 0
    swcZ f0 r3 0
    lw r5 r1 32
    lwcZ f0 r5 4
    swcZ f0 r3 4
    lw r5 r1 32
    lwcZ f0 r5 8
    swcZ f0 r3 8
    addi r28 r0 1
    bne r4 r28 beq_else.157129
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r4 f1
    itof f2 r4
    fclt f1 f2
    bc1f float_ble_else.157130
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.157131
float_ble_else.157130:
    fmv f1 f2
float_ble_cont.157131:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.157132
    addi r4 r0 1
    j float_ble_cont.157133
float_ble_else.157132:
    or r4 r0 r0
float_ble_cont.157133:
    lwcZ f0 r2 8
    lw r1 r1 20
    lwcZ f1 r1 8
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.157134
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.157135
float_ble_else.157134:
    fmv f1 f2
float_ble_cont.157135:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.157136
    addi r1 r0 1
    j float_ble_cont.157137
float_ble_else.157136:
    or r1 r0 r0
float_ble_cont.157137:
    bne r4 r0 beq_else.157138
    bne r1 r0 beq_else.157140
    flui f0 17279
    # 255.000000
    j beq_cont.157141
beq_else.157140:
    flui f0 0
    # 0.000000
beq_cont.157141:
    j beq_cont.157139
beq_else.157138:
    bne r1 r0 beq_else.157142
    flui f0 0
    # 0.000000
    j beq_cont.157143
beq_else.157142:
    flui f0 17279
    # 255.000000
beq_cont.157143:
beq_cont.157139:
    swcZ f0 r3 4
    jr r31
beq_else.157129:
    addi r28 r0 2
    bne r4 r28 beq_else.157145
    lwcZ f0 r2 4
    flui f1 16000
    # 0.250000
    fmul f0 f0 f1
    addi r1 r0 3
    sw r3 r29 0
    swcZ f0 r29 4
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.157146
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157147
float_ble_else.157146:
float_ble_cont.157147:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.157148
    j float_ble_cont.157149
float_ble_else.157148:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157150
    j float_ble_cont.157151
float_ble_else.157150:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157152
    j float_ble_cont.157153
float_ble_else.157152:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157154
    j float_ble_cont.157155
float_ble_else.157154:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157156
    j float_ble_cont.157157
float_ble_else.157156:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157158
    j float_ble_cont.157159
float_ble_else.157158:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157160
    j float_ble_cont.157161
float_ble_else.157160:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157162
    j float_ble_cont.157163
float_ble_else.157162:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157164
    j float_ble_cont.157165
float_ble_else.157164:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157166
    j float_ble_cont.157167
float_ble_else.157166:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157168
    j float_ble_cont.157169
float_ble_else.157168:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157170
    j float_ble_cont.157171
float_ble_else.157170:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157172
    j float_ble_cont.157173
float_ble_else.157172:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2540
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.157173:
float_ble_cont.157171:
float_ble_cont.157169:
float_ble_cont.157167:
float_ble_cont.157165:
float_ble_cont.157163:
float_ble_cont.157161:
float_ble_cont.157159:
float_ble_cont.157157:
float_ble_cont.157155:
float_ble_cont.157153:
float_ble_cont.157151:
float_ble_cont.157149:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157174
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157176
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157177
float_ble_else.157176:
float_ble_cont.157177:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157178
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157180
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157181
float_ble_else.157180:
float_ble_cont.157181:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157182
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157184
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157185
float_ble_else.157184:
float_ble_cont.157185:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157186
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157188
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157189
float_ble_else.157188:
float_ble_cont.157189:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157190
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157192
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157193
float_ble_else.157192:
float_ble_cont.157193:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157194
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157196
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157197
float_ble_else.157196:
float_ble_cont.157197:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157198
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157200
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157201
float_ble_else.157200:
float_ble_cont.157201:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157202
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157204
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157205
float_ble_else.157204:
float_ble_cont.157205:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157206
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157208
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157209
float_ble_else.157208:
float_ble_cont.157209:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157210
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157212
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157213
float_ble_else.157212:
float_ble_cont.157213:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157214
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157216
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157217
float_ble_else.157216:
float_ble_cont.157217:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157218
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157220
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157221
float_ble_else.157220:
float_ble_cont.157221:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157222
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157224
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157225
float_ble_else.157224:
float_ble_cont.157225:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2542
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.157223
float_ble_else.157222:
float_ble_cont.157223:
    j float_ble_cont.157219
float_ble_else.157218:
float_ble_cont.157219:
    j float_ble_cont.157215
float_ble_else.157214:
float_ble_cont.157215:
    j float_ble_cont.157211
float_ble_else.157210:
float_ble_cont.157211:
    j float_ble_cont.157207
float_ble_else.157206:
float_ble_cont.157207:
    j float_ble_cont.157203
float_ble_else.157202:
float_ble_cont.157203:
    j float_ble_cont.157199
float_ble_else.157198:
float_ble_cont.157199:
    j float_ble_cont.157195
float_ble_else.157194:
float_ble_cont.157195:
    j float_ble_cont.157191
float_ble_else.157190:
float_ble_cont.157191:
    j float_ble_cont.157187
float_ble_else.157186:
float_ble_cont.157187:
    j float_ble_cont.157183
float_ble_else.157182:
float_ble_cont.157183:
    j float_ble_cont.157179
float_ble_else.157178:
float_ble_cont.157179:
    j float_ble_cont.157175
float_ble_else.157174:
float_ble_cont.157175:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157226
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.157227
float_ble_else.157226:
float_ble_cont.157227:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157228
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157229
float_ble_else.157228:
float_ble_cont.157229:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157230
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.157231
float_ble_else.157230:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.157231:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.157232
    fneg f0 f0
    j float_ble_cont.157233
float_ble_else.157232:
float_ble_cont.157233:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f1 f0
    lw r1 r29 0
    swcZ f1 r1 0
    flui f1 17279
    # 255.000000
    flui f2 16256
    # 1.000000
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
    jr r31
beq_else.157145:
    addi r28 r0 3
    bne r4 r28 beq_else.157235
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r2 8
    lw r1 r1 20
    lwcZ f2 r1 8
    fsub f1 f1 f2
    fmul f0 f0 f0
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157236
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157237
float_ble_else.157236:
    flui f0 0
    # 0.000000
float_ble_cont.157237:
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fmul f0 f0 f1
    ftoi r1 f0
    itof f1 r1
    fclt f0 f1
    bc1f float_ble_else.157238
    flui f2 16256
    # 1.000000
    fsub f1 f1 f2
    j float_ble_cont.157239
float_ble_else.157238:
float_ble_cont.157239:
    fsub f0 f0 f1
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157240
    fneg f0 f0
    j float_ble_cont.157241
float_ble_else.157240:
float_ble_cont.157241:
    addi r1 r0 3
    sw r3 r29 0
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 12
    fclt f0 f1
    bc1f float_ble_else.157242
    j float_ble_cont.157243
float_ble_else.157242:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157244
    j float_ble_cont.157245
float_ble_else.157244:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157246
    j float_ble_cont.157247
float_ble_else.157246:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157248
    j float_ble_cont.157249
float_ble_else.157248:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157250
    j float_ble_cont.157251
float_ble_else.157250:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157252
    j float_ble_cont.157253
float_ble_else.157252:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157254
    j float_ble_cont.157255
float_ble_else.157254:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157256
    j float_ble_cont.157257
float_ble_else.157256:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157258
    j float_ble_cont.157259
float_ble_else.157258:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157260
    j float_ble_cont.157261
float_ble_else.157260:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157262
    j float_ble_cont.157263
float_ble_else.157262:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157264
    j float_ble_cont.157265
float_ble_else.157264:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.157266
    j float_ble_cont.157267
float_ble_else.157266:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub1.2540
    subi r29 r29 24
    lw r31 r29 20
float_ble_cont.157267:
float_ble_cont.157265:
float_ble_cont.157263:
float_ble_cont.157261:
float_ble_cont.157259:
float_ble_cont.157257:
float_ble_cont.157255:
float_ble_cont.157253:
float_ble_cont.157251:
float_ble_cont.157249:
float_ble_cont.157247:
float_ble_cont.157245:
float_ble_cont.157243:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157268
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157270
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157271
float_ble_else.157270:
float_ble_cont.157271:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157272
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157274
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157275
float_ble_else.157274:
float_ble_cont.157275:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157276
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157278
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157279
float_ble_else.157278:
float_ble_cont.157279:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157280
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157282
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157283
float_ble_else.157282:
float_ble_cont.157283:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157284
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157286
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157287
float_ble_else.157286:
float_ble_cont.157287:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157288
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157290
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157291
float_ble_else.157290:
float_ble_cont.157291:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157292
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157294
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157295
float_ble_else.157294:
float_ble_cont.157295:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157296
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157298
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157299
float_ble_else.157298:
float_ble_cont.157299:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157300
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157302
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157303
float_ble_else.157302:
float_ble_cont.157303:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157304
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157306
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157307
float_ble_else.157306:
float_ble_cont.157307:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157308
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157310
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157311
float_ble_else.157310:
float_ble_cont.157311:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157312
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157314
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157315
float_ble_else.157314:
float_ble_cont.157315:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157316
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157318
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.157319
float_ble_else.157318:
float_ble_cont.157319:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub2.2542
    subi r29 r29 24
    lw r31 r29 20
    j float_ble_cont.157317
float_ble_else.157316:
float_ble_cont.157317:
    j float_ble_cont.157313
float_ble_else.157312:
float_ble_cont.157313:
    j float_ble_cont.157309
float_ble_else.157308:
float_ble_cont.157309:
    j float_ble_cont.157305
float_ble_else.157304:
float_ble_cont.157305:
    j float_ble_cont.157301
float_ble_else.157300:
float_ble_cont.157301:
    j float_ble_cont.157297
float_ble_else.157296:
float_ble_cont.157297:
    j float_ble_cont.157293
float_ble_else.157292:
float_ble_cont.157293:
    j float_ble_cont.157289
float_ble_else.157288:
float_ble_cont.157289:
    j float_ble_cont.157285
float_ble_else.157284:
float_ble_cont.157285:
    j float_ble_cont.157281
float_ble_else.157280:
float_ble_cont.157281:
    j float_ble_cont.157277
float_ble_else.157276:
float_ble_cont.157277:
    j float_ble_cont.157273
float_ble_else.157272:
float_ble_cont.157273:
    j float_ble_cont.157269
float_ble_else.157268:
float_ble_cont.157269:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157320
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.157321
float_ble_else.157320:
float_ble_cont.157321:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.157322
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.157323
float_ble_else.157322:
float_ble_cont.157323:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.157324
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.157325
float_ble_else.157324:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.157325:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.157326
    fneg f0 f0
    j float_ble_cont.157327
float_ble_else.157326:
float_ble_cont.157327:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f0 f1
    lw r1 r29 0
    swcZ f1 r1 4
    flui f1 16256
    # 1.000000
    fsub f0 f1 f0
    flui f1 17279
    # 255.000000
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
beq_else.157235:
    addi r28 r0 4
    bne r4 r28 beq_else.157329
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lw r4 r1 16
    lwcZ f1 r4 0
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157330
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.157331
float_ble_else.157330:
    flui f1 0
    # 0.000000
float_ble_cont.157331:
    fmul f0 f0 f1
    lwcZ f1 r2 8
    lw r4 r1 20
    lwcZ f2 r4 8
    fsub f1 f1 f2
    lw r4 r1 16
    lwcZ f2 r4 8
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.157332
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.157333
float_ble_else.157332:
    flui f2 0
    # 0.000000
float_ble_cont.157333:
    fmul f1 f1 f2
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157334
    fneg f3 f0
    j float_ble_cont.157335
float_ble_else.157334:
    fmv f3 f0
float_ble_cont.157335:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.157336
    flui f0 16752
    # 15.000000
    j float_ble_cont.157337
float_ble_else.157336:
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157338
    fneg f0 f0
    j float_ble_cont.157339
float_ble_else.157338:
float_ble_cont.157339:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157340
    addi r4 r0 1
    j float_ble_cont.157341
float_ble_else.157340:
    or r4 r0 r0
float_ble_cont.157341:
    bne r4 r0 beq_else.157342
    fneg f0 f0
    j beq_cont.157343
beq_else.157342:
beq_cont.157343:
    flui f1 16096
    # 0.437500
    fclt f0 f1
    bc1f float_ble_else.157344
    fmul f1 f0 f0
    fmul f3 f1 f0
    fmul f4 f1 f3
    fmul f5 f1 f4
    fmul f6 f1 f5
    fmul f7 f1 f6
    fmul f1 f1 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f0 f0 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f0 f0 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f0 f0 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f0 f0 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f1 f3 f1
    fadd f0 f0 f1
    j float_ble_cont.157345
float_ble_else.157344:
    flui f1 16412
    # 2.437500
    fclt f0 f1
    bc1f float_ble_else.157346
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    flui f3 16256
    # 1.000000
    fsub f3 f0 f3
    flui f4 16256
    # 1.000000
    fadd f0 f0 f4
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fadd f0 f1 f0
    j float_ble_cont.157347
float_ble_else.157346:
    flui f1 16329
    # 1.570796
    fori f1 f1 4059
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fsub f0 f1 f0
float_ble_cont.157347:
float_ble_cont.157345:
    bne r4 r0 beq_else.157348
    fneg f0 f0
    j beq_cont.157349
beq_else.157348:
beq_cont.157349:
    flui f1 16880
    # 30.000000
    fmul f0 f0 f1
    flui f1 16034
    # 0.318310
    fori f1 f1 -1661
    fmul f0 f0 f1
float_ble_cont.157337:
    ftoi r4 f0
    itof f1 r4
    fclt f0 f1
    bc1f float_ble_else.157350
    flui f3 16256
    # 1.000000
    fsub f1 f1 f3
    j float_ble_cont.157351
float_ble_else.157350:
float_ble_cont.157351:
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r2 r1 20
    lwcZ f3 r2 4
    fsub f1 f1 f3
    lw r1 r1 16
    lwcZ f3 r1 4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.157352
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.157353
float_ble_else.157352:
    flui f3 0
    # 0.000000
float_ble_cont.157353:
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.157354
    fneg f3 f2
    j float_ble_cont.157355
float_ble_else.157354:
    fmv f3 f2
float_ble_cont.157355:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.157356
    flui f1 16752
    # 15.000000
    j float_ble_cont.157357
float_ble_else.157356:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.157358
    fneg f1 f1
    j float_ble_cont.157359
float_ble_else.157358:
float_ble_cont.157359:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.157360
    addi r1 r0 1
    j float_ble_cont.157361
float_ble_else.157360:
    or r1 r0 r0
float_ble_cont.157361:
    bne r1 r0 beq_else.157362
    fneg f1 f1
    j beq_cont.157363
beq_else.157362:
beq_cont.157363:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.157364
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.157365
float_ble_else.157364:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.157366
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.157367
float_ble_else.157366:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.157367:
float_ble_cont.157365:
    bne r1 r0 beq_else.157368
    fneg f1 f1
    j beq_cont.157369
beq_else.157368:
beq_cont.157369:
    flui f2 16880
    # 30.000000
    fmul f1 f1 f2
    flui f2 16034
    # 0.318310
    fori f2 f2 -1661
    fmul f1 f1 f2
float_ble_cont.157357:
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.157370
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j float_ble_cont.157371
float_ble_else.157370:
float_ble_cont.157371:
    fsub f1 f1 f2
    flui f2 15897
    # 0.150000
    fori f2 f2 -26214
    flui f3 16128
    # 0.500000
    fsub f0 f3 f0
    fmul f0 f0 f0
    fsub f0 f2 f0
    flui f2 16128
    # 0.500000
    fsub f1 f2 f1
    fmul f1 f1 f1
    fsub f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157372
    addi r1 r0 1
    j float_ble_cont.157373
float_ble_else.157372:
    or r1 r0 r0
float_ble_cont.157373:
    bne r1 r0 beq_else.157374
    j beq_cont.157375
beq_else.157374:
    flui f0 0
    # 0.000000
beq_cont.157375:
    flui f1 17279
    # 255.000000
    fmul f0 f1 f0
    flui f1 16469
    # 3.333333
    fori f1 f1 21845
    fmul f0 f0 f1
    swcZ f0 r3 8
    jr r31
beq_else.157329:
    jr r31
trace_reflections.2937:
    lw r3 r25 104
    lw r4 r25 100
    lw r5 r25 96
    lw r6 r25 92
    lw r7 r25 88
    lw r8 r25 84
    lw r9 r25 80
    lw r10 r25 76
    lw r11 r25 72
    lw r12 r25 68
    lw r13 r25 64
    lw r14 r25 60
    lw r15 r25 56
    lw r16 r25 52
    lw r17 r25 48
    lw r18 r25 44
    lw r19 r25 40
    lw r20 r25 36
    lw r21 r25 32
    lw r22 r25 28
    lw r23 r25 24
    lw r24 r25 20
    sw r22 r29 0
    lw r22 r25 16
    sw r6 r29 4
    lw r6 r25 12
    sw r15 r29 8
    lw r15 r25 8
    sw r25 r29 12
    lw r25 r25 4
    slt r28 r1 r0
    bne r0 r28 beq_else.157378
    sw r1 r29 16
    sll r1 r1 2
    add r27 r16 r1
    lw r1 r27 0
    sw r16 r29 20
    lw r16 r1 4
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r5 0
    sw r2 r29 24
    lw r2 r17 0
    sw r19 r29 28
    lw r19 r2 0
    sw r12 r29 32
    lw r12 r19 0
    sw r4 r29 36
    sw r7 r29 40
    sw r10 r29 44
    swcZ f1 r29 48
    swcZ f0 r29 52
    sw r16 r29 56
    sw r3 r29 60
    sw r6 r29 64
    sw r13 r29 68
    sw r15 r29 72
    sw r21 r29 76
    sw r14 r29 80
    sw r18 r29 84
    sw r25 r29 88
    sw r9 r29 92
    sw r24 r29 96
    sw r20 r29 100
    sw r8 r29 104
    sw r17 r29 108
    sw r1 r29 112
    sw r23 r29 116
    sw r22 r29 120
    sw r5 r29 124
    addi r28 r0 -1
    bne r12 r28 beq_else.157379
    j beq_cont.157380
beq_else.157379:
    sw r2 r29 128
    addi r28 r0 99
    bne r12 r28 beq_else.157381
    lw r12 r19 4
    addi r28 r0 -1
    bne r12 r28 beq_else.157383
    j beq_cont.157384
beq_else.157383:
    sll r12 r12 2
    add r27 r25 r12
    lw r12 r27 0
    sw r19 r29 132
    mv r3 r16
    mv r2 r12
    mv r1 r0
    mv r25 r11
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 56
    lw r25 r29 44
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.157384:
    j beq_cont.157382
beq_else.157381:
    sll r3 r12 2
    add r27 r18 r3
    lw r3 r27 0
    lw r6 r3 40
    lwcZ f2 r6 0
    lwcZ f3 r6 4
    lwcZ f4 r6 8
    lw r13 r16 4
    sll r12 r12 2
    add r27 r13 r12
    lw r12 r27 0
    lw r13 r3 4
    addi r28 r0 1
    bne r13 r28 beq_else.157385
    lw r6 r16 0
    lwcZ f5 r12 0
    fsub f5 f5 f2
    lwcZ f6 r12 4
    fmul f5 f5 f6
    lwcZ f6 r6 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157387
    fneg f6 f6
    j float_ble_cont.157388
float_ble_else.157387:
float_ble_cont.157388:
    lw r13 r3 16
    lwcZ f7 r13 4
    fclt f6 f7
    bc1f float_ble_else.157389
    lwcZ f6 r6 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157391
    fneg f6 f6
    j float_ble_cont.157392
float_ble_else.157391:
float_ble_cont.157392:
    lw r13 r3 16
    lwcZ f7 r13 8
    fclt f6 f7
    bc1f float_ble_else.157393
    lwcZ f6 r12 4
    fcz f6
    bc1f float_eq0.157395
    or r13 r0 r0
    j float_eq0_cont.157396
float_eq0.157395:
    addi r13 r0 1
float_eq0_cont.157396:
    j float_ble_cont.157394
float_ble_else.157393:
    or r13 r0 r0
float_ble_cont.157394:
    j float_ble_cont.157390
float_ble_else.157389:
    or r13 r0 r0
float_ble_cont.157390:
    bne r13 r0 beq_else.157397
    lwcZ f5 r12 8
    fsub f5 f5 f3
    lwcZ f6 r12 12
    fmul f5 f5 f6
    lwcZ f6 r6 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157399
    fneg f6 f6
    j float_ble_cont.157400
float_ble_else.157399:
float_ble_cont.157400:
    lw r13 r3 16
    lwcZ f7 r13 0
    fclt f6 f7
    bc1f float_ble_else.157401
    lwcZ f6 r6 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157403
    fneg f6 f6
    j float_ble_cont.157404
float_ble_else.157403:
float_ble_cont.157404:
    lw r13 r3 16
    lwcZ f7 r13 8
    fclt f6 f7
    bc1f float_ble_else.157405
    lwcZ f6 r12 12
    fcz f6
    bc1f float_eq0.157407
    or r13 r0 r0
    j float_eq0_cont.157408
float_eq0.157407:
    addi r13 r0 1
float_eq0_cont.157408:
    j float_ble_cont.157406
float_ble_else.157405:
    or r13 r0 r0
float_ble_cont.157406:
    j float_ble_cont.157402
float_ble_else.157401:
    or r13 r0 r0
float_ble_cont.157402:
    bne r13 r0 beq_else.157409
    lwcZ f5 r12 16
    fsub f4 f5 f4
    lwcZ f5 r12 20
    fmul f4 f4 f5
    lwcZ f5 r6 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.157411
    fneg f2 f2
    j float_ble_cont.157412
float_ble_else.157411:
float_ble_cont.157412:
    lw r13 r3 16
    lwcZ f5 r13 0
    fclt f2 f5
    bc1f float_ble_else.157413
    lwcZ f2 r6 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.157415
    fneg f2 f2
    j float_ble_cont.157416
float_ble_else.157415:
float_ble_cont.157416:
    lw r3 r3 16
    lwcZ f3 r3 4
    fclt f2 f3
    bc1f float_ble_else.157417
    lwcZ f2 r12 20
    fcz f2
    bc1f float_eq0.157419
    or r3 r0 r0
    j float_eq0_cont.157420
float_eq0.157419:
    addi r3 r0 1
float_eq0_cont.157420:
    j float_ble_cont.157418
float_ble_else.157417:
    or r3 r0 r0
float_ble_cont.157418:
    j float_ble_cont.157414
float_ble_else.157413:
    or r3 r0 r0
float_ble_cont.157414:
    bne r3 r0 beq_else.157421
    or r3 r0 r0
    j beq_cont.157422
beq_else.157421:
    swcZ f4 r9 0
    addi r3 r0 3
beq_cont.157422:
    j beq_cont.157410
beq_else.157409:
    swcZ f5 r9 0
    addi r3 r0 2
beq_cont.157410:
    j beq_cont.157398
beq_else.157397:
    swcZ f5 r9 0
    addi r3 r0 1
beq_cont.157398:
    j beq_cont.157386
beq_else.157385:
    addi r28 r0 2
    bne r13 r28 beq_else.157423
    lwcZ f2 r12 0
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.157425
    addi r3 r0 1
    j float_ble_cont.157426
float_ble_else.157425:
    or r3 r0 r0
float_ble_cont.157426:
    bne r3 r0 beq_else.157427
    or r3 r0 r0
    j beq_cont.157428
beq_else.157427:
    lwcZ f2 r12 0
    lwcZ f3 r6 12
    fmul f2 f2 f3
    swcZ f2 r9 0
    addi r3 r0 1
beq_cont.157428:
    j beq_cont.157424
beq_else.157423:
    lwcZ f5 r12 0
    fcz f5
    bc1f float_eq0.157429
    or r3 r0 r0
    j float_eq0_cont.157430
float_eq0.157429:
    lwcZ f6 r12 4
    fmul f2 f6 f2
    lwcZ f6 r12 8
    fmul f3 f6 f3
    fadd f2 f2 f3
    lwcZ f3 r12 12
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r6 12
    fmul f4 f2 f2
    fmul f3 f5 f3
    fsub f3 f4 f3
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.157431
    addi r6 r0 1
    j float_ble_cont.157432
float_ble_else.157431:
    or r6 r0 r0
float_ble_cont.157432:
    bne r6 r0 beq_else.157433
    or r3 r0 r0
    j beq_cont.157434
beq_else.157433:
    lw r3 r3 24
    bne r3 r0 beq_else.157435
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.157437
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.157438
float_ble_else.157437:
    flui f3 0
    # 0.000000
float_ble_cont.157438:
    fsub f2 f2 f3
    lwcZ f3 r12 16
    fmul f2 f2 f3
    swcZ f2 r9 0
    j beq_cont.157436
beq_else.157435:
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.157439
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.157440
float_ble_else.157439:
    flui f3 0
    # 0.000000
float_ble_cont.157440:
    fadd f2 f2 f3
    lwcZ f3 r12 16
    fmul f2 f2 f3
    swcZ f2 r9 0
beq_cont.157436:
    addi r3 r0 1
beq_cont.157434:
float_eq0_cont.157430:
beq_cont.157424:
beq_cont.157386:
    bne r3 r0 beq_else.157441
    j beq_cont.157442
beq_else.157441:
    lwcZ f2 r9 0
    lwcZ f3 r5 0
    fclt f2 f3
    bc1f float_ble_else.157443
    lw r3 r19 4
    addi r28 r0 -1
    bne r3 r28 beq_else.157445
    j beq_cont.157446
beq_else.157445:
    sll r3 r3 2
    add r27 r25 r3
    lw r3 r27 0
    sw r19 r29 132
    mv r2 r3
    mv r1 r0
    mv r25 r11
    mv r3 r16
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 56
    lw r25 r29 44
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.157446:
    j float_ble_cont.157444
float_ble_else.157443:
float_ble_cont.157444:
beq_cont.157442:
beq_cont.157382:
    lw r1 r29 128
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157447
    j beq_cont.157448
beq_else.157447:
    addi r28 r0 99
    bne r3 r28 beq_else.157449
    addi r3 r0 1
    lw r4 r29 56
    lw r25 r29 44
    mv r1 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.157450
beq_else.157449:
    lw r4 r29 56
    lw r25 r29 40
    sw r2 r29 136
    mv r2 r4
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.157451
    j beq_cont.157452
beq_else.157451:
    lw r1 r29 92
    lwcZ f0 r1 0
    lw r2 r29 124
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.157453
    addi r3 r0 1
    lw r4 r29 136
    lw r5 r29 56
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j float_ble_cont.157454
float_ble_else.157453:
float_ble_cont.157454:
beq_cont.157452:
beq_cont.157450:
    addi r1 r0 2
    lw r2 r29 128
    lw r3 r29 56
    lw r25 r29 36
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.157448:
beq_cont.157380:
    lw r1 r29 124
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.157455
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.157457
    addi r2 r0 1
    j float_ble_cont.157458
float_ble_else.157457:
    or r2 r0 r0
float_ble_cont.157458:
    j float_ble_cont.157456
float_ble_else.157455:
    or r2 r0 r0
float_ble_cont.157456:
    bne r2 r0 beq_else.157459
    j beq_cont.157460
beq_else.157459:
    lw r2 r29 120
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 116
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 112
    lw r6 r5 0
    bne r3 r6 beq_else.157461
    lw r3 r29 108
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.157463
    or r1 r0 r0
    j beq_cont.157464
beq_else.157463:
    sw r7 r29 140
    sw r6 r29 144
    addi r28 r0 99
    bne r8 r28 beq_else.157465
    addi r1 r0 1
    j beq_cont.157466
beq_else.157465:
    lw r9 r29 100
    lw r10 r29 96
    lw r25 r29 104
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.157467
    or r1 r0 r0
    j beq_cont.157468
beq_else.157467:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157469
    lw r2 r29 140
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.157471
    or r1 r0 r0
    j beq_cont.157472
beq_else.157471:
    sll r3 r3 2
    lw r4 r29 88
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 0
    addi r28 r0 -1
    bne r5 r28 beq_else.157473
    or r1 r0 r0
    j beq_cont.157474
beq_else.157473:
    lw r5 r3 0
    lw r6 r29 100
    lw r7 r29 96
    lw r25 r29 104
    sw r3 r29 148
    sw r5 r29 152
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r2 r29 92
    lwcZ f0 r2 0
    bne r1 r0 beq_else.157475
    or r1 r0 r0
    j beq_cont.157476
beq_else.157475:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157477
    addi r1 r0 1
    j float_ble_cont.157478
float_ble_else.157477:
    or r1 r0 r0
float_ble_cont.157478:
beq_cont.157476:
    bne r1 r0 beq_else.157479
    lw r1 r29 152
    sll r1 r1 2
    lw r3 r29 84
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.157481
    or r1 r0 r0
    j beq_cont.157482
beq_else.157481:
    addi r1 r0 1
    lw r4 r29 148
    lw r25 r29 80
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.157482:
    j beq_cont.157480
beq_else.157479:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 76
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 96
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 148
    lw r25 r29 72
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.157483
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 80
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.157484
beq_else.157483:
    addi r1 r0 1
beq_cont.157484:
beq_cont.157480:
beq_cont.157474:
    bne r1 r0 beq_else.157485
    lw r1 r29 140
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.157487
    or r1 r0 r0
    j beq_cont.157488
beq_else.157487:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.157489
    addi r1 r0 3
    lw r2 r29 140
    lw r25 r29 68
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.157490
beq_else.157489:
    addi r1 r0 1
beq_cont.157490:
beq_cont.157488:
    j beq_cont.157486
beq_else.157485:
    addi r1 r0 1
beq_cont.157486:
beq_cont.157472:
    bne r1 r0 beq_else.157491
    or r1 r0 r0
    j beq_cont.157492
beq_else.157491:
    addi r1 r0 1
beq_cont.157492:
    j float_ble_cont.157470
float_ble_else.157469:
    or r1 r0 r0
float_ble_cont.157470:
beq_cont.157468:
beq_cont.157466:
    bne r1 r0 beq_else.157493
    lw r2 r29 144
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157495
    or r1 r0 r0
    j beq_cont.157496
beq_else.157495:
    sw r1 r29 156
    addi r28 r0 99
    bne r3 r28 beq_else.157497
    addi r1 r0 1
    j beq_cont.157498
beq_else.157497:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 64
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.157499
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 60
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157501
    fneg f4 f4
    j float_ble_cont.157502
float_ble_else.157501:
float_ble_cont.157502:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.157503
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157505
    fneg f4 f4
    j float_ble_cont.157506
float_ble_else.157505:
float_ble_cont.157506:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.157507
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.157509
    or r9 r0 r0
    j float_eq0_cont.157510
float_eq0.157509:
    addi r9 r0 1
float_eq0_cont.157510:
    j float_ble_cont.157508
float_ble_else.157507:
    or r9 r0 r0
float_ble_cont.157508:
    j float_ble_cont.157504
float_ble_else.157503:
    or r9 r0 r0
float_ble_cont.157504:
    bne r9 r0 beq_else.157511
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157513
    fneg f4 f4
    j float_ble_cont.157514
float_ble_else.157513:
float_ble_cont.157514:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.157515
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157517
    fneg f4 f4
    j float_ble_cont.157518
float_ble_else.157517:
float_ble_cont.157518:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.157519
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.157521
    or r9 r0 r0
    j float_eq0_cont.157522
float_eq0.157521:
    addi r9 r0 1
float_eq0_cont.157522:
    j float_ble_cont.157520
float_ble_else.157519:
    or r9 r0 r0
float_ble_cont.157520:
    j float_ble_cont.157516
float_ble_else.157515:
    or r9 r0 r0
float_ble_cont.157516:
    bne r9 r0 beq_else.157523
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157525
    fneg f0 f0
    j float_ble_cont.157526
float_ble_else.157525:
float_ble_cont.157526:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.157527
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157529
    fneg f0 f0
    j float_ble_cont.157530
float_ble_else.157529:
float_ble_cont.157530:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.157531
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.157533
    or r3 r0 r0
    j float_eq0_cont.157534
float_eq0.157533:
    addi r3 r0 1
float_eq0_cont.157534:
    j float_ble_cont.157532
float_ble_else.157531:
    or r3 r0 r0
float_ble_cont.157532:
    j float_ble_cont.157528
float_ble_else.157527:
    or r3 r0 r0
float_ble_cont.157528:
    bne r3 r0 beq_else.157535
    or r3 r0 r0
    j beq_cont.157536
beq_else.157535:
    lw r3 r29 92
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.157536:
    j beq_cont.157524
beq_else.157523:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.157524:
    j beq_cont.157512
beq_else.157511:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.157512:
    j beq_cont.157500
beq_else.157499:
    addi r28 r0 2
    bne r8 r28 beq_else.157537
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.157539
    addi r4 r0 1
    j float_ble_cont.157540
float_ble_else.157539:
    or r4 r0 r0
float_ble_cont.157540:
    bne r4 r0 beq_else.157541
    or r3 r0 r0
    j beq_cont.157542
beq_else.157541:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.157542:
    j beq_cont.157538
beq_else.157537:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.157543
    or r3 r0 r0
    j float_eq0_cont.157544
float_eq0.157543:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.157545
    fmv f0 f5
    j beq_cont.157546
beq_else.157545:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.157546:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.157547
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.157548
beq_else.157547:
beq_cont.157548:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157549
    addi r8 r0 1
    j float_ble_cont.157550
float_ble_else.157549:
    or r8 r0 r0
float_ble_cont.157550:
    bne r8 r0 beq_else.157551
    or r3 r0 r0
    j beq_cont.157552
beq_else.157551:
    lw r4 r4 24
    bne r4 r0 beq_else.157553
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157555
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157556
float_ble_else.157555:
    flui f0 0
    # 0.000000
float_ble_cont.157556:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    j beq_cont.157554
beq_else.157553:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157557
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157558
float_ble_else.157557:
    flui f0 0
    # 0.000000
float_ble_cont.157558:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
beq_cont.157554:
    addi r3 r0 1
beq_cont.157552:
float_eq0_cont.157544:
beq_cont.157538:
beq_cont.157500:
    bne r3 r0 beq_else.157559
    or r1 r0 r0
    j beq_cont.157560
beq_else.157559:
    lw r3 r29 92
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157561
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.157563
    or r1 r0 r0
    j beq_cont.157564
beq_else.157563:
    sll r4 r4 2
    lw r8 r29 88
    add r27 r8 r4
    lw r4 r27 0
    lw r25 r29 80
    mv r2 r4
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.157565
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.157566
beq_else.157565:
    addi r1 r0 1
beq_cont.157566:
beq_cont.157564:
    bne r1 r0 beq_else.157567
    or r1 r0 r0
    j beq_cont.157568
beq_else.157567:
    addi r1 r0 1
beq_cont.157568:
    j float_ble_cont.157562
float_ble_else.157561:
    or r1 r0 r0
float_ble_cont.157562:
beq_cont.157560:
beq_cont.157498:
    bne r1 r0 beq_else.157569
    lw r2 r29 144
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157571
    or r1 r0 r0
    j beq_cont.157572
beq_else.157571:
    sw r1 r29 160
    addi r28 r0 99
    bne r3 r28 beq_else.157573
    addi r1 r0 1
    j beq_cont.157574
beq_else.157573:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.157575
    or r1 r0 r0
    j beq_cont.157576
beq_else.157575:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157577
    addi r2 r0 1
    lw r3 r29 160
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.157579
    or r1 r0 r0
    j beq_cont.157580
beq_else.157579:
    addi r1 r0 1
beq_cont.157580:
    j float_ble_cont.157578
float_ble_else.157577:
    or r1 r0 r0
float_ble_cont.157578:
beq_cont.157576:
beq_cont.157574:
    bne r1 r0 beq_else.157581
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.157582
beq_else.157581:
    addi r1 r0 1
    lw r2 r29 160
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.157583
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.157584
beq_else.157583:
    addi r1 r0 1
beq_cont.157584:
beq_cont.157582:
beq_cont.157572:
    j beq_cont.157570
beq_else.157569:
    lw r1 r29 156
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.157585
    or r1 r0 r0
    j beq_cont.157586
beq_else.157585:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.157587
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.157588
beq_else.157587:
    addi r1 r0 1
beq_cont.157588:
beq_cont.157586:
    bne r1 r0 beq_else.157589
    lw r2 r29 144
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157591
    or r1 r0 r0
    j beq_cont.157592
beq_else.157591:
    sw r1 r29 164
    addi r28 r0 99
    bne r3 r28 beq_else.157593
    addi r1 r0 1
    j beq_cont.157594
beq_else.157593:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.157595
    or r1 r0 r0
    j beq_cont.157596
beq_else.157595:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157597
    addi r2 r0 1
    lw r3 r29 164
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.157599
    or r1 r0 r0
    j beq_cont.157600
beq_else.157599:
    addi r1 r0 1
beq_cont.157600:
    j float_ble_cont.157598
float_ble_else.157597:
    or r1 r0 r0
float_ble_cont.157598:
beq_cont.157596:
beq_cont.157594:
    bne r1 r0 beq_else.157601
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.157602
beq_else.157601:
    addi r1 r0 1
    lw r2 r29 164
    lw r25 r29 68
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.157603
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.157604
beq_else.157603:
    addi r1 r0 1
beq_cont.157604:
beq_cont.157602:
beq_cont.157592:
    j beq_cont.157590
beq_else.157589:
    addi r1 r0 1
beq_cont.157590:
beq_cont.157570:
beq_cont.157496:
    j beq_cont.157494
beq_else.157493:
    lw r1 r29 140
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.157605
    or r1 r0 r0
    j beq_cont.157606
beq_else.157605:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.157607
    or r1 r0 r0
    j beq_cont.157608
beq_else.157607:
    lw r4 r2 0
    lw r5 r29 100
    lw r6 r29 96
    lw r25 r29 104
    sw r2 r29 168
    sw r4 r29 172
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r2 r29 92
    lwcZ f0 r2 0
    bne r1 r0 beq_else.157609
    or r1 r0 r0
    j beq_cont.157610
beq_else.157609:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157611
    addi r1 r0 1
    j float_ble_cont.157612
float_ble_else.157611:
    or r1 r0 r0
float_ble_cont.157612:
beq_cont.157610:
    bne r1 r0 beq_else.157613
    lw r1 r29 172
    sll r1 r1 2
    lw r3 r29 84
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.157615
    or r1 r0 r0
    j beq_cont.157616
beq_else.157615:
    addi r1 r0 1
    lw r4 r29 168
    lw r25 r29 80
    mv r2 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.157616:
    j beq_cont.157614
beq_else.157613:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 76
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 96
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r1 r29 168
    lw r25 r29 72
    mv r2 r1
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.157617
    addi r1 r0 1
    lw r2 r29 168
    lw r25 r29 80
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.157618
beq_else.157617:
    addi r1 r0 1
beq_cont.157618:
beq_cont.157614:
beq_cont.157608:
    bne r1 r0 beq_else.157619
    lw r1 r29 140
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.157621
    or r1 r0 r0
    j beq_cont.157622
beq_else.157621:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.157623
    addi r1 r0 3
    lw r2 r29 140
    lw r25 r29 68
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.157624
beq_else.157623:
    addi r1 r0 1
beq_cont.157624:
beq_cont.157622:
    j beq_cont.157620
beq_else.157619:
    addi r1 r0 1
beq_cont.157620:
beq_cont.157606:
    bne r1 r0 beq_else.157625
    lw r2 r29 144
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157627
    or r1 r0 r0
    j beq_cont.157628
beq_else.157627:
    sw r1 r29 176
    addi r28 r0 99
    bne r3 r28 beq_else.157629
    addi r1 r0 1
    j beq_cont.157630
beq_else.157629:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 64
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.157631
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 60
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157633
    fneg f4 f4
    j float_ble_cont.157634
float_ble_else.157633:
float_ble_cont.157634:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.157635
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157637
    fneg f4 f4
    j float_ble_cont.157638
float_ble_else.157637:
float_ble_cont.157638:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.157639
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.157641
    or r9 r0 r0
    j float_eq0_cont.157642
float_eq0.157641:
    addi r9 r0 1
float_eq0_cont.157642:
    j float_ble_cont.157640
float_ble_else.157639:
    or r9 r0 r0
float_ble_cont.157640:
    j float_ble_cont.157636
float_ble_else.157635:
    or r9 r0 r0
float_ble_cont.157636:
    bne r9 r0 beq_else.157643
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157645
    fneg f4 f4
    j float_ble_cont.157646
float_ble_else.157645:
float_ble_cont.157646:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.157647
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157649
    fneg f4 f4
    j float_ble_cont.157650
float_ble_else.157649:
float_ble_cont.157650:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.157651
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.157653
    or r9 r0 r0
    j float_eq0_cont.157654
float_eq0.157653:
    addi r9 r0 1
float_eq0_cont.157654:
    j float_ble_cont.157652
float_ble_else.157651:
    or r9 r0 r0
float_ble_cont.157652:
    j float_ble_cont.157648
float_ble_else.157647:
    or r9 r0 r0
float_ble_cont.157648:
    bne r9 r0 beq_else.157655
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157657
    fneg f0 f0
    j float_ble_cont.157658
float_ble_else.157657:
float_ble_cont.157658:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.157659
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157661
    fneg f0 f0
    j float_ble_cont.157662
float_ble_else.157661:
float_ble_cont.157662:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.157663
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.157665
    or r3 r0 r0
    j float_eq0_cont.157666
float_eq0.157665:
    addi r3 r0 1
float_eq0_cont.157666:
    j float_ble_cont.157664
float_ble_else.157663:
    or r3 r0 r0
float_ble_cont.157664:
    j float_ble_cont.157660
float_ble_else.157659:
    or r3 r0 r0
float_ble_cont.157660:
    bne r3 r0 beq_else.157667
    or r3 r0 r0
    j beq_cont.157668
beq_else.157667:
    lw r3 r29 92
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.157668:
    j beq_cont.157656
beq_else.157655:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.157656:
    j beq_cont.157644
beq_else.157643:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.157644:
    j beq_cont.157632
beq_else.157631:
    addi r28 r0 2
    bne r8 r28 beq_else.157669
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.157671
    addi r4 r0 1
    j float_ble_cont.157672
float_ble_else.157671:
    or r4 r0 r0
float_ble_cont.157672:
    bne r4 r0 beq_else.157673
    or r3 r0 r0
    j beq_cont.157674
beq_else.157673:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.157674:
    j beq_cont.157670
beq_else.157669:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.157675
    or r3 r0 r0
    j float_eq0_cont.157676
float_eq0.157675:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.157677
    fmv f0 f5
    j beq_cont.157678
beq_else.157677:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.157678:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.157679
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.157680
beq_else.157679:
beq_cont.157680:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157681
    addi r8 r0 1
    j float_ble_cont.157682
float_ble_else.157681:
    or r8 r0 r0
float_ble_cont.157682:
    bne r8 r0 beq_else.157683
    or r3 r0 r0
    j beq_cont.157684
beq_else.157683:
    lw r4 r4 24
    bne r4 r0 beq_else.157685
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157687
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157688
float_ble_else.157687:
    flui f0 0
    # 0.000000
float_ble_cont.157688:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    j beq_cont.157686
beq_else.157685:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157689
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157690
float_ble_else.157689:
    flui f0 0
    # 0.000000
float_ble_cont.157690:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
beq_cont.157686:
    addi r3 r0 1
beq_cont.157684:
float_eq0_cont.157676:
beq_cont.157670:
beq_cont.157632:
    bne r3 r0 beq_else.157691
    or r1 r0 r0
    j beq_cont.157692
beq_else.157691:
    lw r3 r29 92
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157693
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.157695
    or r1 r0 r0
    j beq_cont.157696
beq_else.157695:
    sll r4 r4 2
    lw r8 r29 88
    add r27 r8 r4
    lw r4 r27 0
    lw r25 r29 80
    mv r2 r4
    mv r1 r0
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.157697
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 68
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.157698
beq_else.157697:
    addi r1 r0 1
beq_cont.157698:
beq_cont.157696:
    bne r1 r0 beq_else.157699
    or r1 r0 r0
    j beq_cont.157700
beq_else.157699:
    addi r1 r0 1
beq_cont.157700:
    j float_ble_cont.157694
float_ble_else.157693:
    or r1 r0 r0
float_ble_cont.157694:
beq_cont.157692:
beq_cont.157630:
    bne r1 r0 beq_else.157701
    lw r2 r29 144
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157703
    or r1 r0 r0
    j beq_cont.157704
beq_else.157703:
    sw r1 r29 180
    addi r28 r0 99
    bne r3 r28 beq_else.157705
    addi r1 r0 1
    j beq_cont.157706
beq_else.157705:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157707
    or r1 r0 r0
    j beq_cont.157708
beq_else.157707:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157709
    addi r2 r0 1
    lw r3 r29 180
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157711
    or r1 r0 r0
    j beq_cont.157712
beq_else.157711:
    addi r1 r0 1
beq_cont.157712:
    j float_ble_cont.157710
float_ble_else.157709:
    or r1 r0 r0
float_ble_cont.157710:
beq_cont.157708:
beq_cont.157706:
    bne r1 r0 beq_else.157713
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.157714
beq_else.157713:
    addi r1 r0 1
    lw r2 r29 180
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157715
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.157716
beq_else.157715:
    addi r1 r0 1
beq_cont.157716:
beq_cont.157714:
beq_cont.157704:
    j beq_cont.157702
beq_else.157701:
    lw r1 r29 176
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.157717
    or r1 r0 r0
    j beq_cont.157718
beq_else.157717:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157719
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.157720
beq_else.157719:
    addi r1 r0 1
beq_cont.157720:
beq_cont.157718:
    bne r1 r0 beq_else.157721
    lw r2 r29 144
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157723
    or r1 r0 r0
    j beq_cont.157724
beq_else.157723:
    sw r1 r29 184
    addi r28 r0 99
    bne r3 r28 beq_else.157725
    addi r1 r0 1
    j beq_cont.157726
beq_else.157725:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157727
    or r1 r0 r0
    j beq_cont.157728
beq_else.157727:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157729
    addi r2 r0 1
    lw r3 r29 184
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157731
    or r1 r0 r0
    j beq_cont.157732
beq_else.157731:
    addi r1 r0 1
beq_cont.157732:
    j float_ble_cont.157730
float_ble_else.157729:
    or r1 r0 r0
float_ble_cont.157730:
beq_cont.157728:
beq_cont.157726:
    bne r1 r0 beq_else.157733
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.157734
beq_else.157733:
    addi r1 r0 1
    lw r2 r29 184
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.157735
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.157736
beq_else.157735:
    addi r1 r0 1
beq_cont.157736:
beq_cont.157734:
beq_cont.157724:
    j beq_cont.157722
beq_else.157721:
    addi r1 r0 1
beq_cont.157722:
beq_cont.157702:
beq_cont.157628:
    j beq_cont.157626
beq_else.157625:
    addi r1 r0 1
beq_cont.157626:
beq_cont.157494:
beq_cont.157464:
    bne r1 r0 beq_else.157737
    lw r1 r29 56
    lw r2 r1 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 112
    lwcZ f1 r2 8
    lwcZ f2 r29 52
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 24
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.157739
    addi r1 r0 1
    j float_ble_cont.157740
float_ble_else.157739:
    or r1 r0 r0
float_ble_cont.157740:
    bne r1 r0 beq_else.157741
    j beq_cont.157742
beq_else.157741:
    lw r1 r29 8
    lwcZ f3 r1 0
    lw r4 r29 4
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157742:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157743
    addi r1 r0 1
    j float_ble_cont.157744
float_ble_else.157743:
    or r1 r0 r0
float_ble_cont.157744:
    bne r1 r0 beq_else.157745
    j beq_cont.157746
beq_else.157745:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 48
    fmul f0 f0 f1
    lw r1 r29 8
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157746:
    j beq_cont.157738
beq_else.157737:
beq_cont.157738:
    j beq_cont.157462
beq_else.157461:
beq_cont.157462:
beq_cont.157460:
    lw r1 r29 16
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.157747
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 124
    swcZ f0 r5 0
    lw r6 r29 108
    lw r7 r6 0
    lw r8 r7 0
    lw r9 r8 0
    sw r1 r29 188
    sw r4 r29 192
    sw r2 r29 196
    addi r28 r0 -1
    bne r9 r28 beq_else.157748
    j beq_cont.157749
beq_else.157748:
    sw r7 r29 200
    addi r28 r0 99
    bne r9 r28 beq_else.157750
    addi r9 r0 1
    lw r25 r29 44
    mv r3 r4
    mv r2 r8
    mv r1 r9
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.157751
beq_else.157750:
    lw r25 r29 40
    sw r8 r29 204
    mv r2 r4
    mv r1 r9
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.157752
    j beq_cont.157753
beq_else.157752:
    lw r1 r29 92
    lwcZ f0 r1 0
    lw r2 r29 124
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.157754
    addi r3 r0 1
    lw r4 r29 204
    lw r5 r29 192
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j float_ble_cont.157755
float_ble_else.157754:
float_ble_cont.157755:
beq_cont.157753:
beq_cont.157751:
    addi r1 r0 1
    lw r2 r29 200
    lw r3 r29 192
    lw r25 r29 36
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.157749:
    lw r1 r29 124
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.157756
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.157758
    addi r2 r0 1
    j float_ble_cont.157759
float_ble_else.157758:
    or r2 r0 r0
float_ble_cont.157759:
    j float_ble_cont.157757
float_ble_else.157756:
    or r2 r0 r0
float_ble_cont.157757:
    bne r2 r0 beq_else.157760
    j beq_cont.157761
beq_else.157760:
    lw r2 r29 120
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 116
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 196
    lw r6 r5 0
    bne r3 r6 beq_else.157762
    lw r3 r29 108
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.157764
    or r1 r0 r0
    j beq_cont.157765
beq_else.157764:
    sw r7 r29 208
    sw r6 r29 212
    addi r28 r0 99
    bne r8 r28 beq_else.157766
    addi r1 r0 1
    j beq_cont.157767
beq_else.157766:
    sll r9 r8 2
    lw r10 r29 84
    add r27 r10 r9
    lw r9 r27 0
    lw r10 r29 96
    lwcZ f0 r10 0
    lw r11 r9 20
    lwcZ f1 r11 0
    fsub f0 f0 f1
    lwcZ f1 r10 4
    lw r11 r9 20
    lwcZ f2 r11 4
    fsub f1 f1 f2
    lwcZ f2 r10 8
    lw r11 r9 20
    lwcZ f3 r11 8
    fsub f2 f2 f3
    sll r8 r8 2
    lw r11 r29 64
    add r27 r11 r8
    lw r8 r27 0
    lw r11 r9 4
    addi r28 r0 1
    bne r11 r28 beq_else.157768
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r11 r29 60
    lwcZ f4 r11 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157770
    fneg f4 f4
    j float_ble_cont.157771
float_ble_else.157770:
float_ble_cont.157771:
    lw r12 r9 16
    lwcZ f5 r12 4
    fclt f4 f5
    bc1f float_ble_else.157772
    lwcZ f4 r11 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157774
    fneg f4 f4
    j float_ble_cont.157775
float_ble_else.157774:
float_ble_cont.157775:
    lw r12 r9 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.157776
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.157778
    or r12 r0 r0
    j float_eq0_cont.157779
float_eq0.157778:
    addi r12 r0 1
float_eq0_cont.157779:
    j float_ble_cont.157777
float_ble_else.157776:
    or r12 r0 r0
float_ble_cont.157777:
    j float_ble_cont.157773
float_ble_else.157772:
    or r12 r0 r0
float_ble_cont.157773:
    bne r12 r0 beq_else.157780
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r11 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157782
    fneg f4 f4
    j float_ble_cont.157783
float_ble_else.157782:
float_ble_cont.157783:
    lw r12 r9 16
    lwcZ f5 r12 0
    fclt f4 f5
    bc1f float_ble_else.157784
    lwcZ f4 r11 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.157786
    fneg f4 f4
    j float_ble_cont.157787
float_ble_else.157786:
float_ble_cont.157787:
    lw r12 r9 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.157788
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.157790
    or r12 r0 r0
    j float_eq0_cont.157791
float_eq0.157790:
    addi r12 r0 1
float_eq0_cont.157791:
    j float_ble_cont.157789
float_ble_else.157788:
    or r12 r0 r0
float_ble_cont.157789:
    j float_ble_cont.157785
float_ble_else.157784:
    or r12 r0 r0
float_ble_cont.157785:
    bne r12 r0 beq_else.157792
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r11 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.157794
    fneg f0 f0
    j float_ble_cont.157795
float_ble_else.157794:
float_ble_cont.157795:
    lw r12 r9 16
    lwcZ f3 r12 0
    fclt f0 f3
    bc1f float_ble_else.157796
    lwcZ f0 r11 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157798
    fneg f0 f0
    j float_ble_cont.157799
float_ble_else.157798:
float_ble_cont.157799:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.157800
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.157802
    or r8 r0 r0
    j float_eq0_cont.157803
float_eq0.157802:
    addi r8 r0 1
float_eq0_cont.157803:
    j float_ble_cont.157801
float_ble_else.157800:
    or r8 r0 r0
float_ble_cont.157801:
    j float_ble_cont.157797
float_ble_else.157796:
    or r8 r0 r0
float_ble_cont.157797:
    bne r8 r0 beq_else.157804
    or r8 r0 r0
    j beq_cont.157805
beq_else.157804:
    lw r8 r29 92
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.157805:
    j beq_cont.157793
beq_else.157792:
    lw r8 r29 92
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.157793:
    j beq_cont.157781
beq_else.157780:
    lw r8 r29 92
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.157781:
    j beq_cont.157769
beq_else.157768:
    addi r28 r0 2
    bne r11 r28 beq_else.157806
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.157808
    addi r9 r0 1
    j float_ble_cont.157809
float_ble_else.157808:
    or r9 r0 r0
float_ble_cont.157809:
    bne r9 r0 beq_else.157810
    or r8 r0 r0
    j beq_cont.157811
beq_else.157810:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r8 r29 92
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.157811:
    j beq_cont.157807
beq_else.157806:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.157812
    or r8 r0 r0
    j float_eq0_cont.157813
float_eq0.157812:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r11 r9 16
    lwcZ f6 r11 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r11 r9 16
    lwcZ f7 r11 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r11 r9 16
    lwcZ f7 r11 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r11 r9 12
    bne r11 r0 beq_else.157814
    fmv f0 f5
    j beq_cont.157815
beq_else.157814:
    fmul f6 f1 f2
    lw r11 r9 36
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r11 r9 36
    lwcZ f6 r11 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r11 r9 36
    lwcZ f1 r11 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.157815:
    lw r11 r9 4
    addi r28 r0 3
    bne r11 r28 beq_else.157816
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.157817
beq_else.157816:
beq_cont.157817:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157818
    addi r11 r0 1
    j float_ble_cont.157819
float_ble_else.157818:
    or r11 r0 r0
float_ble_cont.157819:
    bne r11 r0 beq_else.157820
    or r8 r0 r0
    j beq_cont.157821
beq_else.157820:
    lw r9 r9 24
    bne r9 r0 beq_else.157822
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157824
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157825
float_ble_else.157824:
    flui f0 0
    # 0.000000
float_ble_cont.157825:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 92
    swcZ f0 r8 0
    j beq_cont.157823
beq_else.157822:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.157826
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.157827
float_ble_else.157826:
    flui f0 0
    # 0.000000
float_ble_cont.157827:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 92
    swcZ f0 r8 0
beq_cont.157823:
    addi r8 r0 1
beq_cont.157821:
float_eq0_cont.157813:
beq_cont.157807:
beq_cont.157769:
    bne r8 r0 beq_else.157828
    or r1 r0 r0
    j beq_cont.157829
beq_else.157828:
    lw r8 r29 92
    lwcZ f0 r8 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157830
    lw r9 r7 4
    addi r28 r0 -1
    bne r9 r28 beq_else.157832
    or r1 r0 r0
    j beq_cont.157833
beq_else.157832:
    sll r9 r9 2
    lw r11 r29 88
    add r27 r11 r9
    lw r9 r27 0
    lw r25 r29 80
    mv r2 r9
    mv r1 r0
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.157834
    addi r1 r0 2
    lw r2 r29 208
    lw r25 r29 68
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.157835
beq_else.157834:
    addi r1 r0 1
beq_cont.157835:
beq_cont.157833:
    bne r1 r0 beq_else.157836
    or r1 r0 r0
    j beq_cont.157837
beq_else.157836:
    addi r1 r0 1
beq_cont.157837:
    j float_ble_cont.157831
float_ble_else.157830:
    or r1 r0 r0
float_ble_cont.157831:
beq_cont.157829:
beq_cont.157767:
    bne r1 r0 beq_else.157838
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157840
    or r1 r0 r0
    j beq_cont.157841
beq_else.157840:
    sw r1 r29 216
    addi r28 r0 99
    bne r3 r28 beq_else.157842
    addi r1 r0 1
    j beq_cont.157843
beq_else.157842:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.157844
    or r1 r0 r0
    j beq_cont.157845
beq_else.157844:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157846
    addi r2 r0 1
    lw r3 r29 216
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.157848
    or r1 r0 r0
    j beq_cont.157849
beq_else.157848:
    addi r1 r0 1
beq_cont.157849:
    j float_ble_cont.157847
float_ble_else.157846:
    or r1 r0 r0
float_ble_cont.157847:
beq_cont.157845:
beq_cont.157843:
    bne r1 r0 beq_else.157850
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 32
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.157851
beq_else.157850:
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 68
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.157852
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 32
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.157853
beq_else.157852:
    addi r1 r0 1
beq_cont.157853:
beq_cont.157851:
beq_cont.157841:
    j beq_cont.157839
beq_else.157838:
    lw r1 r29 208
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.157854
    or r1 r0 r0
    j beq_cont.157855
beq_else.157854:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.157856
    addi r1 r0 2
    lw r2 r29 208
    lw r25 r29 68
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.157857
beq_else.157856:
    addi r1 r0 1
beq_cont.157857:
beq_cont.157855:
    bne r1 r0 beq_else.157858
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.157860
    or r1 r0 r0
    j beq_cont.157861
beq_else.157860:
    sw r1 r29 220
    addi r28 r0 99
    bne r3 r28 beq_else.157862
    addi r1 r0 1
    j beq_cont.157863
beq_else.157862:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.157864
    or r1 r0 r0
    j beq_cont.157865
beq_else.157864:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157866
    addi r2 r0 1
    lw r3 r29 220
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.157868
    or r1 r0 r0
    j beq_cont.157869
beq_else.157868:
    addi r1 r0 1
beq_cont.157869:
    j float_ble_cont.157867
float_ble_else.157866:
    or r1 r0 r0
float_ble_cont.157867:
beq_cont.157865:
beq_cont.157863:
    bne r1 r0 beq_else.157870
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 32
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.157871
beq_else.157870:
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.157872
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 32
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.157873
beq_else.157872:
    addi r1 r0 1
beq_cont.157873:
beq_cont.157871:
beq_cont.157861:
    j beq_cont.157859
beq_else.157858:
    addi r1 r0 1
beq_cont.157859:
beq_cont.157839:
beq_cont.157765:
    bne r1 r0 beq_else.157874
    lw r1 r29 192
    lw r2 r1 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 196
    lwcZ f1 r2 8
    lwcZ f2 r29 52
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 24
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.157876
    addi r1 r0 1
    j float_ble_cont.157877
float_ble_else.157876:
    or r1 r0 r0
float_ble_cont.157877:
    bne r1 r0 beq_else.157878
    j beq_cont.157879
beq_else.157878:
    lw r1 r29 8
    lwcZ f3 r1 0
    lw r4 r29 4
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157879:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157880
    addi r1 r0 1
    j float_ble_cont.157881
float_ble_else.157880:
    or r1 r0 r0
float_ble_cont.157881:
    bne r1 r0 beq_else.157882
    j beq_cont.157883
beq_else.157882:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 48
    fmul f0 f0 f1
    lw r1 r29 8
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157883:
    j beq_cont.157875
beq_else.157874:
beq_cont.157875:
    j beq_cont.157763
beq_else.157762:
beq_cont.157763:
beq_cont.157761:
    lw r1 r29 188
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.157884
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 124
    swcZ f0 r5 0
    lw r6 r29 108
    lw r7 r6 0
    lw r25 r29 36
    sw r1 r29 224
    sw r4 r29 228
    sw r2 r29 232
    mv r3 r4
    mv r2 r7
    mv r1 r0
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 124
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.157885
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.157887
    addi r1 r0 1
    j float_ble_cont.157888
float_ble_else.157887:
    or r1 r0 r0
float_ble_cont.157888:
    j float_ble_cont.157886
float_ble_else.157885:
    or r1 r0 r0
float_ble_cont.157886:
    bne r1 r0 beq_else.157889
    j beq_cont.157890
beq_else.157889:
    lw r1 r29 120
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 116
    lw r4 r3 0
    add r2 r2 r4
    lw r4 r29 232
    lw r5 r4 0
    bne r2 r5 beq_else.157891
    lw r2 r29 108
    lw r5 r2 0
    lw r6 r5 0
    lw r7 r6 0
    addi r28 r0 -1
    bne r7 r28 beq_else.157893
    or r1 r0 r0
    j beq_cont.157894
beq_else.157893:
    sw r6 r29 236
    sw r5 r29 240
    addi r28 r0 99
    bne r7 r28 beq_else.157895
    addi r1 r0 1
    j beq_cont.157896
beq_else.157895:
    lw r8 r29 100
    lw r9 r29 96
    lw r25 r29 104
    mv r3 r9
    mv r2 r8
    mv r1 r7
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.157897
    or r1 r0 r0
    j beq_cont.157898
beq_else.157897:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.157899
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 68
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.157901
    or r1 r0 r0
    j beq_cont.157902
beq_else.157901:
    addi r1 r0 1
beq_cont.157902:
    j float_ble_cont.157900
float_ble_else.157899:
    or r1 r0 r0
float_ble_cont.157900:
beq_cont.157898:
beq_cont.157896:
    bne r1 r0 beq_else.157903
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 32
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.157904
beq_else.157903:
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 68
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.157905
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 32
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.157906
beq_else.157905:
    addi r1 r0 1
beq_cont.157906:
beq_cont.157904:
beq_cont.157894:
    bne r1 r0 beq_else.157907
    lw r1 r29 228
    lw r2 r1 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 232
    lwcZ f1 r2 8
    lwcZ f2 r29 52
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 24
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.157909
    addi r1 r0 1
    j float_ble_cont.157910
float_ble_else.157909:
    or r1 r0 r0
float_ble_cont.157910:
    bne r1 r0 beq_else.157911
    j beq_cont.157912
beq_else.157911:
    lw r1 r29 8
    lwcZ f3 r1 0
    lw r4 r29 4
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157912:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157913
    addi r1 r0 1
    j float_ble_cont.157914
float_ble_else.157913:
    or r1 r0 r0
float_ble_cont.157914:
    bne r1 r0 beq_else.157915
    j beq_cont.157916
beq_else.157915:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 48
    fmul f0 f0 f1
    lw r1 r29 8
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157916:
    j beq_cont.157908
beq_else.157907:
beq_cont.157908:
    j beq_cont.157892
beq_else.157891:
beq_cont.157892:
beq_cont.157890:
    lw r1 r29 224
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.157917
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    lw r25 r29 0
    sw r1 r29 244
    sw r3 r29 248
    sw r2 r29 252
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.157918
    j beq_cont.157919
beq_else.157918:
    lw r1 r29 120
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 116
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 252
    lw r3 r2 0
    bne r1 r3 beq_else.157920
    lw r1 r29 108
    lw r1 r1 0
    lw r25 r29 32
    mv r2 r1
    mv r1 r0
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.157922
    lw r1 r29 248
    lw r2 r1 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 252
    lwcZ f1 r2 8
    lwcZ f2 r29 52
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 24
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.157924
    addi r1 r0 1
    j float_ble_cont.157925
float_ble_else.157924:
    or r1 r0 r0
float_ble_cont.157925:
    bne r1 r0 beq_else.157926
    j beq_cont.157927
beq_else.157926:
    lw r1 r29 8
    lwcZ f3 r1 0
    lw r3 r29 4
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157927:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.157928
    addi r1 r0 1
    j float_ble_cont.157929
float_ble_else.157928:
    or r1 r0 r0
float_ble_cont.157929:
    bne r1 r0 beq_else.157930
    j beq_cont.157931
beq_else.157930:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 48
    fmul f0 f0 f1
    lw r1 r29 8
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.157931:
    j beq_cont.157923
beq_else.157922:
beq_cont.157923:
    j beq_cont.157921
beq_else.157920:
beq_cont.157921:
beq_cont.157919:
    lw r1 r29 244
    subi r1 r1 1
    lwcZ f0 r29 52
    lwcZ f1 r29 48
    lw r2 r29 24
    lw r25 r29 12
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.157917:
    jr r31
beq_else.157884:
    jr r31
beq_else.157747:
    jr r31
beq_else.157378:
    jr r31
trace_ray.2942:
    lw r4 r25 152
    lw r5 r25 148
    lw r6 r25 144
    lw r7 r25 140
    lw r8 r25 136
    lw r9 r25 132
    lw r10 r25 128
    lw r11 r25 124
    lw r12 r25 120
    lw r13 r25 116
    lw r14 r25 112
    lw r15 r25 108
    lw r16 r25 104
    lw r17 r25 100
    lw r18 r25 96
    lw r19 r25 92
    lw r20 r25 88
    lw r21 r25 84
    lw r22 r25 80
    lw r23 r25 76
    lw r24 r25 72
    sw r6 r29 0
    lw r6 r25 68
    sw r7 r29 4
    lw r7 r25 64
    sw r14 r29 8
    lw r14 r25 60
    sw r18 r29 12
    lw r18 r25 56
    sw r7 r29 16
    lw r7 r25 52
    sw r24 r29 20
    lw r24 r25 48
    sw r24 r29 24
    lw r24 r25 44
    sw r24 r29 28
    lw r24 r25 40
    sw r11 r29 32
    lw r11 r25 36
    sw r21 r29 36
    lw r21 r25 32
    sw r21 r29 40
    lw r21 r25 28
    sw r4 r29 44
    lw r4 r25 24
    sw r22 r29 48
    lw r22 r25 20
    sw r23 r29 52
    lw r23 r25 16
    sw r23 r29 56
    lw r23 r25 12
    sw r23 r29 60
    lw r23 r25 8
    sw r25 r29 64
    lw r25 r25 4
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.157936
    sw r24 r29 68
    lw r24 r3 8
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r9 0
    sw r15 r29 72
    lw r15 r14 0
    sw r14 r29 76
    lw r14 r15 0
    sw r10 r29 80
    lw r10 r14 0
    sw r8 r29 84
    sw r17 r29 88
    sw r19 r29 92
    swcZ f1 r29 96
    sw r25 r29 100
    sw r16 r29 104
    sw r3 r29 108
    sw r5 r29 112
    sw r12 r29 116
    sw r4 r29 120
    sw r7 r29 124
    sw r21 r29 128
    sw r18 r29 132
    sw r22 r29 136
    sw r6 r29 140
    sw r23 r29 144
    swcZ f0 r29 148
    sw r11 r29 152
    sw r2 r29 156
    sw r24 r29 160
    sw r1 r29 164
    sw r9 r29 168
    addi r28 r0 -1
    bne r10 r28 beq_else.157937
    j beq_cont.157938
beq_else.157937:
    sw r15 r29 172
    addi r28 r0 99
    bne r10 r28 beq_else.157939
    lw r10 r14 4
    addi r28 r0 -1
    bne r10 r28 beq_else.157941
    j beq_cont.157942
beq_else.157941:
    sll r10 r10 2
    add r27 r25 r10
    lw r10 r27 0
    sw r14 r29 176
    mv r3 r2
    mv r1 r0
    mv r25 r20
    mv r2 r10
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r1 r0 2
    lw r2 r29 176
    lw r3 r29 156
    lw r25 r29 92
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.157942:
    j beq_cont.157940
beq_else.157939:
    sll r10 r10 2
    add r27 r18 r10
    lw r10 r27 0
    lwcZ f2 r12 0
    lw r3 r10 20
    lwcZ f3 r3 0
    fsub f2 f2 f3
    lwcZ f3 r12 4
    lw r3 r10 20
    lwcZ f4 r3 4
    fsub f3 f3 f4
    lwcZ f4 r12 8
    lw r3 r10 20
    lwcZ f5 r3 8
    fsub f4 f4 f5
    lw r3 r10 4
    sw r20 r29 180
    sw r14 r29 176
    addi r28 r0 1
    bne r3 r28 beq_else.157943
    lwcZ f5 r2 0
    fcz f5
    bc1f float_eq0.157945
    or r3 r0 r0
    j float_eq0_cont.157946
float_eq0.157945:
    lw r3 r10 16
    lw r13 r10 24
    lwcZ f5 r2 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.157947
    addi r5 r0 1
    j float_ble_cont.157948
float_ble_else.157947:
    or r5 r0 r0
float_ble_cont.157948:
    bne r13 r0 beq_else.157949
    j beq_cont.157950
beq_else.157949:
    bne r5 r0 beq_else.157951
    addi r5 r0 1
    j beq_cont.157952
beq_else.157951:
    or r5 r0 r0
beq_cont.157952:
beq_cont.157950:
    lwcZ f5 r3 0
    bne r5 r0 beq_else.157953
    fneg f5 f5
    j beq_cont.157954
beq_else.157953:
beq_cont.157954:
    fsub f5 f5 f2
    lwcZ f6 r2 0
    finv_init f7 f6
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f6 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f6 f6 f7
    fsub f6 f8 f6
    fmul f6 f7 f6
    fmul f5 f5 f6
    lwcZ f6 r2 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157955
    fneg f6 f6
    j float_ble_cont.157956
float_ble_else.157955:
float_ble_cont.157956:
    lwcZ f7 r3 4
    fclt f6 f7
    bc1f float_ble_else.157957
    lwcZ f6 r2 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157959
    fneg f6 f6
    j float_ble_cont.157960
float_ble_else.157959:
float_ble_cont.157960:
    lwcZ f7 r3 8
    fclt f6 f7
    bc1f float_ble_else.157961
    swcZ f5 r16 0
    addi r3 r0 1
    j float_ble_cont.157962
float_ble_else.157961:
    or r3 r0 r0
float_ble_cont.157962:
    j float_ble_cont.157958
float_ble_else.157957:
    or r3 r0 r0
float_ble_cont.157958:
float_eq0_cont.157946:
    bne r3 r0 beq_else.157963
    lwcZ f5 r2 4
    fcz f5
    bc1f float_eq0.157965
    or r3 r0 r0
    j float_eq0_cont.157966
float_eq0.157965:
    lw r3 r10 16
    lw r5 r10 24
    lwcZ f5 r2 4
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.157967
    addi r13 r0 1
    j float_ble_cont.157968
float_ble_else.157967:
    or r13 r0 r0
float_ble_cont.157968:
    bne r5 r0 beq_else.157969
    or r5 r13 r0
    j beq_cont.157970
beq_else.157969:
    bne r13 r0 beq_else.157971
    addi r5 r0 1
    j beq_cont.157972
beq_else.157971:
    or r5 r0 r0
beq_cont.157972:
beq_cont.157970:
    lwcZ f5 r3 4
    bne r5 r0 beq_else.157973
    fneg f5 f5
    j beq_cont.157974
beq_else.157973:
beq_cont.157974:
    fsub f5 f5 f3
    lwcZ f6 r2 4
    finv_init f7 f6
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f6 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f6 f6 f7
    fsub f6 f8 f6
    fmul f6 f7 f6
    fmul f5 f5 f6
    lwcZ f6 r2 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157975
    fneg f6 f6
    j float_ble_cont.157976
float_ble_else.157975:
float_ble_cont.157976:
    lwcZ f7 r3 8
    fclt f6 f7
    bc1f float_ble_else.157977
    lwcZ f6 r2 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.157979
    fneg f6 f6
    j float_ble_cont.157980
float_ble_else.157979:
float_ble_cont.157980:
    lwcZ f7 r3 0
    fclt f6 f7
    bc1f float_ble_else.157981
    swcZ f5 r16 0
    addi r3 r0 1
    j float_ble_cont.157982
float_ble_else.157981:
    or r3 r0 r0
float_ble_cont.157982:
    j float_ble_cont.157978
float_ble_else.157977:
    or r3 r0 r0
float_ble_cont.157978:
float_eq0_cont.157966:
    bne r3 r0 beq_else.157983
    lwcZ f5 r2 8
    fcz f5
    bc1f float_eq0.157985
    or r3 r0 r0
    j float_eq0_cont.157986
float_eq0.157985:
    lw r3 r10 16
    lw r5 r10 24
    lwcZ f5 r2 8
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.157987
    addi r10 r0 1
    j float_ble_cont.157988
float_ble_else.157987:
    or r10 r0 r0
float_ble_cont.157988:
    bne r5 r0 beq_else.157989
    or r5 r10 r0
    j beq_cont.157990
beq_else.157989:
    bne r10 r0 beq_else.157991
    addi r5 r0 1
    j beq_cont.157992
beq_else.157991:
    or r5 r0 r0
beq_cont.157992:
beq_cont.157990:
    lwcZ f5 r3 8
    bne r5 r0 beq_else.157993
    fneg f5 f5
    j beq_cont.157994
beq_else.157993:
beq_cont.157994:
    fsub f4 f5 f4
    lwcZ f5 r2 8
    finv_init f6 f5
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f5 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f5 f5 f6
    fsub f5 f7 f5
    fmul f5 f6 f5
    fmul f4 f4 f5
    lwcZ f5 r2 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.157995
    fneg f2 f2
    j float_ble_cont.157996
float_ble_else.157995:
float_ble_cont.157996:
    lwcZ f5 r3 0
    fclt f2 f5
    bc1f float_ble_else.157997
    lwcZ f2 r2 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.157999
    fneg f2 f2
    j float_ble_cont.158000
float_ble_else.157999:
float_ble_cont.158000:
    lwcZ f3 r3 4
    fclt f2 f3
    bc1f float_ble_else.158001
    swcZ f4 r16 0
    addi r3 r0 1
    j float_ble_cont.158002
float_ble_else.158001:
    or r3 r0 r0
float_ble_cont.158002:
    j float_ble_cont.157998
float_ble_else.157997:
    or r3 r0 r0
float_ble_cont.157998:
float_eq0_cont.157986:
    bne r3 r0 beq_else.158003
    or r1 r0 r0
    j beq_cont.158004
beq_else.158003:
    addi r1 r0 3
beq_cont.158004:
    j beq_cont.157984
beq_else.157983:
    addi r1 r0 2
beq_cont.157984:
    j beq_cont.157964
beq_else.157963:
    addi r1 r0 1
beq_cont.157964:
    j beq_cont.157944
beq_else.157943:
    addi r28 r0 2
    bne r3 r28 beq_else.158005
    lw r3 r10 16
    lwcZ f5 r2 0
    lwcZ f6 r3 0
    fmul f5 f5 f6
    lwcZ f6 r2 4
    lwcZ f7 r3 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    lwcZ f6 r2 8
    lwcZ f7 r3 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    flui f6 0
    # 0.000000
    fclt f6 f5
    bc1f float_ble_else.158007
    addi r10 r0 1
    j float_ble_cont.158008
float_ble_else.158007:
    or r10 r0 r0
float_ble_cont.158008:
    bne r10 r0 beq_else.158009
    or r1 r0 r0
    j beq_cont.158010
beq_else.158009:
    lwcZ f6 r3 0
    fmul f2 f6 f2
    lwcZ f6 r3 4
    fmul f3 f6 f3
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    finv_init f3 f5
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f5 f5 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f2 f2 f3
    swcZ f2 r16 0
    addi r1 r0 1
beq_cont.158010:
    j beq_cont.158006
beq_else.158005:
    mv r1 r10
    mv r25 r13
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.158006:
beq_cont.157944:
    bne r1 r0 beq_else.158011
    j beq_cont.158012
beq_else.158011:
    lw r1 r29 104
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.158013
    lw r3 r29 176
    lw r4 r3 4
    addi r28 r0 -1
    bne r4 r28 beq_else.158015
    j beq_cont.158016
beq_else.158015:
    sll r4 r4 2
    lw r5 r29 100
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 156
    lw r25 r29 180
    mv r3 r6
    mv r2 r4
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r1 r0 2
    lw r2 r29 176
    lw r3 r29 156
    lw r25 r29 92
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.158016:
    j float_ble_cont.158014
float_ble_else.158013:
float_ble_cont.158014:
beq_cont.158012:
beq_cont.157940:
    lw r1 r29 172
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158017
    j beq_cont.158018
beq_else.158017:
    addi r28 r0 99
    bne r3 r28 beq_else.158019
    addi r3 r0 1
    lw r4 r29 156
    lw r25 r29 92
    mv r1 r3
    mv r3 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.158020
beq_else.158019:
    lw r4 r29 156
    lw r5 r29 116
    lw r25 r29 88
    sw r2 r29 184
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.158021
    j beq_cont.158022
beq_else.158021:
    lw r1 r29 104
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.158023
    addi r3 r0 1
    lw r4 r29 184
    lw r5 r29 156
    lw r25 r29 92
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j float_ble_cont.158024
float_ble_else.158023:
float_ble_cont.158024:
beq_cont.158022:
beq_cont.158020:
    addi r1 r0 2
    lw r2 r29 172
    lw r3 r29 156
    lw r25 r29 84
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.158018:
beq_cont.157938:
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158025
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158027
    addi r2 r0 1
    j float_ble_cont.158028
float_ble_else.158027:
    or r2 r0 r0
float_ble_cont.158028:
    j float_ble_cont.158026
float_ble_else.158025:
    or r2 r0 r0
float_ble_cont.158026:
    bne r2 r0 beq_else.158029
    addi r1 r0 -1
    lw r2 r29 164
    sll r3 r2 2
    lw r4 r29 160
    add r27 r4 r3
    sw r1 r27 0
    bne r2 r0 beq_else.158030
    jr r31
beq_else.158030:
    lw r1 r29 156
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158032
    addi r1 r0 1
    j float_ble_cont.158033
float_ble_else.158032:
    or r1 r0 r0
float_ble_cont.158033:
    bne r1 r0 beq_else.158034
    jr r31
beq_else.158034:
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 148
    fmul f0 f0 f1
    lw r1 r29 144
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f1 r1 0
    fadd f1 f1 f0
    swcZ f1 r1 0
    lwcZ f1 r1 4
    fadd f1 f1 f0
    swcZ f1 r1 4
    lwcZ f1 r1 8
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.158029:
    lw r2 r29 136
    lw r3 r2 0
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 8
    lw r7 r4 28
    lwcZ f0 r7 0
    lwcZ f1 r29 148
    fmul f0 f0 f1
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.158037
    lw r7 r29 128
    lw r8 r7 0
    flui f2 0
    # 0.000000
    lw r9 r29 124
    swcZ f2 r9 0
    swcZ f2 r9 4
    swcZ f2 r9 8
    subi r10 r8 1
    subi r8 r8 1
    sll r8 r8 2
    lw r11 r29 156
    add r27 r11 r8
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.158039
    flui f2 0
    # 0.000000
    j float_eq0_cont.158040
float_eq0.158039:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158041
    addi r8 r0 1
    j float_ble_cont.158042
float_ble_else.158041:
    or r8 r0 r0
float_ble_cont.158042:
    bne r8 r0 beq_else.158043
    flui f2 -16512
    # -1.000000
    j beq_cont.158044
beq_else.158043:
    flui f2 16256
    # 1.000000
beq_cont.158044:
float_eq0_cont.158040:
    fneg f2 f2
    sll r8 r10 2
    add r27 r9 r8
    swcZ f2 r27 0
    j beq_cont.158038
beq_else.158037:
    addi r28 r0 2
    bne r7 r28 beq_else.158045
    lw r7 r4 16
    lwcZ f2 r7 0
    fneg f2 f2
    lw r7 r29 124
    swcZ f2 r7 0
    lw r8 r4 16
    lwcZ f2 r8 4
    fneg f2 f2
    swcZ f2 r7 4
    lw r8 r4 16
    lwcZ f2 r8 8
    fneg f2 f2
    swcZ f2 r7 8
    j beq_cont.158046
beq_else.158045:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lwcZ f3 r7 4
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f3 f3 f4
    lwcZ f4 r7 8
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f4 f4 f5
    lw r8 r4 16
    lwcZ f5 r8 0
    fmul f5 f2 f5
    lw r8 r4 16
    lwcZ f6 r8 4
    fmul f6 f3 f6
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f7 f4 f7
    lw r8 r4 12
    bne r8 r0 beq_else.158047
    lw r8 r29 124
    swcZ f5 r8 0
    swcZ f6 r8 4
    swcZ f7 r8 8
    j beq_cont.158048
beq_else.158047:
    lw r8 r4 36
    lwcZ f8 r8 8
    fmul f8 f3 f8
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    lw r8 r29 124
    swcZ f5 r8 0
    lw r9 r4 36
    lwcZ f5 r9 8
    fmul f5 f2 f5
    lw r9 r4 36
    lwcZ f8 r9 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r8 4
    lw r9 r4 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    lw r9 r4 36
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r8 8
beq_cont.158048:
    lw r9 r4 24
    lwcZ f2 r8 0
    fmul f2 f2 f2
    lwcZ f3 r8 4
    fmul f3 f3 f3
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f3 f3 f3
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158049
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158050
float_ble_else.158049:
    flui f2 0
    # 0.000000
float_ble_cont.158050:
    fcz f2
    bc1f float_eq0.158051
    flui f2 16256
    # 1.000000
    j float_eq0_cont.158052
float_eq0.158051:
    bne r9 r0 beq_else.158053
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    j beq_cont.158054
beq_else.158053:
    flui f3 -16512
    # -1.000000
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
beq_cont.158054:
float_eq0_cont.158052:
    lwcZ f3 r8 0
    fmul f3 f3 f2
    swcZ f3 r8 0
    lwcZ f3 r8 4
    fmul f3 f3 f2
    swcZ f3 r8 4
    lwcZ f3 r8 8
    fmul f2 f3 f2
    swcZ f2 r8 8
beq_cont.158046:
beq_cont.158038:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r29 116
    swcZ f2 r8 0
    lwcZ f2 r7 4
    swcZ f2 r8 4
    lwcZ f2 r7 8
    swcZ f2 r8 8
    lw r25 r29 112
    sw r6 r29 188
    swcZ f0 r29 192
    sw r4 r29 196
    sw r3 r29 200
    mv r2 r7
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 200
    sll r1 r1 2
    lw r2 r29 128
    lw r3 r2 0
    add r1 r1 r3
    lw r3 r29 164
    sll r4 r3 2
    lw r5 r29 160
    add r27 r5 r4
    sw r1 r27 0
    lw r1 r29 108
    lw r4 r1 4
    sll r6 r3 2
    add r27 r4 r6
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    swcZ f0 r4 0
    lwcZ f0 r6 4
    swcZ f0 r4 4
    lwcZ f0 r6 8
    swcZ f0 r4 8
    lw r4 r1 12
    lw r7 r29 196
    lw r8 r7 28
    lwcZ f0 r8 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.158055
    sll r8 r3 2
    add r27 r4 r8
    sw r0 r27 0
    j float_ble_cont.158056
float_ble_else.158055:
    addi r8 r0 1
    sll r9 r3 2
    add r27 r4 r9
    sw r8 r27 0
    lw r4 r1 16
    sll r8 r3 2
    add r27 r4 r8
    lw r8 r27 0
    lw r9 r29 80
    lwcZ f0 r9 0
    swcZ f0 r8 0
    lwcZ f0 r9 4
    swcZ f0 r8 4
    lwcZ f0 r9 8
    swcZ f0 r8 8
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    flui f0 15232
    # 0.003906
    lwcZ f1 r29 192
    fmul f0 f0 f1
    lwcZ f2 r4 0
    fmul f2 f2 f0
    swcZ f2 r4 0
    lwcZ f2 r4 4
    fmul f2 f2 f0
    swcZ f2 r4 4
    lwcZ f2 r4 8
    fmul f0 f2 f0
    swcZ f0 r4 8
    lw r4 r1 28
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    lw r8 r29 124
    lwcZ f0 r8 0
    swcZ f0 r4 0
    lwcZ f0 r8 4
    swcZ f0 r4 4
    lwcZ f0 r8 8
    swcZ f0 r4 8
float_ble_cont.158056:
    flui f0 -16384
    # -2.000000
    lw r4 r29 156
    lwcZ f1 r4 0
    lw r8 r29 124
    lwcZ f2 r8 0
    fmul f1 f1 f2
    lwcZ f2 r4 4
    lwcZ f3 r8 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r4 8
    lwcZ f3 r8 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r4 0
    lwcZ f2 r8 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r8 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 4
    lwcZ f1 r4 8
    lwcZ f2 r8 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r4 8
    lw r9 r7 28
    lwcZ f0 r9 4
    lwcZ f1 r29 148
    fmul f0 f1 f0
    lw r9 r29 76
    lw r10 r9 0
    lw r11 r10 0
    lw r12 r11 0
    swcZ f0 r29 204
    addi r28 r0 -1
    bne r12 r28 beq_else.158057
    or r1 r0 r0
    j beq_cont.158058
beq_else.158057:
    sw r11 r29 208
    sw r10 r29 212
    addi r28 r0 99
    bne r12 r28 beq_else.158059
    addi r1 r0 1
    j beq_cont.158060
beq_else.158059:
    lw r13 r29 68
    lw r25 r29 72
    mv r3 r6
    mv r2 r13
    mv r1 r12
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.158061
    or r1 r0 r0
    j beq_cont.158062
beq_else.158061:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158063
    lw r2 r29 208
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.158065
    or r1 r0 r0
    j beq_cont.158066
beq_else.158065:
    sll r3 r3 2
    lw r4 r29 100
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 0
    addi r28 r0 -1
    bne r5 r28 beq_else.158067
    or r1 r0 r0
    j beq_cont.158068
beq_else.158067:
    lw r5 r3 0
    lw r6 r29 68
    lw r7 r29 120
    lw r25 r29 72
    sw r3 r29 216
    sw r5 r29 220
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r2 r29 104
    lwcZ f0 r2 0
    bne r1 r0 beq_else.158069
    or r1 r0 r0
    j beq_cont.158070
beq_else.158069:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158071
    addi r1 r0 1
    j float_ble_cont.158072
float_ble_else.158071:
    or r1 r0 r0
float_ble_cont.158072:
beq_cont.158070:
    bne r1 r0 beq_else.158073
    lw r1 r29 220
    sll r1 r1 2
    lw r3 r29 132
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.158075
    or r1 r0 r0
    j beq_cont.158076
beq_else.158075:
    addi r1 r0 1
    lw r4 r29 216
    lw r25 r29 52
    mv r2 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.158076:
    j beq_cont.158074
beq_else.158073:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 152
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 120
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 216
    lw r25 r29 60
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.158077
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 52
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.158078
beq_else.158077:
    addi r1 r0 1
beq_cont.158078:
beq_cont.158074:
beq_cont.158068:
    bne r1 r0 beq_else.158079
    lw r1 r29 208
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.158081
    or r1 r0 r0
    j beq_cont.158082
beq_else.158081:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.158083
    addi r1 r0 3
    lw r2 r29 208
    lw r25 r29 48
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.158084
beq_else.158083:
    addi r1 r0 1
beq_cont.158084:
beq_cont.158082:
    j beq_cont.158080
beq_else.158079:
    addi r1 r0 1
beq_cont.158080:
beq_cont.158066:
    bne r1 r0 beq_else.158085
    or r1 r0 r0
    j beq_cont.158086
beq_else.158085:
    addi r1 r0 1
beq_cont.158086:
    j float_ble_cont.158064
float_ble_else.158063:
    or r1 r0 r0
float_ble_cont.158064:
beq_cont.158062:
beq_cont.158060:
    bne r1 r0 beq_else.158087
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158089
    or r1 r0 r0
    j beq_cont.158090
beq_else.158089:
    sw r1 r29 224
    addi r28 r0 99
    bne r3 r28 beq_else.158091
    addi r1 r0 1
    j beq_cont.158092
beq_else.158091:
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 56
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.158093
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 44
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158095
    fneg f4 f4
    j float_ble_cont.158096
float_ble_else.158095:
float_ble_cont.158096:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.158097
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158099
    fneg f4 f4
    j float_ble_cont.158100
float_ble_else.158099:
float_ble_cont.158100:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.158101
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.158103
    or r9 r0 r0
    j float_eq0_cont.158104
float_eq0.158103:
    addi r9 r0 1
float_eq0_cont.158104:
    j float_ble_cont.158102
float_ble_else.158101:
    or r9 r0 r0
float_ble_cont.158102:
    j float_ble_cont.158098
float_ble_else.158097:
    or r9 r0 r0
float_ble_cont.158098:
    bne r9 r0 beq_else.158105
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158107
    fneg f4 f4
    j float_ble_cont.158108
float_ble_else.158107:
float_ble_cont.158108:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.158109
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158111
    fneg f4 f4
    j float_ble_cont.158112
float_ble_else.158111:
float_ble_cont.158112:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.158113
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.158115
    or r9 r0 r0
    j float_eq0_cont.158116
float_eq0.158115:
    addi r9 r0 1
float_eq0_cont.158116:
    j float_ble_cont.158114
float_ble_else.158113:
    or r9 r0 r0
float_ble_cont.158114:
    j float_ble_cont.158110
float_ble_else.158109:
    or r9 r0 r0
float_ble_cont.158110:
    bne r9 r0 beq_else.158117
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.158119
    fneg f0 f0
    j float_ble_cont.158120
float_ble_else.158119:
float_ble_cont.158120:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.158121
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158123
    fneg f0 f0
    j float_ble_cont.158124
float_ble_else.158123:
float_ble_cont.158124:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.158125
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.158127
    or r3 r0 r0
    j float_eq0_cont.158128
float_eq0.158127:
    addi r3 r0 1
float_eq0_cont.158128:
    j float_ble_cont.158126
float_ble_else.158125:
    or r3 r0 r0
float_ble_cont.158126:
    j float_ble_cont.158122
float_ble_else.158121:
    or r3 r0 r0
float_ble_cont.158122:
    bne r3 r0 beq_else.158129
    or r3 r0 r0
    j beq_cont.158130
beq_else.158129:
    lw r3 r29 104
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.158130:
    j beq_cont.158118
beq_else.158117:
    lw r3 r29 104
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.158118:
    j beq_cont.158106
beq_else.158105:
    lw r3 r29 104
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.158106:
    j beq_cont.158094
beq_else.158093:
    addi r28 r0 2
    bne r8 r28 beq_else.158131
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.158133
    addi r4 r0 1
    j float_ble_cont.158134
float_ble_else.158133:
    or r4 r0 r0
float_ble_cont.158134:
    bne r4 r0 beq_else.158135
    or r3 r0 r0
    j beq_cont.158136
beq_else.158135:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.158136:
    j beq_cont.158132
beq_else.158131:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.158137
    or r3 r0 r0
    j float_eq0_cont.158138
float_eq0.158137:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.158139
    fmv f0 f5
    j beq_cont.158140
beq_else.158139:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158140:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.158141
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158142
beq_else.158141:
beq_cont.158142:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158143
    addi r8 r0 1
    j float_ble_cont.158144
float_ble_else.158143:
    or r8 r0 r0
float_ble_cont.158144:
    bne r8 r0 beq_else.158145
    or r3 r0 r0
    j beq_cont.158146
beq_else.158145:
    lw r4 r4 24
    bne r4 r0 beq_else.158147
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158149
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158150
float_ble_else.158149:
    flui f0 0
    # 0.000000
float_ble_cont.158150:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
    j beq_cont.158148
beq_else.158147:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158151
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158152
float_ble_else.158151:
    flui f0 0
    # 0.000000
float_ble_cont.158152:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
beq_cont.158148:
    addi r3 r0 1
beq_cont.158146:
float_eq0_cont.158138:
beq_cont.158132:
beq_cont.158094:
    bne r3 r0 beq_else.158153
    or r1 r0 r0
    j beq_cont.158154
beq_else.158153:
    lw r3 r29 104
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158155
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.158157
    or r1 r0 r0
    j beq_cont.158158
beq_else.158157:
    sll r4 r4 2
    lw r8 r29 100
    add r27 r8 r4
    lw r4 r27 0
    lw r25 r29 52
    mv r2 r4
    mv r1 r0
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.158159
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 48
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.158160
beq_else.158159:
    addi r1 r0 1
beq_cont.158160:
beq_cont.158158:
    bne r1 r0 beq_else.158161
    or r1 r0 r0
    j beq_cont.158162
beq_else.158161:
    addi r1 r0 1
beq_cont.158162:
    j float_ble_cont.158156
float_ble_else.158155:
    or r1 r0 r0
float_ble_cont.158156:
beq_cont.158154:
beq_cont.158092:
    bne r1 r0 beq_else.158163
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158165
    or r1 r0 r0
    j beq_cont.158166
beq_else.158165:
    sw r1 r29 228
    addi r28 r0 99
    bne r3 r28 beq_else.158167
    addi r1 r0 1
    j beq_cont.158168
beq_else.158167:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158169
    or r1 r0 r0
    j beq_cont.158170
beq_else.158169:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158171
    addi r2 r0 1
    lw r3 r29 228
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158173
    or r1 r0 r0
    j beq_cont.158174
beq_else.158173:
    addi r1 r0 1
beq_cont.158174:
    j float_ble_cont.158172
float_ble_else.158171:
    or r1 r0 r0
float_ble_cont.158172:
beq_cont.158170:
beq_cont.158168:
    bne r1 r0 beq_else.158175
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.158176
beq_else.158175:
    addi r1 r0 1
    lw r2 r29 228
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158177
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.158178
beq_else.158177:
    addi r1 r0 1
beq_cont.158178:
beq_cont.158176:
beq_cont.158166:
    j beq_cont.158164
beq_else.158163:
    lw r1 r29 224
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158179
    or r1 r0 r0
    j beq_cont.158180
beq_else.158179:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158181
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.158182
beq_else.158181:
    addi r1 r0 1
beq_cont.158182:
beq_cont.158180:
    bne r1 r0 beq_else.158183
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158185
    or r1 r0 r0
    j beq_cont.158186
beq_else.158185:
    sw r1 r29 232
    addi r28 r0 99
    bne r3 r28 beq_else.158187
    addi r1 r0 1
    j beq_cont.158188
beq_else.158187:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158189
    or r1 r0 r0
    j beq_cont.158190
beq_else.158189:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158191
    addi r2 r0 1
    lw r3 r29 232
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158193
    or r1 r0 r0
    j beq_cont.158194
beq_else.158193:
    addi r1 r0 1
beq_cont.158194:
    j float_ble_cont.158192
float_ble_else.158191:
    or r1 r0 r0
float_ble_cont.158192:
beq_cont.158190:
beq_cont.158188:
    bne r1 r0 beq_else.158195
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.158196
beq_else.158195:
    addi r1 r0 1
    lw r2 r29 232
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.158197
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.158198
beq_else.158197:
    addi r1 r0 1
beq_cont.158198:
beq_cont.158196:
beq_cont.158186:
    j beq_cont.158184
beq_else.158183:
    addi r1 r0 1
beq_cont.158184:
beq_cont.158164:
beq_cont.158090:
    j beq_cont.158088
beq_else.158087:
    lw r1 r29 208
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158199
    or r1 r0 r0
    j beq_cont.158200
beq_else.158199:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.158201
    or r1 r0 r0
    j beq_cont.158202
beq_else.158201:
    lw r4 r2 0
    lw r5 r29 68
    lw r6 r29 120
    lw r25 r29 72
    sw r2 r29 236
    sw r4 r29 240
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 104
    lwcZ f0 r2 0
    bne r1 r0 beq_else.158203
    or r1 r0 r0
    j beq_cont.158204
beq_else.158203:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158205
    addi r1 r0 1
    j float_ble_cont.158206
float_ble_else.158205:
    or r1 r0 r0
float_ble_cont.158206:
beq_cont.158204:
    bne r1 r0 beq_else.158207
    lw r1 r29 240
    sll r1 r1 2
    lw r3 r29 132
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.158209
    or r1 r0 r0
    j beq_cont.158210
beq_else.158209:
    addi r1 r0 1
    lw r4 r29 236
    lw r25 r29 52
    mv r2 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.158210:
    j beq_cont.158208
beq_else.158207:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 152
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 120
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 236
    lw r25 r29 60
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.158211
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 52
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.158212
beq_else.158211:
    addi r1 r0 1
beq_cont.158212:
beq_cont.158208:
beq_cont.158202:
    bne r1 r0 beq_else.158213
    lw r1 r29 208
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.158215
    or r1 r0 r0
    j beq_cont.158216
beq_else.158215:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.158217
    addi r1 r0 3
    lw r2 r29 208
    lw r25 r29 48
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.158218
beq_else.158217:
    addi r1 r0 1
beq_cont.158218:
beq_cont.158216:
    j beq_cont.158214
beq_else.158213:
    addi r1 r0 1
beq_cont.158214:
beq_cont.158200:
    bne r1 r0 beq_else.158219
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158221
    or r1 r0 r0
    j beq_cont.158222
beq_else.158221:
    sw r1 r29 244
    addi r28 r0 99
    bne r3 r28 beq_else.158223
    addi r1 r0 1
    j beq_cont.158224
beq_else.158223:
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 56
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.158225
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 44
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158227
    fneg f4 f4
    j float_ble_cont.158228
float_ble_else.158227:
float_ble_cont.158228:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.158229
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158231
    fneg f4 f4
    j float_ble_cont.158232
float_ble_else.158231:
float_ble_cont.158232:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.158233
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.158235
    or r9 r0 r0
    j float_eq0_cont.158236
float_eq0.158235:
    addi r9 r0 1
float_eq0_cont.158236:
    j float_ble_cont.158234
float_ble_else.158233:
    or r9 r0 r0
float_ble_cont.158234:
    j float_ble_cont.158230
float_ble_else.158229:
    or r9 r0 r0
float_ble_cont.158230:
    bne r9 r0 beq_else.158237
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158239
    fneg f4 f4
    j float_ble_cont.158240
float_ble_else.158239:
float_ble_cont.158240:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.158241
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158243
    fneg f4 f4
    j float_ble_cont.158244
float_ble_else.158243:
float_ble_cont.158244:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.158245
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.158247
    or r9 r0 r0
    j float_eq0_cont.158248
float_eq0.158247:
    addi r9 r0 1
float_eq0_cont.158248:
    j float_ble_cont.158246
float_ble_else.158245:
    or r9 r0 r0
float_ble_cont.158246:
    j float_ble_cont.158242
float_ble_else.158241:
    or r9 r0 r0
float_ble_cont.158242:
    bne r9 r0 beq_else.158249
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.158251
    fneg f0 f0
    j float_ble_cont.158252
float_ble_else.158251:
float_ble_cont.158252:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.158253
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158255
    fneg f0 f0
    j float_ble_cont.158256
float_ble_else.158255:
float_ble_cont.158256:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.158257
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.158259
    or r3 r0 r0
    j float_eq0_cont.158260
float_eq0.158259:
    addi r3 r0 1
float_eq0_cont.158260:
    j float_ble_cont.158258
float_ble_else.158257:
    or r3 r0 r0
float_ble_cont.158258:
    j float_ble_cont.158254
float_ble_else.158253:
    or r3 r0 r0
float_ble_cont.158254:
    bne r3 r0 beq_else.158261
    or r3 r0 r0
    j beq_cont.158262
beq_else.158261:
    lw r3 r29 104
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.158262:
    j beq_cont.158250
beq_else.158249:
    lw r3 r29 104
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.158250:
    j beq_cont.158238
beq_else.158237:
    lw r3 r29 104
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.158238:
    j beq_cont.158226
beq_else.158225:
    addi r28 r0 2
    bne r8 r28 beq_else.158263
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.158265
    addi r4 r0 1
    j float_ble_cont.158266
float_ble_else.158265:
    or r4 r0 r0
float_ble_cont.158266:
    bne r4 r0 beq_else.158267
    or r3 r0 r0
    j beq_cont.158268
beq_else.158267:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.158268:
    j beq_cont.158264
beq_else.158263:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.158269
    or r3 r0 r0
    j float_eq0_cont.158270
float_eq0.158269:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.158271
    fmv f0 f5
    j beq_cont.158272
beq_else.158271:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158272:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.158273
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158274
beq_else.158273:
beq_cont.158274:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158275
    addi r8 r0 1
    j float_ble_cont.158276
float_ble_else.158275:
    or r8 r0 r0
float_ble_cont.158276:
    bne r8 r0 beq_else.158277
    or r3 r0 r0
    j beq_cont.158278
beq_else.158277:
    lw r4 r4 24
    bne r4 r0 beq_else.158279
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158281
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158282
float_ble_else.158281:
    flui f0 0
    # 0.000000
float_ble_cont.158282:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
    j beq_cont.158280
beq_else.158279:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158283
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158284
float_ble_else.158283:
    flui f0 0
    # 0.000000
float_ble_cont.158284:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 104
    swcZ f0 r3 0
beq_cont.158280:
    addi r3 r0 1
beq_cont.158278:
float_eq0_cont.158270:
beq_cont.158264:
beq_cont.158226:
    bne r3 r0 beq_else.158285
    or r1 r0 r0
    j beq_cont.158286
beq_else.158285:
    lw r3 r29 104
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158287
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.158289
    or r1 r0 r0
    j beq_cont.158290
beq_else.158289:
    sll r4 r4 2
    lw r8 r29 100
    add r27 r8 r4
    lw r4 r27 0
    lw r25 r29 52
    mv r2 r4
    mv r1 r0
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.158291
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.158292
beq_else.158291:
    addi r1 r0 1
beq_cont.158292:
beq_cont.158290:
    bne r1 r0 beq_else.158293
    or r1 r0 r0
    j beq_cont.158294
beq_else.158293:
    addi r1 r0 1
beq_cont.158294:
    j float_ble_cont.158288
float_ble_else.158287:
    or r1 r0 r0
float_ble_cont.158288:
beq_cont.158286:
beq_cont.158224:
    bne r1 r0 beq_else.158295
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158297
    or r1 r0 r0
    j beq_cont.158298
beq_else.158297:
    sw r1 r29 248
    addi r28 r0 99
    bne r3 r28 beq_else.158299
    addi r1 r0 1
    j beq_cont.158300
beq_else.158299:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.158301
    or r1 r0 r0
    j beq_cont.158302
beq_else.158301:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158303
    addi r2 r0 1
    lw r3 r29 248
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.158305
    or r1 r0 r0
    j beq_cont.158306
beq_else.158305:
    addi r1 r0 1
beq_cont.158306:
    j float_ble_cont.158304
float_ble_else.158303:
    or r1 r0 r0
float_ble_cont.158304:
beq_cont.158302:
beq_cont.158300:
    bne r1 r0 beq_else.158307
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.158308
beq_else.158307:
    addi r1 r0 1
    lw r2 r29 248
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.158309
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.158310
beq_else.158309:
    addi r1 r0 1
beq_cont.158310:
beq_cont.158308:
beq_cont.158298:
    j beq_cont.158296
beq_else.158295:
    lw r1 r29 244
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158311
    or r1 r0 r0
    j beq_cont.158312
beq_else.158311:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.158313
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.158314
beq_else.158313:
    addi r1 r0 1
beq_cont.158314:
beq_cont.158312:
    bne r1 r0 beq_else.158315
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158317
    or r1 r0 r0
    j beq_cont.158318
beq_else.158317:
    sw r1 r29 252
    addi r28 r0 99
    bne r3 r28 beq_else.158319
    addi r1 r0 1
    j beq_cont.158320
beq_else.158319:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.158321
    or r1 r0 r0
    j beq_cont.158322
beq_else.158321:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158323
    addi r2 r0 1
    lw r3 r29 252
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.158325
    or r1 r0 r0
    j beq_cont.158326
beq_else.158325:
    addi r1 r0 1
beq_cont.158326:
    j float_ble_cont.158324
float_ble_else.158323:
    or r1 r0 r0
float_ble_cont.158324:
beq_cont.158322:
beq_cont.158320:
    bne r1 r0 beq_else.158327
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.158328
beq_else.158327:
    addi r1 r0 1
    lw r2 r29 252
    lw r25 r29 48
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.158329
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.158330
beq_else.158329:
    addi r1 r0 1
beq_cont.158330:
beq_cont.158328:
beq_cont.158318:
    j beq_cont.158316
beq_else.158315:
    addi r1 r0 1
beq_cont.158316:
beq_cont.158296:
beq_cont.158222:
    j beq_cont.158220
beq_else.158219:
    addi r1 r0 1
beq_cont.158220:
beq_cont.158088:
beq_cont.158058:
    bne r1 r0 beq_else.158331
    lw r1 r29 124
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 192
    fmul f0 f0 f1
    lw r3 r29 156
    lwcZ f2 r3 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r3 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158333
    addi r4 r0 1
    j float_ble_cont.158334
float_ble_else.158333:
    or r4 r0 r0
float_ble_cont.158334:
    bne r4 r0 beq_else.158335
    j beq_cont.158336
beq_else.158335:
    lw r4 r29 140
    lwcZ f3 r4 0
    lw r5 r29 80
    lwcZ f4 r5 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r4 0
    lwcZ f3 r4 4
    lwcZ f4 r5 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r4 4
    lwcZ f3 r4 8
    lwcZ f4 r5 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r4 8
beq_cont.158336:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.158337
    addi r4 r0 1
    j float_ble_cont.158338
float_ble_else.158337:
    or r4 r0 r0
float_ble_cont.158338:
    bne r4 r0 beq_else.158339
    j beq_cont.158340
beq_else.158339:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 204
    fmul f0 f0 f2
    lw r4 r29 140
    lwcZ f3 r4 0
    fadd f3 f3 f0
    swcZ f3 r4 0
    lwcZ f3 r4 4
    fadd f3 f3 f0
    swcZ f3 r4 4
    lwcZ f3 r4 8
    fadd f0 f3 f0
    swcZ f0 r4 8
beq_cont.158340:
    j beq_cont.158332
beq_else.158331:
beq_cont.158332:
    lw r1 r29 120
    lwcZ f0 r1 0
    lw r2 r29 32
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.158341
    sll r5 r4 2
    lw r6 r29 132
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lw r8 r5 4
    lwcZ f0 r1 0
    lw r9 r5 20
    lwcZ f1 r9 0
    fsub f0 f0 f1
    swcZ f0 r7 0
    lwcZ f0 r1 4
    lw r9 r5 20
    lwcZ f1 r9 4
    fsub f0 f0 f1
    swcZ f0 r7 4
    lwcZ f0 r1 8
    lw r9 r5 20
    lwcZ f1 r9 8
    fsub f0 f0 f1
    swcZ f0 r7 8
    addi r28 r0 2
    bne r8 r28 beq_else.158343
    lw r5 r5 16
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r7 12
    j beq_cont.158344
beq_else.158343:
    addi r28 r0 2
    slt r28 r28 r8
    bne r0 r28 ble_else.158345
    j ble_cont.158346
ble_else.158345:
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    fmul f3 f0 f0
    lw r9 r5 16
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r9 r5 16
    lwcZ f5 r9 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r9 r5 16
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r9 r5 12
    bne r9 r0 beq_else.158347
    fmv f0 f3
    j beq_cont.158348
beq_else.158347:
    fmul f4 f1 f2
    lw r9 r5 36
    lwcZ f5 r9 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r9 r5 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158348:
    addi r28 r0 3
    bne r8 r28 beq_else.158349
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158350
beq_else.158349:
beq_cont.158350:
    swcZ f0 r7 12
ble_cont.158346:
beq_cont.158344:
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.158351
    sll r5 r4 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lw r8 r5 4
    lwcZ f0 r1 0
    lw r9 r5 20
    lwcZ f1 r9 0
    fsub f0 f0 f1
    swcZ f0 r7 0
    lwcZ f0 r1 4
    lw r9 r5 20
    lwcZ f1 r9 4
    fsub f0 f0 f1
    swcZ f0 r7 4
    lwcZ f0 r1 8
    lw r9 r5 20
    lwcZ f1 r9 8
    fsub f0 f0 f1
    swcZ f0 r7 8
    addi r28 r0 2
    bne r8 r28 beq_else.158353
    lw r5 r5 16
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r7 12
    j beq_cont.158354
beq_else.158353:
    addi r28 r0 2
    slt r28 r28 r8
    bne r0 r28 ble_else.158355
    j ble_cont.158356
ble_else.158355:
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    fmul f3 f0 f0
    lw r9 r5 16
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r9 r5 16
    lwcZ f5 r9 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r9 r5 16
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r9 r5 12
    bne r9 r0 beq_else.158357
    fmv f0 f3
    j beq_cont.158358
beq_else.158357:
    fmul f4 f1 f2
    lw r9 r5 36
    lwcZ f5 r9 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r9 r5 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158358:
    addi r28 r0 3
    bne r8 r28 beq_else.158359
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158360
beq_else.158359:
beq_cont.158360:
    swcZ f0 r7 12
ble_cont.158356:
beq_cont.158354:
    subi r4 r4 1
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j ble_cont.158352
ble_else.158351:
ble_cont.158352:
    j ble_cont.158342
ble_else.158341:
ble_cont.158342:
    lw r1 r29 24
    lw r2 r1 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 ble_else.158361
    sll r3 r2 2
    lw r4 r29 16
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r6 r29 168
    swcZ f0 r6 0
    lw r7 r29 76
    lw r8 r7 0
    lw r9 r8 0
    lw r10 r9 0
    sw r2 r29 256
    sw r5 r29 260
    sw r3 r29 264
    addi r28 r0 -1
    bne r10 r28 beq_else.158363
    j beq_cont.158364
beq_else.158363:
    sw r8 r29 268
    addi r28 r0 99
    bne r10 r28 beq_else.158365
    addi r10 r0 1
    lw r25 r29 12
    mv r3 r5
    mv r2 r9
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.158366
beq_else.158365:
    lw r25 r29 8
    sw r9 r29 272
    mv r2 r5
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    bne r1 r0 beq_else.158367
    j beq_cont.158368
beq_else.158367:
    lw r1 r29 104
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.158369
    addi r3 r0 1
    lw r4 r29 272
    lw r5 r29 260
    lw r25 r29 12
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j float_ble_cont.158370
float_ble_else.158369:
float_ble_cont.158370:
beq_cont.158368:
beq_cont.158366:
    addi r1 r0 1
    lw r2 r29 268
    lw r3 r29 260
    lw r25 r29 4
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
beq_cont.158364:
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158371
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158373
    addi r2 r0 1
    j float_ble_cont.158374
float_ble_else.158373:
    or r2 r0 r0
float_ble_cont.158374:
    j float_ble_cont.158372
float_ble_else.158371:
    or r2 r0 r0
float_ble_cont.158372:
    bne r2 r0 beq_else.158375
    j beq_cont.158376
beq_else.158375:
    lw r2 r29 136
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 128
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 264
    lw r6 r5 0
    bne r3 r6 beq_else.158377
    lw r3 r29 76
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.158379
    or r1 r0 r0
    j beq_cont.158380
beq_else.158379:
    sw r7 r29 276
    sw r6 r29 280
    addi r28 r0 99
    bne r8 r28 beq_else.158381
    addi r1 r0 1
    j beq_cont.158382
beq_else.158381:
    sll r9 r8 2
    lw r10 r29 132
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r29 120
    lwcZ f0 r11 0
    lw r12 r9 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r12 r9 20
    lwcZ f2 r12 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r12 r9 20
    lwcZ f3 r12 8
    fsub f2 f2 f3
    sll r8 r8 2
    lw r12 r29 56
    add r27 r12 r8
    lw r8 r27 0
    lw r13 r9 4
    addi r28 r0 1
    bne r13 r28 beq_else.158383
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r13 r29 44
    lwcZ f4 r13 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158385
    fneg f4 f4
    j float_ble_cont.158386
float_ble_else.158385:
float_ble_cont.158386:
    lw r14 r9 16
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.158387
    lwcZ f4 r13 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158389
    fneg f4 f4
    j float_ble_cont.158390
float_ble_else.158389:
float_ble_cont.158390:
    lw r14 r9 16
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.158391
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.158393
    or r14 r0 r0
    j float_eq0_cont.158394
float_eq0.158393:
    addi r14 r0 1
float_eq0_cont.158394:
    j float_ble_cont.158392
float_ble_else.158391:
    or r14 r0 r0
float_ble_cont.158392:
    j float_ble_cont.158388
float_ble_else.158387:
    or r14 r0 r0
float_ble_cont.158388:
    bne r14 r0 beq_else.158395
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r13 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158397
    fneg f4 f4
    j float_ble_cont.158398
float_ble_else.158397:
float_ble_cont.158398:
    lw r14 r9 16
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.158399
    lwcZ f4 r13 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158401
    fneg f4 f4
    j float_ble_cont.158402
float_ble_else.158401:
float_ble_cont.158402:
    lw r14 r9 16
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.158403
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.158405
    or r14 r0 r0
    j float_eq0_cont.158406
float_eq0.158405:
    addi r14 r0 1
float_eq0_cont.158406:
    j float_ble_cont.158404
float_ble_else.158403:
    or r14 r0 r0
float_ble_cont.158404:
    j float_ble_cont.158400
float_ble_else.158399:
    or r14 r0 r0
float_ble_cont.158400:
    bne r14 r0 beq_else.158407
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r13 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.158409
    fneg f0 f0
    j float_ble_cont.158410
float_ble_else.158409:
float_ble_cont.158410:
    lw r14 r9 16
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.158411
    lwcZ f0 r13 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158413
    fneg f0 f0
    j float_ble_cont.158414
float_ble_else.158413:
float_ble_cont.158414:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.158415
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.158417
    or r8 r0 r0
    j float_eq0_cont.158418
float_eq0.158417:
    addi r8 r0 1
float_eq0_cont.158418:
    j float_ble_cont.158416
float_ble_else.158415:
    or r8 r0 r0
float_ble_cont.158416:
    j float_ble_cont.158412
float_ble_else.158411:
    or r8 r0 r0
float_ble_cont.158412:
    bne r8 r0 beq_else.158419
    or r8 r0 r0
    j beq_cont.158420
beq_else.158419:
    lw r8 r29 104
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.158420:
    j beq_cont.158408
beq_else.158407:
    lw r8 r29 104
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.158408:
    j beq_cont.158396
beq_else.158395:
    lw r8 r29 104
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.158396:
    j beq_cont.158384
beq_else.158383:
    addi r28 r0 2
    bne r13 r28 beq_else.158421
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.158423
    addi r9 r0 1
    j float_ble_cont.158424
float_ble_else.158423:
    or r9 r0 r0
float_ble_cont.158424:
    bne r9 r0 beq_else.158425
    or r8 r0 r0
    j beq_cont.158426
beq_else.158425:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r8 r29 104
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.158426:
    j beq_cont.158422
beq_else.158421:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.158427
    or r8 r0 r0
    j float_eq0_cont.158428
float_eq0.158427:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r13 r9 16
    lwcZ f6 r13 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r13 r9 16
    lwcZ f7 r13 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r13 r9 16
    lwcZ f7 r13 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r13 r9 12
    bne r13 r0 beq_else.158429
    fmv f0 f5
    j beq_cont.158430
beq_else.158429:
    fmul f6 f1 f2
    lw r13 r9 36
    lwcZ f7 r13 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r13 r9 36
    lwcZ f6 r13 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r13 r9 36
    lwcZ f1 r13 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158430:
    lw r13 r9 4
    addi r28 r0 3
    bne r13 r28 beq_else.158431
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158432
beq_else.158431:
beq_cont.158432:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158433
    addi r13 r0 1
    j float_ble_cont.158434
float_ble_else.158433:
    or r13 r0 r0
float_ble_cont.158434:
    bne r13 r0 beq_else.158435
    or r8 r0 r0
    j beq_cont.158436
beq_else.158435:
    lw r9 r9 24
    bne r9 r0 beq_else.158437
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158439
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158440
float_ble_else.158439:
    flui f0 0
    # 0.000000
float_ble_cont.158440:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 104
    swcZ f0 r8 0
    j beq_cont.158438
beq_else.158437:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158441
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158442
float_ble_else.158441:
    flui f0 0
    # 0.000000
float_ble_cont.158442:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 104
    swcZ f0 r8 0
beq_cont.158438:
    addi r8 r0 1
beq_cont.158436:
float_eq0_cont.158428:
beq_cont.158422:
beq_cont.158384:
    bne r8 r0 beq_else.158443
    or r1 r0 r0
    j beq_cont.158444
beq_else.158443:
    lw r8 r29 104
    lwcZ f0 r8 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158445
    lw r9 r7 4
    addi r28 r0 -1
    bne r9 r28 beq_else.158447
    or r1 r0 r0
    j beq_cont.158448
beq_else.158447:
    sll r9 r9 2
    lw r13 r29 100
    add r27 r13 r9
    lw r9 r27 0
    lw r25 r29 52
    mv r2 r9
    mv r1 r0
    sw r31 r29 284
    addi r29 r29 288
    lw r26 r25 0
    jalr r26
    subi r29 r29 288
    lw r31 r29 284
    bne r1 r0 beq_else.158449
    addi r1 r0 2
    lw r2 r29 276
    lw r25 r29 48
    sw r31 r29 284
    addi r29 r29 288
    lw r26 r25 0
    jalr r26
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.158450
beq_else.158449:
    addi r1 r0 1
beq_cont.158450:
beq_cont.158448:
    bne r1 r0 beq_else.158451
    or r1 r0 r0
    j beq_cont.158452
beq_else.158451:
    addi r1 r0 1
beq_cont.158452:
    j float_ble_cont.158446
float_ble_else.158445:
    or r1 r0 r0
float_ble_cont.158446:
beq_cont.158444:
beq_cont.158382:
    bne r1 r0 beq_else.158453
    lw r2 r29 280
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158455
    or r1 r0 r0
    j beq_cont.158456
beq_else.158455:
    sw r1 r29 284
    addi r28 r0 99
    bne r3 r28 beq_else.158457
    addi r1 r0 1
    j beq_cont.158458
beq_else.158457:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158459
    or r1 r0 r0
    j beq_cont.158460
beq_else.158459:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158461
    addi r2 r0 1
    lw r3 r29 284
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158463
    or r1 r0 r0
    j beq_cont.158464
beq_else.158463:
    addi r1 r0 1
beq_cont.158464:
    j float_ble_cont.158462
float_ble_else.158461:
    or r1 r0 r0
float_ble_cont.158462:
beq_cont.158460:
beq_cont.158458:
    bne r1 r0 beq_else.158465
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 36
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.158466
beq_else.158465:
    addi r1 r0 1
    lw r2 r29 284
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158467
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 36
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.158468
beq_else.158467:
    addi r1 r0 1
beq_cont.158468:
beq_cont.158466:
beq_cont.158456:
    j beq_cont.158454
beq_else.158453:
    lw r1 r29 276
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158469
    or r1 r0 r0
    j beq_cont.158470
beq_else.158469:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158471
    addi r1 r0 2
    lw r2 r29 276
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.158472
beq_else.158471:
    addi r1 r0 1
beq_cont.158472:
beq_cont.158470:
    bne r1 r0 beq_else.158473
    lw r2 r29 280
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158475
    or r1 r0 r0
    j beq_cont.158476
beq_else.158475:
    sw r1 r29 288
    addi r28 r0 99
    bne r3 r28 beq_else.158477
    addi r1 r0 1
    j beq_cont.158478
beq_else.158477:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158479
    or r1 r0 r0
    j beq_cont.158480
beq_else.158479:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158481
    addi r2 r0 1
    lw r3 r29 288
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158483
    or r1 r0 r0
    j beq_cont.158484
beq_else.158483:
    addi r1 r0 1
beq_cont.158484:
    j float_ble_cont.158482
float_ble_else.158481:
    or r1 r0 r0
float_ble_cont.158482:
beq_cont.158480:
beq_cont.158478:
    bne r1 r0 beq_else.158485
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 36
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.158486
beq_else.158485:
    addi r1 r0 1
    lw r2 r29 288
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.158487
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 36
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.158488
beq_else.158487:
    addi r1 r0 1
beq_cont.158488:
beq_cont.158486:
beq_cont.158476:
    j beq_cont.158474
beq_else.158473:
    addi r1 r0 1
beq_cont.158474:
beq_cont.158454:
beq_cont.158380:
    bne r1 r0 beq_else.158489
    lw r1 r29 260
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 264
    lwcZ f1 r2 8
    lwcZ f2 r29 192
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158491
    addi r1 r0 1
    j float_ble_cont.158492
float_ble_else.158491:
    or r1 r0 r0
float_ble_cont.158492:
    bne r1 r0 beq_else.158493
    j beq_cont.158494
beq_else.158493:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158494:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158495
    addi r1 r0 1
    j float_ble_cont.158496
float_ble_else.158495:
    or r1 r0 r0
float_ble_cont.158496:
    bne r1 r0 beq_else.158497
    j beq_cont.158498
beq_else.158497:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 204
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158498:
    j beq_cont.158490
beq_else.158489:
beq_cont.158490:
    j beq_cont.158378
beq_else.158377:
beq_cont.158378:
beq_cont.158376:
    lw r1 r29 256
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.158499
    sll r2 r1 2
    lw r3 r29 16
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 168
    swcZ f0 r5 0
    lw r6 r29 76
    lw r7 r6 0
    lw r25 r29 4
    sw r1 r29 292
    sw r4 r29 296
    sw r2 r29 300
    mv r3 r4
    mv r2 r7
    mv r1 r0
    sw r31 r29 308
    addi r29 r29 312
    lw r26 r25 0
    jalr r26
    subi r29 r29 312
    lw r31 r29 308
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158501
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158503
    addi r2 r0 1
    j float_ble_cont.158504
float_ble_else.158503:
    or r2 r0 r0
float_ble_cont.158504:
    j float_ble_cont.158502
float_ble_else.158501:
    or r2 r0 r0
float_ble_cont.158502:
    bne r2 r0 beq_else.158505
    j beq_cont.158506
beq_else.158505:
    lw r2 r29 136
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 128
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 300
    lw r6 r5 0
    bne r3 r6 beq_else.158507
    lw r3 r29 76
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.158509
    or r1 r0 r0
    j beq_cont.158510
beq_else.158509:
    sw r7 r29 304
    sw r6 r29 308
    addi r28 r0 99
    bne r8 r28 beq_else.158511
    addi r1 r0 1
    j beq_cont.158512
beq_else.158511:
    lw r9 r29 68
    lw r10 r29 120
    lw r25 r29 72
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    bne r1 r0 beq_else.158513
    or r1 r0 r0
    j beq_cont.158514
beq_else.158513:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158515
    addi r2 r0 1
    lw r3 r29 304
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    bne r1 r0 beq_else.158517
    or r1 r0 r0
    j beq_cont.158518
beq_else.158517:
    addi r1 r0 1
beq_cont.158518:
    j float_ble_cont.158516
float_ble_else.158515:
    or r1 r0 r0
float_ble_cont.158516:
beq_cont.158514:
beq_cont.158512:
    bne r1 r0 beq_else.158519
    addi r1 r0 1
    lw r2 r29 308
    lw r25 r29 36
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.158520
beq_else.158519:
    addi r1 r0 1
    lw r2 r29 304
    lw r25 r29 48
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    bne r1 r0 beq_else.158521
    addi r1 r0 1
    lw r2 r29 308
    lw r25 r29 36
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.158522
beq_else.158521:
    addi r1 r0 1
beq_cont.158522:
beq_cont.158520:
beq_cont.158510:
    bne r1 r0 beq_else.158523
    lw r1 r29 296
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 300
    lwcZ f1 r2 8
    lwcZ f2 r29 192
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158525
    addi r1 r0 1
    j float_ble_cont.158526
float_ble_else.158525:
    or r1 r0 r0
float_ble_cont.158526:
    bne r1 r0 beq_else.158527
    j beq_cont.158528
beq_else.158527:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158528:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158529
    addi r1 r0 1
    j float_ble_cont.158530
float_ble_else.158529:
    or r1 r0 r0
float_ble_cont.158530:
    bne r1 r0 beq_else.158531
    j beq_cont.158532
beq_else.158531:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 204
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158532:
    j beq_cont.158524
beq_else.158523:
beq_cont.158524:
    j beq_cont.158508
beq_else.158507:
beq_cont.158508:
beq_cont.158506:
    lw r1 r29 292
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.158533
    sll r2 r1 2
    lw r3 r29 16
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    lw r25 r29 40
    sw r1 r29 312
    sw r4 r29 316
    sw r2 r29 320
    mv r1 r4
    sw r31 r29 324
    addi r29 r29 328
    lw r26 r25 0
    jalr r26
    subi r29 r29 328
    lw r31 r29 324
    bne r1 r0 beq_else.158535
    j beq_cont.158536
beq_else.158535:
    lw r1 r29 136
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 128
    lw r4 r3 0
    add r2 r2 r4
    lw r4 r29 320
    lw r5 r4 0
    bne r2 r5 beq_else.158537
    lw r2 r29 76
    lw r5 r2 0
    lw r25 r29 36
    mv r2 r5
    mv r1 r0
    sw r31 r29 324
    addi r29 r29 328
    lw r26 r25 0
    jalr r26
    subi r29 r29 328
    lw r31 r29 324
    bne r1 r0 beq_else.158539
    lw r1 r29 316
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 320
    lwcZ f1 r2 8
    lwcZ f2 r29 192
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158541
    addi r1 r0 1
    j float_ble_cont.158542
float_ble_else.158541:
    or r1 r0 r0
float_ble_cont.158542:
    bne r1 r0 beq_else.158543
    j beq_cont.158544
beq_else.158543:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158544:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158545
    addi r1 r0 1
    j float_ble_cont.158546
float_ble_else.158545:
    or r1 r0 r0
float_ble_cont.158546:
    bne r1 r0 beq_else.158547
    j beq_cont.158548
beq_else.158547:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 204
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158548:
    j beq_cont.158540
beq_else.158539:
beq_cont.158540:
    j beq_cont.158538
beq_else.158537:
beq_cont.158538:
beq_cont.158536:
    lw r1 r29 312
    subi r1 r1 1
    lwcZ f0 r29 192
    lwcZ f1 r29 204
    lw r2 r29 156
    lw r25 r29 0
    sw r31 r29 324
    addi r29 r29 328
    lw r26 r25 0
    jalr r26
    subi r29 r29 328
    lw r31 r29 324
    j ble_cont.158534
ble_else.158533:
ble_cont.158534:
    j ble_cont.158500
ble_else.158499:
ble_cont.158500:
    j ble_cont.158362
ble_else.158361:
ble_cont.158362:
    flui f0 15820
    # 0.100000
    fori f0 f0 -13107
    lwcZ f1 r29 148
    fclt f0 f1
    bc1f float_ble_else.158549
    lw r1 r29 164
    slti r28 r1 4
    bne r0 r28 bge_else.158550
    j bge_cont.158551
bge_else.158550:
    addi r2 r1 1
    addi r3 r0 -1
    sll r2 r2 2
    lw r4 r29 160
    add r27 r4 r2
    sw r3 r27 0
bge_cont.158551:
    lw r2 r29 188
    addi r28 r0 2
    bne r2 r28 beq_else.158552
    flui f0 16256
    # 1.000000
    lw r2 r29 196
    lw r2 r2 28
    lwcZ f2 r2 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r1 1
    lw r2 r29 168
    lwcZ f1 r2 0
    lwcZ f2 r29 96
    fadd f1 f2 f1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.158553
    lw r3 r29 108
    lw r4 r3 8
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r2 0
    lw r5 r29 76
    lw r6 r5 0
    lw r7 r6 0
    lw r8 r7 0
    swcZ f1 r29 324
    swcZ f0 r29 328
    sw r4 r29 332
    sw r1 r29 336
    addi r28 r0 -1
    bne r8 r28 beq_else.158554
    j beq_cont.158555
beq_else.158554:
    sw r6 r29 340
    addi r28 r0 99
    bne r8 r28 beq_else.158556
    addi r8 r0 1
    lw r9 r29 156
    lw r25 r29 92
    mv r3 r9
    mv r2 r7
    mv r1 r8
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.158557
beq_else.158556:
    lw r9 r29 156
    lw r10 r29 116
    lw r25 r29 88
    sw r7 r29 344
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    bne r1 r0 beq_else.158558
    j beq_cont.158559
beq_else.158558:
    lw r1 r29 104
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.158560
    addi r3 r0 1
    lw r4 r29 344
    lw r5 r29 156
    lw r25 r29 92
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j float_ble_cont.158561
float_ble_else.158560:
float_ble_cont.158561:
beq_cont.158559:
beq_cont.158557:
    addi r1 r0 1
    lw r2 r29 340
    lw r3 r29 156
    lw r25 r29 84
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
beq_cont.158555:
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158562
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158564
    addi r2 r0 1
    j float_ble_cont.158565
float_ble_else.158564:
    or r2 r0 r0
float_ble_cont.158565:
    j float_ble_cont.158563
float_ble_else.158562:
    or r2 r0 r0
float_ble_cont.158563:
    bne r2 r0 beq_else.158566
    addi r1 r0 -1
    lw r2 r29 336
    sll r3 r2 2
    lw r4 r29 332
    add r27 r4 r3
    sw r1 r27 0
    bne r2 r0 beq_else.158567
    jr r31
beq_else.158567:
    lw r1 r29 156
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158569
    addi r1 r0 1
    j float_ble_cont.158570
float_ble_else.158569:
    or r1 r0 r0
float_ble_cont.158570:
    bne r1 r0 beq_else.158571
    jr r31
beq_else.158571:
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 328
    fmul f0 f0 f1
    lw r1 r29 144
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f1 r1 0
    fadd f1 f1 f0
    swcZ f1 r1 0
    lwcZ f1 r1 4
    fadd f1 f1 f0
    swcZ f1 r1 4
    lwcZ f1 r1 8
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.158566:
    lw r2 r29 136
    lw r3 r2 0
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 8
    lw r7 r4 28
    lwcZ f0 r7 0
    lwcZ f1 r29 328
    fmul f0 f0 f1
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.158574
    lw r7 r29 128
    lw r8 r7 0
    flui f2 0
    # 0.000000
    lw r9 r29 124
    swcZ f2 r9 0
    swcZ f2 r9 4
    swcZ f2 r9 8
    subi r10 r8 1
    subi r8 r8 1
    sll r8 r8 2
    lw r11 r29 156
    add r27 r11 r8
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.158576
    flui f2 0
    # 0.000000
    j float_eq0_cont.158577
float_eq0.158576:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158578
    addi r8 r0 1
    j float_ble_cont.158579
float_ble_else.158578:
    or r8 r0 r0
float_ble_cont.158579:
    bne r8 r0 beq_else.158580
    flui f2 -16512
    # -1.000000
    j beq_cont.158581
beq_else.158580:
    flui f2 16256
    # 1.000000
beq_cont.158581:
float_eq0_cont.158577:
    fneg f2 f2
    sll r8 r10 2
    add r27 r9 r8
    swcZ f2 r27 0
    j beq_cont.158575
beq_else.158574:
    addi r28 r0 2
    bne r7 r28 beq_else.158582
    lw r7 r4 16
    lwcZ f2 r7 0
    fneg f2 f2
    lw r7 r29 124
    swcZ f2 r7 0
    lw r8 r4 16
    lwcZ f2 r8 4
    fneg f2 f2
    swcZ f2 r7 4
    lw r8 r4 16
    lwcZ f2 r8 8
    fneg f2 f2
    swcZ f2 r7 8
    j beq_cont.158583
beq_else.158582:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lwcZ f3 r7 4
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f3 f3 f4
    lwcZ f4 r7 8
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f4 f4 f5
    lw r8 r4 16
    lwcZ f5 r8 0
    fmul f5 f2 f5
    lw r8 r4 16
    lwcZ f6 r8 4
    fmul f6 f3 f6
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f7 f4 f7
    lw r8 r4 12
    bne r8 r0 beq_else.158584
    lw r8 r29 124
    swcZ f5 r8 0
    swcZ f6 r8 4
    swcZ f7 r8 8
    j beq_cont.158585
beq_else.158584:
    lw r8 r4 36
    lwcZ f8 r8 8
    fmul f8 f3 f8
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    lw r8 r29 124
    swcZ f5 r8 0
    lw r9 r4 36
    lwcZ f5 r9 8
    fmul f5 f2 f5
    lw r9 r4 36
    lwcZ f8 r9 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r8 4
    lw r9 r4 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    lw r9 r4 36
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r8 8
beq_cont.158585:
    lw r9 r4 24
    lwcZ f2 r8 0
    fmul f2 f2 f2
    lwcZ f3 r8 4
    fmul f3 f3 f3
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f3 f3 f3
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158586
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158587
float_ble_else.158586:
    flui f2 0
    # 0.000000
float_ble_cont.158587:
    fcz f2
    bc1f float_eq0.158588
    flui f2 16256
    # 1.000000
    j float_eq0_cont.158589
float_eq0.158588:
    bne r9 r0 beq_else.158590
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    j beq_cont.158591
beq_else.158590:
    flui f3 -16512
    # -1.000000
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
beq_cont.158591:
float_eq0_cont.158589:
    lwcZ f3 r8 0
    fmul f3 f3 f2
    swcZ f3 r8 0
    lwcZ f3 r8 4
    fmul f3 f3 f2
    swcZ f3 r8 4
    lwcZ f3 r8 8
    fmul f2 f3 f2
    swcZ f2 r8 8
beq_cont.158583:
beq_cont.158575:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r29 116
    swcZ f2 r8 0
    lwcZ f2 r7 4
    swcZ f2 r8 4
    lwcZ f2 r7 8
    swcZ f2 r8 8
    lw r25 r29 112
    sw r6 r29 348
    swcZ f0 r29 352
    sw r4 r29 356
    sw r3 r29 360
    mv r2 r7
    mv r1 r4
    sw r31 r29 364
    addi r29 r29 368
    lw r26 r25 0
    jalr r26
    subi r29 r29 368
    lw r31 r29 364
    lw r1 r29 360
    sll r1 r1 2
    lw r2 r29 128
    lw r3 r2 0
    add r1 r1 r3
    lw r3 r29 336
    sll r4 r3 2
    lw r5 r29 332
    add r27 r5 r4
    sw r1 r27 0
    lw r1 r29 108
    lw r4 r1 4
    sll r6 r3 2
    add r27 r4 r6
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    swcZ f0 r4 0
    lwcZ f0 r6 4
    swcZ f0 r4 4
    lwcZ f0 r6 8
    swcZ f0 r4 8
    lw r4 r1 12
    lw r7 r29 356
    lw r8 r7 28
    lwcZ f0 r8 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.158592
    sll r8 r3 2
    add r27 r4 r8
    sw r0 r27 0
    j float_ble_cont.158593
float_ble_else.158592:
    addi r8 r0 1
    sll r9 r3 2
    add r27 r4 r9
    sw r8 r27 0
    lw r4 r1 16
    sll r8 r3 2
    add r27 r4 r8
    lw r8 r27 0
    lw r9 r29 80
    lwcZ f0 r9 0
    swcZ f0 r8 0
    lwcZ f0 r9 4
    swcZ f0 r8 4
    lwcZ f0 r9 8
    swcZ f0 r8 8
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    flui f0 15232
    # 0.003906
    lwcZ f1 r29 352
    fmul f0 f0 f1
    lwcZ f2 r4 0
    fmul f2 f2 f0
    swcZ f2 r4 0
    lwcZ f2 r4 4
    fmul f2 f2 f0
    swcZ f2 r4 4
    lwcZ f2 r4 8
    fmul f0 f2 f0
    swcZ f0 r4 8
    lw r4 r1 28
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    lw r8 r29 124
    lwcZ f0 r8 0
    swcZ f0 r4 0
    lwcZ f0 r8 4
    swcZ f0 r4 4
    lwcZ f0 r8 8
    swcZ f0 r4 8
float_ble_cont.158593:
    flui f0 -16384
    # -2.000000
    lw r4 r29 156
    lwcZ f1 r4 0
    lw r8 r29 124
    lwcZ f2 r8 0
    fmul f1 f1 f2
    lwcZ f2 r4 4
    lwcZ f3 r8 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r4 8
    lwcZ f3 r8 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r4 0
    lwcZ f2 r8 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r8 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 4
    lwcZ f1 r4 8
    lwcZ f2 r8 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r4 8
    lw r9 r7 28
    lwcZ f0 r9 4
    lwcZ f1 r29 328
    fmul f0 f1 f0
    lw r9 r29 76
    lw r10 r9 0
    lw r11 r10 0
    lw r12 r11 0
    swcZ f0 r29 364
    addi r28 r0 -1
    bne r12 r28 beq_else.158594
    or r1 r0 r0
    j beq_cont.158595
beq_else.158594:
    sw r11 r29 368
    sw r10 r29 372
    addi r28 r0 99
    bne r12 r28 beq_else.158596
    addi r1 r0 1
    j beq_cont.158597
beq_else.158596:
    sll r13 r12 2
    lw r14 r29 132
    add r27 r14 r13
    lw r13 r27 0
    lwcZ f2 r6 0
    lw r15 r13 20
    lwcZ f3 r15 0
    fsub f2 f2 f3
    lwcZ f3 r6 4
    lw r15 r13 20
    lwcZ f4 r15 4
    fsub f3 f3 f4
    lwcZ f4 r6 8
    lw r15 r13 20
    lwcZ f5 r15 8
    fsub f4 f4 f5
    sll r12 r12 2
    lw r15 r29 56
    add r27 r15 r12
    lw r12 r27 0
    lw r15 r13 4
    addi r28 r0 1
    bne r15 r28 beq_else.158598
    lwcZ f5 r12 0
    fsub f5 f5 f2
    lwcZ f6 r12 4
    fmul f5 f5 f6
    lw r15 r29 44
    lwcZ f6 r15 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.158600
    fneg f6 f6
    j float_ble_cont.158601
float_ble_else.158600:
float_ble_cont.158601:
    lw r16 r13 16
    lwcZ f7 r16 4
    fclt f6 f7
    bc1f float_ble_else.158602
    lwcZ f6 r15 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.158604
    fneg f6 f6
    j float_ble_cont.158605
float_ble_else.158604:
float_ble_cont.158605:
    lw r16 r13 16
    lwcZ f7 r16 8
    fclt f6 f7
    bc1f float_ble_else.158606
    lwcZ f6 r12 4
    fcz f6
    bc1f float_eq0.158608
    or r16 r0 r0
    j float_eq0_cont.158609
float_eq0.158608:
    addi r16 r0 1
float_eq0_cont.158609:
    j float_ble_cont.158607
float_ble_else.158606:
    or r16 r0 r0
float_ble_cont.158607:
    j float_ble_cont.158603
float_ble_else.158602:
    or r16 r0 r0
float_ble_cont.158603:
    bne r16 r0 beq_else.158610
    lwcZ f5 r12 8
    fsub f5 f5 f3
    lwcZ f6 r12 12
    fmul f5 f5 f6
    lwcZ f6 r15 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.158612
    fneg f6 f6
    j float_ble_cont.158613
float_ble_else.158612:
float_ble_cont.158613:
    lw r16 r13 16
    lwcZ f7 r16 0
    fclt f6 f7
    bc1f float_ble_else.158614
    lwcZ f6 r15 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.158616
    fneg f6 f6
    j float_ble_cont.158617
float_ble_else.158616:
float_ble_cont.158617:
    lw r16 r13 16
    lwcZ f7 r16 8
    fclt f6 f7
    bc1f float_ble_else.158618
    lwcZ f6 r12 12
    fcz f6
    bc1f float_eq0.158620
    or r16 r0 r0
    j float_eq0_cont.158621
float_eq0.158620:
    addi r16 r0 1
float_eq0_cont.158621:
    j float_ble_cont.158619
float_ble_else.158618:
    or r16 r0 r0
float_ble_cont.158619:
    j float_ble_cont.158615
float_ble_else.158614:
    or r16 r0 r0
float_ble_cont.158615:
    bne r16 r0 beq_else.158622
    lwcZ f5 r12 16
    fsub f4 f5 f4
    lwcZ f5 r12 20
    fmul f4 f4 f5
    lwcZ f5 r15 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.158624
    fneg f2 f2
    j float_ble_cont.158625
float_ble_else.158624:
float_ble_cont.158625:
    lw r16 r13 16
    lwcZ f5 r16 0
    fclt f2 f5
    bc1f float_ble_else.158626
    lwcZ f2 r15 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.158628
    fneg f2 f2
    j float_ble_cont.158629
float_ble_else.158628:
float_ble_cont.158629:
    lw r13 r13 16
    lwcZ f3 r13 4
    fclt f2 f3
    bc1f float_ble_else.158630
    lwcZ f2 r12 20
    fcz f2
    bc1f float_eq0.158632
    or r12 r0 r0
    j float_eq0_cont.158633
float_eq0.158632:
    addi r12 r0 1
float_eq0_cont.158633:
    j float_ble_cont.158631
float_ble_else.158630:
    or r12 r0 r0
float_ble_cont.158631:
    j float_ble_cont.158627
float_ble_else.158626:
    or r12 r0 r0
float_ble_cont.158627:
    bne r12 r0 beq_else.158634
    or r12 r0 r0
    j beq_cont.158635
beq_else.158634:
    lw r12 r29 104
    swcZ f4 r12 0
    addi r12 r0 3
beq_cont.158635:
    j beq_cont.158623
beq_else.158622:
    lw r12 r29 104
    swcZ f5 r12 0
    addi r12 r0 2
beq_cont.158623:
    j beq_cont.158611
beq_else.158610:
    lw r12 r29 104
    swcZ f5 r12 0
    addi r12 r0 1
beq_cont.158611:
    j beq_cont.158599
beq_else.158598:
    addi r28 r0 2
    bne r15 r28 beq_else.158636
    lwcZ f5 r12 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.158638
    addi r13 r0 1
    j float_ble_cont.158639
float_ble_else.158638:
    or r13 r0 r0
float_ble_cont.158639:
    bne r13 r0 beq_else.158640
    or r12 r0 r0
    j beq_cont.158641
beq_else.158640:
    lwcZ f5 r12 4
    fmul f2 f5 f2
    lwcZ f5 r12 8
    fmul f3 f5 f3
    fadd f2 f2 f3
    lwcZ f3 r12 12
    fmul f3 f3 f4
    fadd f2 f2 f3
    lw r12 r29 104
    swcZ f2 r12 0
    addi r12 r0 1
beq_cont.158641:
    j beq_cont.158637
beq_else.158636:
    lwcZ f5 r12 0
    fcz f5
    bc1f float_eq0.158642
    or r12 r0 r0
    j float_eq0_cont.158643
float_eq0.158642:
    lwcZ f6 r12 4
    fmul f6 f6 f2
    lwcZ f7 r12 8
    fmul f7 f7 f3
    fadd f6 f6 f7
    lwcZ f7 r12 12
    fmul f7 f7 f4
    fadd f6 f6 f7
    fmul f7 f2 f2
    lw r15 r13 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f3 f3
    lw r15 r13 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f4 f4
    lw r15 r13 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r13 12
    bne r15 r0 beq_else.158644
    fmv f2 f7
    j beq_cont.158645
beq_else.158644:
    fmul f8 f3 f4
    lw r15 r13 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f4 f4 f2
    lw r15 r13 36
    lwcZ f8 r15 4
    fmul f4 f4 f8
    fadd f4 f7 f4
    fmul f2 f2 f3
    lw r15 r13 36
    lwcZ f3 r15 8
    fmul f2 f2 f3
    fadd f2 f4 f2
beq_cont.158645:
    lw r15 r13 4
    addi r28 r0 3
    bne r15 r28 beq_else.158646
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j beq_cont.158647
beq_else.158646:
beq_cont.158647:
    fmul f3 f6 f6
    fmul f2 f5 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158648
    addi r15 r0 1
    j float_ble_cont.158649
float_ble_else.158648:
    or r15 r0 r0
float_ble_cont.158649:
    bne r15 r0 beq_else.158650
    or r12 r0 r0
    j beq_cont.158651
beq_else.158650:
    lw r13 r13 24
    bne r13 r0 beq_else.158652
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158654
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f5
    fsub f8 f7 f8
    fmul f5 f5 f8
    fmul f3 f3 f5
    fsub f3 f7 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f7 f3 f4
    fsub f7 f5 f7
    fmul f4 f4 f7
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158655
float_ble_else.158654:
    flui f2 0
    # 0.000000
float_ble_cont.158655:
    fsub f2 f6 f2
    lwcZ f3 r12 16
    fmul f2 f2 f3
    lw r12 r29 104
    swcZ f2 r12 0
    j beq_cont.158653
beq_else.158652:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158656
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f5
    fsub f8 f7 f8
    fmul f5 f5 f8
    fmul f3 f3 f5
    fsub f3 f7 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f7 f3 f4
    fsub f7 f5 f7
    fmul f4 f4 f7
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158657
float_ble_else.158656:
    flui f2 0
    # 0.000000
float_ble_cont.158657:
    fadd f2 f6 f2
    lwcZ f3 r12 16
    fmul f2 f2 f3
    lw r12 r29 104
    swcZ f2 r12 0
beq_cont.158653:
    addi r12 r0 1
beq_cont.158651:
float_eq0_cont.158643:
beq_cont.158637:
beq_cont.158599:
    bne r12 r0 beq_else.158658
    or r1 r0 r0
    j beq_cont.158659
beq_else.158658:
    lw r12 r29 104
    lwcZ f2 r12 0
    flui f3 -16948
    # -0.100000
    fori f3 f3 -13107
    fclt f2 f3
    bc1f float_ble_else.158660
    lw r13 r11 4
    addi r28 r0 -1
    bne r13 r28 beq_else.158662
    or r1 r0 r0
    j beq_cont.158663
beq_else.158662:
    sll r13 r13 2
    lw r15 r29 100
    add r27 r15 r13
    lw r13 r27 0
    lw r25 r29 52
    mv r2 r13
    mv r1 r0
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    bne r1 r0 beq_else.158664
    addi r1 r0 2
    lw r2 r29 368
    lw r25 r29 48
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.158665
beq_else.158664:
    addi r1 r0 1
beq_cont.158665:
beq_cont.158663:
    bne r1 r0 beq_else.158666
    or r1 r0 r0
    j beq_cont.158667
beq_else.158666:
    addi r1 r0 1
beq_cont.158667:
    j float_ble_cont.158661
float_ble_else.158660:
    or r1 r0 r0
float_ble_cont.158661:
beq_cont.158659:
beq_cont.158597:
    bne r1 r0 beq_else.158668
    lw r2 r29 372
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158670
    or r1 r0 r0
    j beq_cont.158671
beq_else.158670:
    sw r1 r29 376
    addi r28 r0 99
    bne r3 r28 beq_else.158672
    addi r1 r0 1
    j beq_cont.158673
beq_else.158672:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    bne r1 r0 beq_else.158674
    or r1 r0 r0
    j beq_cont.158675
beq_else.158674:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158676
    addi r2 r0 1
    lw r3 r29 376
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    bne r1 r0 beq_else.158678
    or r1 r0 r0
    j beq_cont.158679
beq_else.158678:
    addi r1 r0 1
beq_cont.158679:
    j float_ble_cont.158677
float_ble_else.158676:
    or r1 r0 r0
float_ble_cont.158677:
beq_cont.158675:
beq_cont.158673:
    bne r1 r0 beq_else.158680
    addi r1 r0 2
    lw r2 r29 372
    lw r25 r29 36
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.158681
beq_else.158680:
    addi r1 r0 1
    lw r2 r29 376
    lw r25 r29 48
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    bne r1 r0 beq_else.158682
    addi r1 r0 2
    lw r2 r29 372
    lw r25 r29 36
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.158683
beq_else.158682:
    addi r1 r0 1
beq_cont.158683:
beq_cont.158681:
beq_cont.158671:
    j beq_cont.158669
beq_else.158668:
    lw r1 r29 368
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158684
    or r1 r0 r0
    j beq_cont.158685
beq_else.158684:
    sll r2 r2 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    bne r1 r0 beq_else.158686
    addi r1 r0 2
    lw r2 r29 368
    lw r25 r29 48
    sw r31 r29 380
    addi r29 r29 384
    lw r26 r25 0
    jalr r26
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.158687
beq_else.158686:
    addi r1 r0 1
beq_cont.158687:
beq_cont.158685:
    bne r1 r0 beq_else.158688
    lw r2 r29 372
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158690
    or r1 r0 r0
    j beq_cont.158691
beq_else.158690:
    sw r1 r29 380
    addi r28 r0 99
    bne r3 r28 beq_else.158692
    addi r1 r0 1
    j beq_cont.158693
beq_else.158692:
    lw r4 r29 68
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    bne r1 r0 beq_else.158694
    or r1 r0 r0
    j beq_cont.158695
beq_else.158694:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158696
    addi r2 r0 1
    lw r3 r29 380
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    bne r1 r0 beq_else.158698
    or r1 r0 r0
    j beq_cont.158699
beq_else.158698:
    addi r1 r0 1
beq_cont.158699:
    j float_ble_cont.158697
float_ble_else.158696:
    or r1 r0 r0
float_ble_cont.158697:
beq_cont.158695:
beq_cont.158693:
    bne r1 r0 beq_else.158700
    addi r1 r0 2
    lw r2 r29 372
    lw r25 r29 36
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.158701
beq_else.158700:
    addi r1 r0 1
    lw r2 r29 380
    lw r25 r29 48
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    bne r1 r0 beq_else.158702
    addi r1 r0 2
    lw r2 r29 372
    lw r25 r29 36
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.158703
beq_else.158702:
    addi r1 r0 1
beq_cont.158703:
beq_cont.158701:
beq_cont.158691:
    j beq_cont.158689
beq_else.158688:
    addi r1 r0 1
beq_cont.158689:
beq_cont.158669:
beq_cont.158595:
    bne r1 r0 beq_else.158704
    lw r1 r29 124
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 352
    fmul f0 f0 f1
    lw r3 r29 156
    lwcZ f2 r3 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r3 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158706
    addi r2 r0 1
    j float_ble_cont.158707
float_ble_else.158706:
    or r2 r0 r0
float_ble_cont.158707:
    bne r2 r0 beq_else.158708
    j beq_cont.158709
beq_else.158708:
    lw r2 r29 140
    lwcZ f3 r2 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 0
    lwcZ f3 r2 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 4
    lwcZ f3 r2 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.158709:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.158710
    addi r2 r0 1
    j float_ble_cont.158711
float_ble_else.158710:
    or r2 r0 r0
float_ble_cont.158711:
    bne r2 r0 beq_else.158712
    j beq_cont.158713
beq_else.158712:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 364
    fmul f0 f0 f2
    lw r2 r29 140
    lwcZ f3 r2 0
    fadd f3 f3 f0
    swcZ f3 r2 0
    lwcZ f3 r2 4
    fadd f3 f3 f0
    swcZ f3 r2 4
    lwcZ f3 r2 8
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.158713:
    j beq_cont.158705
beq_else.158704:
beq_cont.158705:
    lw r1 r29 120
    lwcZ f0 r1 0
    lw r2 r29 32
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r2 r29 28
    lw r2 r2 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 ble_else.158714
    sll r3 r2 2
    lw r4 r29 132
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r3 40
    lw r5 r3 4
    lwcZ f0 r1 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    swcZ f0 r4 0
    lwcZ f0 r1 4
    lw r6 r3 20
    lwcZ f1 r6 4
    fsub f0 f0 f1
    swcZ f0 r4 4
    lwcZ f0 r1 8
    lw r6 r3 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    swcZ f0 r4 8
    addi r28 r0 2
    bne r5 r28 beq_else.158716
    lw r3 r3 16
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    lwcZ f3 r3 0
    fmul f0 f3 f0
    lwcZ f3 r3 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 12
    j beq_cont.158717
beq_else.158716:
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.158718
    j ble_cont.158719
ble_else.158718:
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    fmul f3 f0 f0
    lw r6 r3 16
    lwcZ f4 r6 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r3 16
    lwcZ f5 r6 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r3 12
    bne r6 r0 beq_else.158720
    fmv f0 f3
    j beq_cont.158721
beq_else.158720:
    fmul f4 f1 f2
    lw r6 r3 36
    lwcZ f5 r6 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r3 36
    lwcZ f4 r6 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r3 r3 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158721:
    addi r28 r0 3
    bne r5 r28 beq_else.158722
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158723
beq_else.158722:
beq_cont.158723:
    swcZ f0 r4 12
ble_cont.158719:
beq_cont.158717:
    subi r2 r2 1
    lw r25 r29 20
    sw r31 r29 388
    addi r29 r29 392
    lw r26 r25 0
    jalr r26
    subi r29 r29 392
    lw r31 r29 388
    j ble_cont.158715
ble_else.158714:
ble_cont.158715:
    lw r1 r29 24
    lw r1 r1 0
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.158724
    sll r2 r1 2
    lw r3 r29 16
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 168
    swcZ f0 r5 0
    lw r6 r29 76
    lw r7 r6 0
    lw r25 r29 4
    sw r1 r29 384
    sw r4 r29 388
    sw r2 r29 392
    mv r3 r4
    mv r2 r7
    mv r1 r0
    sw r31 r29 396
    addi r29 r29 400
    lw r26 r25 0
    jalr r26
    subi r29 r29 400
    lw r31 r29 396
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158726
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158728
    addi r2 r0 1
    j float_ble_cont.158729
float_ble_else.158728:
    or r2 r0 r0
float_ble_cont.158729:
    j float_ble_cont.158727
float_ble_else.158726:
    or r2 r0 r0
float_ble_cont.158727:
    bne r2 r0 beq_else.158730
    j beq_cont.158731
beq_else.158730:
    lw r2 r29 136
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 128
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 392
    lw r6 r5 0
    bne r3 r6 beq_else.158732
    lw r3 r29 76
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.158734
    or r1 r0 r0
    j beq_cont.158735
beq_else.158734:
    sw r7 r29 396
    sw r6 r29 400
    addi r28 r0 99
    bne r8 r28 beq_else.158736
    addi r1 r0 1
    j beq_cont.158737
beq_else.158736:
    lw r9 r29 68
    lw r10 r29 120
    lw r25 r29 72
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 404
    addi r29 r29 408
    lw r26 r25 0
    jalr r26
    subi r29 r29 408
    lw r31 r29 404
    bne r1 r0 beq_else.158738
    or r1 r0 r0
    j beq_cont.158739
beq_else.158738:
    lw r1 r29 104
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158740
    addi r1 r0 1
    lw r2 r29 396
    lw r25 r29 48
    sw r31 r29 404
    addi r29 r29 408
    lw r26 r25 0
    jalr r26
    subi r29 r29 408
    lw r31 r29 404
    bne r1 r0 beq_else.158742
    or r1 r0 r0
    j beq_cont.158743
beq_else.158742:
    addi r1 r0 1
beq_cont.158743:
    j float_ble_cont.158741
float_ble_else.158740:
    or r1 r0 r0
float_ble_cont.158741:
beq_cont.158739:
beq_cont.158737:
    bne r1 r0 beq_else.158744
    addi r1 r0 1
    lw r2 r29 400
    lw r25 r29 36
    sw r31 r29 404
    addi r29 r29 408
    lw r26 r25 0
    jalr r26
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.158745
beq_else.158744:
    addi r1 r0 1
    lw r2 r29 396
    lw r25 r29 48
    sw r31 r29 404
    addi r29 r29 408
    lw r26 r25 0
    jalr r26
    subi r29 r29 408
    lw r31 r29 404
    bne r1 r0 beq_else.158746
    addi r1 r0 1
    lw r2 r29 400
    lw r25 r29 36
    sw r31 r29 404
    addi r29 r29 408
    lw r26 r25 0
    jalr r26
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.158747
beq_else.158746:
    addi r1 r0 1
beq_cont.158747:
beq_cont.158745:
beq_cont.158735:
    bne r1 r0 beq_else.158748
    lw r1 r29 388
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 392
    lwcZ f1 r2 8
    lwcZ f2 r29 352
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158750
    addi r1 r0 1
    j float_ble_cont.158751
float_ble_else.158750:
    or r1 r0 r0
float_ble_cont.158751:
    bne r1 r0 beq_else.158752
    j beq_cont.158753
beq_else.158752:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158753:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158754
    addi r1 r0 1
    j float_ble_cont.158755
float_ble_else.158754:
    or r1 r0 r0
float_ble_cont.158755:
    bne r1 r0 beq_else.158756
    j beq_cont.158757
beq_else.158756:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 364
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158757:
    j beq_cont.158749
beq_else.158748:
beq_cont.158749:
    j beq_cont.158733
beq_else.158732:
beq_cont.158733:
beq_cont.158731:
    lw r1 r29 384
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.158758
    sll r2 r1 2
    lw r3 r29 16
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    lw r25 r29 40
    sw r1 r29 404
    sw r3 r29 408
    sw r2 r29 412
    mv r1 r3
    sw r31 r29 420
    addi r29 r29 424
    lw r26 r25 0
    jalr r26
    subi r29 r29 424
    lw r31 r29 420
    bne r1 r0 beq_else.158760
    j beq_cont.158761
beq_else.158760:
    lw r1 r29 136
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 128
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 412
    lw r3 r2 0
    bne r1 r3 beq_else.158762
    lw r1 r29 76
    lw r1 r1 0
    lw r25 r29 36
    mv r2 r1
    mv r1 r0
    sw r31 r29 420
    addi r29 r29 424
    lw r26 r25 0
    jalr r26
    subi r29 r29 424
    lw r31 r29 420
    bne r1 r0 beq_else.158764
    lw r1 r29 408
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 412
    lwcZ f1 r2 8
    lwcZ f2 r29 352
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.158766
    addi r1 r0 1
    j float_ble_cont.158767
float_ble_else.158766:
    or r1 r0 r0
float_ble_cont.158767:
    bne r1 r0 beq_else.158768
    j beq_cont.158769
beq_else.158768:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r3 r29 80
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158769:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158770
    addi r1 r0 1
    j float_ble_cont.158771
float_ble_else.158770:
    or r1 r0 r0
float_ble_cont.158771:
    bne r1 r0 beq_else.158772
    j beq_cont.158773
beq_else.158772:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 364
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.158773:
    j beq_cont.158765
beq_else.158764:
beq_cont.158765:
    j beq_cont.158763
beq_else.158762:
beq_cont.158763:
beq_cont.158761:
    lw r1 r29 404
    subi r1 r1 1
    lwcZ f0 r29 352
    lwcZ f1 r29 364
    lw r2 r29 156
    lw r25 r29 0
    sw r31 r29 420
    addi r29 r29 424
    lw r26 r25 0
    jalr r26
    subi r29 r29 424
    lw r31 r29 420
    j ble_cont.158759
ble_else.158758:
ble_cont.158759:
    j ble_cont.158725
ble_else.158724:
ble_cont.158725:
    flui f0 15820
    # 0.100000
    fori f0 f0 -13107
    lwcZ f1 r29 328
    fclt f0 f1
    bc1f float_ble_else.158774
    lw r1 r29 336
    slti r28 r1 4
    bne r0 r28 bge_else.158775
    j bge_cont.158776
bge_else.158775:
    addi r2 r1 1
    addi r3 r0 -1
    sll r2 r2 2
    lw r4 r29 332
    add r27 r4 r2
    sw r3 r27 0
bge_cont.158776:
    lw r2 r29 348
    addi r28 r0 2
    bne r2 r28 beq_else.158777
    flui f0 16256
    # 1.000000
    lw r2 r29 356
    lw r2 r2 28
    lwcZ f2 r2 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r1 1
    lw r2 r29 168
    lwcZ f1 r2 0
    lwcZ f2 r29 324
    fadd f1 f2 f1
    lw r2 r29 156
    lw r3 r29 108
    lw r25 r29 64
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.158777:
    jr r31
float_ble_else.158774:
    jr r31
ble_else.158553:
    jr r31
beq_else.158552:
    jr r31
float_ble_else.158549:
    jr r31
ble_else.157936:
    jr r31
trace_diffuse_ray.2948:
    lw r2 r25 100
    lw r3 r25 96
    lw r4 r25 92
    lw r5 r25 88
    lw r6 r25 84
    lw r7 r25 80
    lw r8 r25 76
    lw r9 r25 72
    lw r10 r25 68
    lw r11 r25 64
    lw r12 r25 60
    lw r13 r25 56
    lw r14 r25 52
    lw r15 r25 48
    lw r16 r25 44
    lw r17 r25 40
    lw r18 r25 36
    lw r19 r25 32
    lw r20 r25 28
    lw r21 r25 24
    lw r22 r25 20
    lw r23 r25 16
    lw r24 r25 12
    sw r6 r29 0
    lw r6 r25 8
    lw r25 r25 4
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r5 0
    sw r23 r29 4
    lw r23 r15 0
    sw r12 r29 8
    lw r12 r23 0
    sw r2 r29 12
    lw r2 r12 0
    swcZ f0 r29 16
    sw r24 r29 20
    sw r13 r29 24
    sw r6 r29 28
    sw r19 r29 32
    sw r14 r29 36
    sw r25 r29 40
    sw r9 r29 44
    sw r18 r29 48
    sw r8 r29 52
    sw r15 r29 56
    sw r3 r29 60
    sw r21 r29 64
    sw r17 r29 68
    sw r20 r29 72
    sw r1 r29 76
    sw r16 r29 80
    sw r22 r29 84
    sw r5 r29 88
    addi r28 r0 -1
    bne r2 r28 beq_else.158784
    j beq_cont.158785
beq_else.158784:
    sw r4 r29 92
    sw r7 r29 96
    sw r10 r29 100
    sw r23 r29 104
    addi r28 r0 99
    bne r2 r28 beq_else.158786
    lw r2 r12 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158788
    j beq_cont.158789
beq_else.158788:
    sll r2 r2 2
    add r27 r25 r2
    lw r2 r27 0
    sw r12 r29 108
    mv r3 r1
    mv r25 r11
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 2
    lw r2 r29 108
    lw r3 r29 76
    lw r25 r29 100
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.158789:
    j beq_cont.158787
beq_else.158786:
    sll r24 r2 2
    add r27 r16 r24
    lw r24 r27 0
    lw r13 r24 40
    lwcZ f1 r13 0
    lwcZ f2 r13 4
    lwcZ f3 r13 8
    lw r6 r1 4
    sll r2 r2 2
    add r27 r6 r2
    lw r2 r27 0
    lw r6 r24 4
    addi r28 r0 1
    bne r6 r28 beq_else.158790
    lw r6 r1 0
    lwcZ f4 r2 0
    fsub f4 f4 f1
    lwcZ f5 r2 4
    fmul f4 f4 f5
    lwcZ f5 r6 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.158792
    fneg f5 f5
    j float_ble_cont.158793
float_ble_else.158792:
float_ble_cont.158793:
    lw r13 r24 16
    lwcZ f6 r13 4
    fclt f5 f6
    bc1f float_ble_else.158794
    lwcZ f5 r6 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.158796
    fneg f5 f5
    j float_ble_cont.158797
float_ble_else.158796:
float_ble_cont.158797:
    lw r13 r24 16
    lwcZ f6 r13 8
    fclt f5 f6
    bc1f float_ble_else.158798
    lwcZ f5 r2 4
    fcz f5
    bc1f float_eq0.158800
    or r13 r0 r0
    j float_eq0_cont.158801
float_eq0.158800:
    addi r13 r0 1
float_eq0_cont.158801:
    j float_ble_cont.158799
float_ble_else.158798:
    or r13 r0 r0
float_ble_cont.158799:
    j float_ble_cont.158795
float_ble_else.158794:
    or r13 r0 r0
float_ble_cont.158795:
    bne r13 r0 beq_else.158802
    lwcZ f4 r2 8
    fsub f4 f4 f2
    lwcZ f5 r2 12
    fmul f4 f4 f5
    lwcZ f5 r6 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.158804
    fneg f5 f5
    j float_ble_cont.158805
float_ble_else.158804:
float_ble_cont.158805:
    lw r13 r24 16
    lwcZ f6 r13 0
    fclt f5 f6
    bc1f float_ble_else.158806
    lwcZ f5 r6 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.158808
    fneg f5 f5
    j float_ble_cont.158809
float_ble_else.158808:
float_ble_cont.158809:
    lw r13 r24 16
    lwcZ f6 r13 8
    fclt f5 f6
    bc1f float_ble_else.158810
    lwcZ f5 r2 12
    fcz f5
    bc1f float_eq0.158812
    or r13 r0 r0
    j float_eq0_cont.158813
float_eq0.158812:
    addi r13 r0 1
float_eq0_cont.158813:
    j float_ble_cont.158811
float_ble_else.158810:
    or r13 r0 r0
float_ble_cont.158811:
    j float_ble_cont.158807
float_ble_else.158806:
    or r13 r0 r0
float_ble_cont.158807:
    bne r13 r0 beq_else.158814
    lwcZ f4 r2 16
    fsub f3 f4 f3
    lwcZ f4 r2 20
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.158816
    fneg f1 f1
    j float_ble_cont.158817
float_ble_else.158816:
float_ble_cont.158817:
    lw r13 r24 16
    lwcZ f4 r13 0
    fclt f1 f4
    bc1f float_ble_else.158818
    lwcZ f1 r6 4
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.158820
    fneg f1 f1
    j float_ble_cont.158821
float_ble_else.158820:
float_ble_cont.158821:
    lw r6 r24 16
    lwcZ f2 r6 4
    fclt f1 f2
    bc1f float_ble_else.158822
    lwcZ f1 r2 20
    fcz f1
    bc1f float_eq0.158824
    or r2 r0 r0
    j float_eq0_cont.158825
float_eq0.158824:
    addi r2 r0 1
float_eq0_cont.158825:
    j float_ble_cont.158823
float_ble_else.158822:
    or r2 r0 r0
float_ble_cont.158823:
    j float_ble_cont.158819
float_ble_else.158818:
    or r2 r0 r0
float_ble_cont.158819:
    bne r2 r0 beq_else.158826
    or r2 r0 r0
    j beq_cont.158827
beq_else.158826:
    swcZ f3 r9 0
    addi r2 r0 3
beq_cont.158827:
    j beq_cont.158815
beq_else.158814:
    swcZ f4 r9 0
    addi r2 r0 2
beq_cont.158815:
    j beq_cont.158803
beq_else.158802:
    swcZ f4 r9 0
    addi r2 r0 1
beq_cont.158803:
    j beq_cont.158791
beq_else.158790:
    addi r28 r0 2
    bne r6 r28 beq_else.158828
    lwcZ f1 r2 0
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.158830
    addi r6 r0 1
    j float_ble_cont.158831
float_ble_else.158830:
    or r6 r0 r0
float_ble_cont.158831:
    bne r6 r0 beq_else.158832
    or r2 r0 r0
    j beq_cont.158833
beq_else.158832:
    lwcZ f1 r2 0
    lwcZ f2 r13 12
    fmul f1 f1 f2
    swcZ f1 r9 0
    addi r2 r0 1
beq_cont.158833:
    j beq_cont.158829
beq_else.158828:
    lwcZ f4 r2 0
    fcz f4
    bc1f float_eq0.158834
    or r2 r0 r0
    j float_eq0_cont.158835
float_eq0.158834:
    lwcZ f5 r2 4
    fmul f1 f5 f1
    lwcZ f5 r2 8
    fmul f2 f5 f2
    fadd f1 f1 f2
    lwcZ f2 r2 12
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r13 12
    fmul f3 f1 f1
    fmul f2 f4 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158836
    addi r6 r0 1
    j float_ble_cont.158837
float_ble_else.158836:
    or r6 r0 r0
float_ble_cont.158837:
    bne r6 r0 beq_else.158838
    or r2 r0 r0
    j beq_cont.158839
beq_else.158838:
    lw r6 r24 24
    bne r6 r0 beq_else.158840
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158842
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158843
float_ble_else.158842:
    flui f2 0
    # 0.000000
float_ble_cont.158843:
    fsub f1 f1 f2
    lwcZ f2 r2 16
    fmul f1 f1 f2
    swcZ f1 r9 0
    j beq_cont.158841
beq_else.158840:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.158844
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.158845
float_ble_else.158844:
    flui f2 0
    # 0.000000
float_ble_cont.158845:
    fadd f1 f1 f2
    lwcZ f2 r2 16
    fmul f1 f1 f2
    swcZ f1 r9 0
beq_cont.158841:
    addi r2 r0 1
beq_cont.158839:
float_eq0_cont.158835:
beq_cont.158829:
beq_cont.158791:
    bne r2 r0 beq_else.158846
    j beq_cont.158847
beq_else.158846:
    lwcZ f1 r9 0
    lwcZ f2 r5 0
    fclt f1 f2
    bc1f float_ble_else.158848
    lw r2 r12 4
    addi r28 r0 -1
    bne r2 r28 beq_else.158850
    j beq_cont.158851
beq_else.158850:
    sll r2 r2 2
    add r27 r25 r2
    lw r2 r27 0
    sw r12 r29 108
    mv r3 r1
    mv r25 r11
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 2
    lw r2 r29 108
    lw r3 r29 76
    lw r25 r29 100
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.158851:
    j float_ble_cont.158849
float_ble_else.158848:
float_ble_cont.158849:
beq_cont.158847:
beq_cont.158787:
    lw r1 r29 104
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158852
    j beq_cont.158853
beq_else.158852:
    addi r28 r0 99
    bne r3 r28 beq_else.158854
    addi r3 r0 1
    lw r4 r29 76
    lw r25 r29 100
    mv r1 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.158855
beq_else.158854:
    lw r4 r29 76
    lw r25 r29 96
    sw r2 r29 112
    mv r2 r4
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.158856
    j beq_cont.158857
beq_else.158856:
    lw r1 r29 44
    lwcZ f0 r1 0
    lw r2 r29 88
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.158858
    addi r3 r0 1
    lw r4 r29 112
    lw r5 r29 76
    lw r25 r29 100
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j float_ble_cont.158859
float_ble_else.158858:
float_ble_cont.158859:
beq_cont.158857:
beq_cont.158855:
    addi r1 r0 2
    lw r2 r29 104
    lw r3 r29 76
    lw r25 r29 92
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.158853:
beq_cont.158785:
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.158860
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.158862
    addi r1 r0 1
    j float_ble_cont.158863
float_ble_else.158862:
    or r1 r0 r0
float_ble_cont.158863:
    j float_ble_cont.158861
float_ble_else.158860:
    or r1 r0 r0
float_ble_cont.158861:
    bne r1 r0 beq_else.158864
    jr r31
beq_else.158864:
    lw r1 r29 84
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 80
    add r27 r2 r1
    lw r1 r27 0
    lw r3 r29 76
    lw r3 r3 0
    lw r4 r1 4
    addi r28 r0 1
    bne r4 r28 beq_else.158866
    lw r4 r29 72
    lw r4 r4 0
    flui f0 0
    # 0.000000
    lw r5 r29 68
    swcZ f0 r5 0
    swcZ f0 r5 4
    swcZ f0 r5 8
    subi r6 r4 1
    subi r4 r4 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.158868
    flui f0 0
    # 0.000000
    j float_eq0_cont.158869
float_eq0.158868:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158870
    addi r3 r0 1
    j float_ble_cont.158871
float_ble_else.158870:
    or r3 r0 r0
float_ble_cont.158871:
    bne r3 r0 beq_else.158872
    flui f0 -16512
    # -1.000000
    j beq_cont.158873
beq_else.158872:
    flui f0 16256
    # 1.000000
beq_cont.158873:
float_eq0_cont.158869:
    fneg f0 f0
    sll r3 r6 2
    add r27 r5 r3
    swcZ f0 r27 0
    j beq_cont.158867
beq_else.158866:
    addi r28 r0 2
    bne r4 r28 beq_else.158874
    lw r3 r1 16
    lwcZ f0 r3 0
    fneg f0 f0
    lw r3 r29 68
    swcZ f0 r3 0
    lw r4 r1 16
    lwcZ f0 r4 4
    fneg f0 f0
    swcZ f0 r3 4
    lw r4 r1 16
    lwcZ f0 r4 8
    fneg f0 f0
    swcZ f0 r3 8
    j beq_cont.158875
beq_else.158874:
    lw r3 r29 64
    lwcZ f0 r3 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r4 r1 20
    lwcZ f2 r4 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r4 r1 20
    lwcZ f3 r4 8
    fsub f2 f2 f3
    lw r4 r1 16
    lwcZ f3 r4 0
    fmul f3 f0 f3
    lw r4 r1 16
    lwcZ f4 r4 4
    fmul f4 f1 f4
    lw r4 r1 16
    lwcZ f5 r4 8
    fmul f5 f2 f5
    lw r4 r1 12
    bne r4 r0 beq_else.158876
    lw r4 r29 68
    swcZ f3 r4 0
    swcZ f4 r4 4
    swcZ f5 r4 8
    j beq_cont.158877
beq_else.158876:
    lw r4 r1 36
    lwcZ f6 r4 8
    fmul f6 f1 f6
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r4 r29 68
    swcZ f3 r4 0
    lw r5 r1 36
    lwcZ f3 r5 8
    fmul f3 f0 f3
    lw r5 r1 36
    lwcZ f6 r5 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r4 4
    lw r5 r1 36
    lwcZ f2 r5 4
    fmul f0 f0 f2
    lw r5 r1 36
    lwcZ f2 r5 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r4 8
beq_cont.158877:
    lw r5 r1 24
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f1 r4 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158878
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158879
float_ble_else.158878:
    flui f0 0
    # 0.000000
float_ble_cont.158879:
    fcz f0
    bc1f float_eq0.158880
    flui f0 16256
    # 1.000000
    j float_eq0_cont.158881
float_eq0.158880:
    bne r5 r0 beq_else.158882
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.158883
beq_else.158882:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.158883:
float_eq0_cont.158881:
    lwcZ f1 r4 0
    fmul f1 f1 f0
    swcZ f1 r4 0
    lwcZ f1 r4 4
    fmul f1 f1 f0
    swcZ f1 r4 4
    lwcZ f1 r4 8
    fmul f0 f1 f0
    swcZ f0 r4 8
beq_cont.158875:
beq_cont.158867:
    lw r3 r29 64
    lw r25 r29 60
    sw r1 r29 116
    mv r2 r3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 56
    lw r2 r1 0
    lw r1 r2 0
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158884
    or r1 r0 r0
    j beq_cont.158885
beq_else.158884:
    sw r1 r29 120
    sw r2 r29 124
    addi r28 r0 99
    bne r3 r28 beq_else.158886
    addi r1 r0 1
    j beq_cont.158887
beq_else.158886:
    lw r4 r29 48
    lw r5 r29 64
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.158888
    or r1 r0 r0
    j beq_cont.158889
beq_else.158888:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158890
    lw r2 r29 120
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.158892
    or r1 r0 r0
    j beq_cont.158893
beq_else.158892:
    sll r3 r3 2
    lw r4 r29 40
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 0
    addi r28 r0 -1
    bne r5 r28 beq_else.158894
    or r1 r0 r0
    j beq_cont.158895
beq_else.158894:
    lw r5 r3 0
    lw r6 r29 48
    lw r7 r29 64
    lw r25 r29 52
    sw r3 r29 128
    sw r5 r29 132
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 44
    lwcZ f0 r2 0
    bne r1 r0 beq_else.158896
    or r1 r0 r0
    j beq_cont.158897
beq_else.158896:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158898
    addi r1 r0 1
    j float_ble_cont.158899
float_ble_else.158898:
    or r1 r0 r0
float_ble_cont.158899:
beq_cont.158897:
    bne r1 r0 beq_else.158900
    lw r1 r29 132
    sll r1 r1 2
    lw r3 r29 80
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.158902
    or r1 r0 r0
    j beq_cont.158903
beq_else.158902:
    addi r1 r0 1
    lw r4 r29 128
    lw r25 r29 36
    mv r2 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.158903:
    j beq_cont.158901
beq_else.158900:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 32
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 64
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 128
    lw r25 r29 28
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.158904
    addi r1 r0 1
    lw r2 r29 128
    lw r25 r29 36
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.158905
beq_else.158904:
    addi r1 r0 1
beq_cont.158905:
beq_cont.158901:
beq_cont.158895:
    bne r1 r0 beq_else.158906
    lw r1 r29 120
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.158908
    or r1 r0 r0
    j beq_cont.158909
beq_else.158908:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 36
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.158910
    addi r1 r0 3
    lw r2 r29 120
    lw r25 r29 24
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.158911
beq_else.158910:
    addi r1 r0 1
beq_cont.158911:
beq_cont.158909:
    j beq_cont.158907
beq_else.158906:
    addi r1 r0 1
beq_cont.158907:
beq_cont.158893:
    bne r1 r0 beq_else.158912
    or r1 r0 r0
    j beq_cont.158913
beq_else.158912:
    addi r1 r0 1
beq_cont.158913:
    j float_ble_cont.158891
float_ble_else.158890:
    or r1 r0 r0
float_ble_cont.158891:
beq_cont.158889:
beq_cont.158887:
    bne r1 r0 beq_else.158914
    lw r2 r29 124
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158916
    or r1 r0 r0
    j beq_cont.158917
beq_else.158916:
    sw r1 r29 136
    addi r28 r0 99
    bne r3 r28 beq_else.158918
    addi r1 r0 1
    j beq_cont.158919
beq_else.158918:
    sll r4 r3 2
    lw r5 r29 80
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 64
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r6 r29 20
    add r27 r6 r3
    lw r3 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.158920
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r6 r29 12
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158922
    fneg f4 f4
    j float_ble_cont.158923
float_ble_else.158922:
float_ble_cont.158923:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.158924
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158926
    fneg f4 f4
    j float_ble_cont.158927
float_ble_else.158926:
float_ble_cont.158927:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.158928
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.158930
    or r7 r0 r0
    j float_eq0_cont.158931
float_eq0.158930:
    addi r7 r0 1
float_eq0_cont.158931:
    j float_ble_cont.158929
float_ble_else.158928:
    or r7 r0 r0
float_ble_cont.158929:
    j float_ble_cont.158925
float_ble_else.158924:
    or r7 r0 r0
float_ble_cont.158925:
    bne r7 r0 beq_else.158932
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158934
    fneg f4 f4
    j float_ble_cont.158935
float_ble_else.158934:
float_ble_cont.158935:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.158936
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.158938
    fneg f4 f4
    j float_ble_cont.158939
float_ble_else.158938:
float_ble_cont.158939:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.158940
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.158942
    or r7 r0 r0
    j float_eq0_cont.158943
float_eq0.158942:
    addi r7 r0 1
float_eq0_cont.158943:
    j float_ble_cont.158941
float_ble_else.158940:
    or r7 r0 r0
float_ble_cont.158941:
    j float_ble_cont.158937
float_ble_else.158936:
    or r7 r0 r0
float_ble_cont.158937:
    bne r7 r0 beq_else.158944
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.158946
    fneg f0 f0
    j float_ble_cont.158947
float_ble_else.158946:
float_ble_cont.158947:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.158948
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.158950
    fneg f0 f0
    j float_ble_cont.158951
float_ble_else.158950:
float_ble_cont.158951:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.158952
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.158954
    or r3 r0 r0
    j float_eq0_cont.158955
float_eq0.158954:
    addi r3 r0 1
float_eq0_cont.158955:
    j float_ble_cont.158953
float_ble_else.158952:
    or r3 r0 r0
float_ble_cont.158953:
    j float_ble_cont.158949
float_ble_else.158948:
    or r3 r0 r0
float_ble_cont.158949:
    bne r3 r0 beq_else.158956
    or r3 r0 r0
    j beq_cont.158957
beq_else.158956:
    lw r3 r29 44
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.158957:
    j beq_cont.158945
beq_else.158944:
    lw r3 r29 44
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.158945:
    j beq_cont.158933
beq_else.158932:
    lw r3 r29 44
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.158933:
    j beq_cont.158921
beq_else.158920:
    addi r28 r0 2
    bne r6 r28 beq_else.158958
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.158960
    addi r4 r0 1
    j float_ble_cont.158961
float_ble_else.158960:
    or r4 r0 r0
float_ble_cont.158961:
    bne r4 r0 beq_else.158962
    or r3 r0 r0
    j beq_cont.158963
beq_else.158962:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.158963:
    j beq_cont.158959
beq_else.158958:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.158964
    or r3 r0 r0
    j float_eq0_cont.158965
float_eq0.158964:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r6 r4 16
    lwcZ f6 r6 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r6 r4 16
    lwcZ f7 r6 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r6 r4 16
    lwcZ f7 r6 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r6 r4 12
    bne r6 r0 beq_else.158966
    fmv f0 f5
    j beq_cont.158967
beq_else.158966:
    fmul f6 f1 f2
    lw r6 r4 36
    lwcZ f7 r6 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r6 r4 36
    lwcZ f6 r6 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r6 r4 36
    lwcZ f1 r6 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.158967:
    lw r6 r4 4
    addi r28 r0 3
    bne r6 r28 beq_else.158968
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.158969
beq_else.158968:
beq_cont.158969:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158970
    addi r6 r0 1
    j float_ble_cont.158971
float_ble_else.158970:
    or r6 r0 r0
float_ble_cont.158971:
    bne r6 r0 beq_else.158972
    or r3 r0 r0
    j beq_cont.158973
beq_else.158972:
    lw r4 r4 24
    bne r4 r0 beq_else.158974
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158976
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158977
float_ble_else.158976:
    flui f0 0
    # 0.000000
float_ble_cont.158977:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
    j beq_cont.158975
beq_else.158974:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.158978
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.158979
float_ble_else.158978:
    flui f0 0
    # 0.000000
float_ble_cont.158979:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
beq_cont.158975:
    addi r3 r0 1
beq_cont.158973:
float_eq0_cont.158965:
beq_cont.158959:
beq_cont.158921:
    bne r3 r0 beq_else.158980
    or r1 r0 r0
    j beq_cont.158981
beq_else.158980:
    lw r3 r29 44
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158982
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.158984
    or r1 r0 r0
    j beq_cont.158985
beq_else.158984:
    sll r4 r4 2
    lw r6 r29 40
    add r27 r6 r4
    lw r4 r27 0
    lw r25 r29 36
    mv r2 r4
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.158986
    addi r1 r0 2
    lw r2 r29 136
    lw r25 r29 24
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.158987
beq_else.158986:
    addi r1 r0 1
beq_cont.158987:
beq_cont.158985:
    bne r1 r0 beq_else.158988
    or r1 r0 r0
    j beq_cont.158989
beq_else.158988:
    addi r1 r0 1
beq_cont.158989:
    j float_ble_cont.158983
float_ble_else.158982:
    or r1 r0 r0
float_ble_cont.158983:
beq_cont.158981:
beq_cont.158919:
    bne r1 r0 beq_else.158990
    lw r2 r29 124
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.158992
    or r1 r0 r0
    j beq_cont.158993
beq_else.158992:
    sw r1 r29 140
    addi r28 r0 99
    bne r3 r28 beq_else.158994
    addi r1 r0 1
    j beq_cont.158995
beq_else.158994:
    lw r4 r29 48
    lw r5 r29 64
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.158996
    or r1 r0 r0
    j beq_cont.158997
beq_else.158996:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.158998
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159000
    or r1 r0 r0
    j beq_cont.159001
beq_else.159000:
    addi r1 r0 1
beq_cont.159001:
    j float_ble_cont.158999
float_ble_else.158998:
    or r1 r0 r0
float_ble_cont.158999:
beq_cont.158997:
beq_cont.158995:
    bne r1 r0 beq_else.159002
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159003
beq_else.159002:
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159004
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159005
beq_else.159004:
    addi r1 r0 1
beq_cont.159005:
beq_cont.159003:
beq_cont.158993:
    j beq_cont.158991
beq_else.158990:
    lw r1 r29 136
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.159006
    or r1 r0 r0
    j beq_cont.159007
beq_else.159006:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 36
    mv r1 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159008
    addi r1 r0 2
    lw r2 r29 136
    lw r25 r29 24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159009
beq_else.159008:
    addi r1 r0 1
beq_cont.159009:
beq_cont.159007:
    bne r1 r0 beq_else.159010
    lw r2 r29 124
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159012
    or r1 r0 r0
    j beq_cont.159013
beq_else.159012:
    sw r1 r29 144
    addi r28 r0 99
    bne r3 r28 beq_else.159014
    addi r1 r0 1
    j beq_cont.159015
beq_else.159014:
    lw r4 r29 48
    lw r5 r29 64
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159016
    or r1 r0 r0
    j beq_cont.159017
beq_else.159016:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159018
    addi r1 r0 1
    lw r2 r29 144
    lw r25 r29 24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159020
    or r1 r0 r0
    j beq_cont.159021
beq_else.159020:
    addi r1 r0 1
beq_cont.159021:
    j float_ble_cont.159019
float_ble_else.159018:
    or r1 r0 r0
float_ble_cont.159019:
beq_cont.159017:
beq_cont.159015:
    bne r1 r0 beq_else.159022
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159023
beq_else.159022:
    addi r1 r0 1
    lw r2 r29 144
    lw r25 r29 24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159024
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159025
beq_else.159024:
    addi r1 r0 1
beq_cont.159025:
beq_cont.159023:
beq_cont.159013:
    j beq_cont.159011
beq_else.159010:
    addi r1 r0 1
beq_cont.159011:
beq_cont.158991:
beq_cont.158917:
    j beq_cont.158915
beq_else.158914:
    lw r1 r29 120
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.159026
    or r1 r0 r0
    j beq_cont.159027
beq_else.159026:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159028
    or r1 r0 r0
    j beq_cont.159029
beq_else.159028:
    lw r4 r2 0
    lw r5 r29 48
    lw r6 r29 64
    lw r25 r29 52
    sw r2 r29 148
    sw r4 r29 152
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r2 r29 44
    lwcZ f0 r2 0
    bne r1 r0 beq_else.159030
    or r1 r0 r0
    j beq_cont.159031
beq_else.159030:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159032
    addi r1 r0 1
    j float_ble_cont.159033
float_ble_else.159032:
    or r1 r0 r0
float_ble_cont.159033:
beq_cont.159031:
    bne r1 r0 beq_else.159034
    lw r1 r29 152
    sll r1 r1 2
    lw r3 r29 80
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.159036
    or r1 r0 r0
    j beq_cont.159037
beq_else.159036:
    addi r1 r0 1
    lw r4 r29 148
    lw r25 r29 36
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.159037:
    j beq_cont.159035
beq_else.159034:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 32
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 64
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 148
    lw r25 r29 28
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159038
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 36
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.159039
beq_else.159038:
    addi r1 r0 1
beq_cont.159039:
beq_cont.159035:
beq_cont.159029:
    bne r1 r0 beq_else.159040
    lw r1 r29 120
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.159042
    or r1 r0 r0
    j beq_cont.159043
beq_else.159042:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 36
    mv r1 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159044
    addi r1 r0 3
    lw r2 r29 120
    lw r25 r29 24
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.159045
beq_else.159044:
    addi r1 r0 1
beq_cont.159045:
beq_cont.159043:
    j beq_cont.159041
beq_else.159040:
    addi r1 r0 1
beq_cont.159041:
beq_cont.159027:
    bne r1 r0 beq_else.159046
    lw r2 r29 124
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159048
    or r1 r0 r0
    j beq_cont.159049
beq_else.159048:
    sw r1 r29 156
    addi r28 r0 99
    bne r3 r28 beq_else.159050
    addi r1 r0 1
    j beq_cont.159051
beq_else.159050:
    sll r4 r3 2
    lw r5 r29 80
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 64
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r6 r29 20
    add r27 r6 r3
    lw r3 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.159052
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r6 r29 12
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159054
    fneg f4 f4
    j float_ble_cont.159055
float_ble_else.159054:
float_ble_cont.159055:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.159056
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159058
    fneg f4 f4
    j float_ble_cont.159059
float_ble_else.159058:
float_ble_cont.159059:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.159060
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.159062
    or r7 r0 r0
    j float_eq0_cont.159063
float_eq0.159062:
    addi r7 r0 1
float_eq0_cont.159063:
    j float_ble_cont.159061
float_ble_else.159060:
    or r7 r0 r0
float_ble_cont.159061:
    j float_ble_cont.159057
float_ble_else.159056:
    or r7 r0 r0
float_ble_cont.159057:
    bne r7 r0 beq_else.159064
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159066
    fneg f4 f4
    j float_ble_cont.159067
float_ble_else.159066:
float_ble_cont.159067:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.159068
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159070
    fneg f4 f4
    j float_ble_cont.159071
float_ble_else.159070:
float_ble_cont.159071:
    lw r7 r4 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.159072
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.159074
    or r7 r0 r0
    j float_eq0_cont.159075
float_eq0.159074:
    addi r7 r0 1
float_eq0_cont.159075:
    j float_ble_cont.159073
float_ble_else.159072:
    or r7 r0 r0
float_ble_cont.159073:
    j float_ble_cont.159069
float_ble_else.159068:
    or r7 r0 r0
float_ble_cont.159069:
    bne r7 r0 beq_else.159076
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.159078
    fneg f0 f0
    j float_ble_cont.159079
float_ble_else.159078:
float_ble_cont.159079:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.159080
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159082
    fneg f0 f0
    j float_ble_cont.159083
float_ble_else.159082:
float_ble_cont.159083:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.159084
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.159086
    or r3 r0 r0
    j float_eq0_cont.159087
float_eq0.159086:
    addi r3 r0 1
float_eq0_cont.159087:
    j float_ble_cont.159085
float_ble_else.159084:
    or r3 r0 r0
float_ble_cont.159085:
    j float_ble_cont.159081
float_ble_else.159080:
    or r3 r0 r0
float_ble_cont.159081:
    bne r3 r0 beq_else.159088
    or r3 r0 r0
    j beq_cont.159089
beq_else.159088:
    lw r3 r29 44
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.159089:
    j beq_cont.159077
beq_else.159076:
    lw r3 r29 44
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.159077:
    j beq_cont.159065
beq_else.159064:
    lw r3 r29 44
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.159065:
    j beq_cont.159053
beq_else.159052:
    addi r28 r0 2
    bne r6 r28 beq_else.159090
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.159092
    addi r4 r0 1
    j float_ble_cont.159093
float_ble_else.159092:
    or r4 r0 r0
float_ble_cont.159093:
    bne r4 r0 beq_else.159094
    or r3 r0 r0
    j beq_cont.159095
beq_else.159094:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.159095:
    j beq_cont.159091
beq_else.159090:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.159096
    or r3 r0 r0
    j float_eq0_cont.159097
float_eq0.159096:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r6 r4 16
    lwcZ f6 r6 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r6 r4 16
    lwcZ f7 r6 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r6 r4 16
    lwcZ f7 r6 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r6 r4 12
    bne r6 r0 beq_else.159098
    fmv f0 f5
    j beq_cont.159099
beq_else.159098:
    fmul f6 f1 f2
    lw r6 r4 36
    lwcZ f7 r6 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r6 r4 36
    lwcZ f6 r6 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r6 r4 36
    lwcZ f1 r6 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159099:
    lw r6 r4 4
    addi r28 r0 3
    bne r6 r28 beq_else.159100
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159101
beq_else.159100:
beq_cont.159101:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159102
    addi r6 r0 1
    j float_ble_cont.159103
float_ble_else.159102:
    or r6 r0 r0
float_ble_cont.159103:
    bne r6 r0 beq_else.159104
    or r3 r0 r0
    j beq_cont.159105
beq_else.159104:
    lw r4 r4 24
    bne r4 r0 beq_else.159106
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159108
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159109
float_ble_else.159108:
    flui f0 0
    # 0.000000
float_ble_cont.159109:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
    j beq_cont.159107
beq_else.159106:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159110
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159111
float_ble_else.159110:
    flui f0 0
    # 0.000000
float_ble_cont.159111:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 44
    swcZ f0 r3 0
beq_cont.159107:
    addi r3 r0 1
beq_cont.159105:
float_eq0_cont.159097:
beq_cont.159091:
beq_cont.159053:
    bne r3 r0 beq_else.159112
    or r1 r0 r0
    j beq_cont.159113
beq_else.159112:
    lw r3 r29 44
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159114
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.159116
    or r1 r0 r0
    j beq_cont.159117
beq_else.159116:
    sll r4 r4 2
    lw r6 r29 40
    add r27 r6 r4
    lw r4 r27 0
    lw r25 r29 36
    mv r2 r4
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159118
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.159119
beq_else.159118:
    addi r1 r0 1
beq_cont.159119:
beq_cont.159117:
    bne r1 r0 beq_else.159120
    or r1 r0 r0
    j beq_cont.159121
beq_else.159120:
    addi r1 r0 1
beq_cont.159121:
    j float_ble_cont.159115
float_ble_else.159114:
    or r1 r0 r0
float_ble_cont.159115:
beq_cont.159113:
beq_cont.159051:
    bne r1 r0 beq_else.159122
    lw r2 r29 124
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159124
    or r1 r0 r0
    j beq_cont.159125
beq_else.159124:
    sw r1 r29 160
    addi r28 r0 99
    bne r3 r28 beq_else.159126
    addi r1 r0 1
    j beq_cont.159127
beq_else.159126:
    lw r4 r29 48
    lw r5 r29 64
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159128
    or r1 r0 r0
    j beq_cont.159129
beq_else.159128:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159130
    addi r1 r0 1
    lw r2 r29 160
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159132
    or r1 r0 r0
    j beq_cont.159133
beq_else.159132:
    addi r1 r0 1
beq_cont.159133:
    j float_ble_cont.159131
float_ble_else.159130:
    or r1 r0 r0
float_ble_cont.159131:
beq_cont.159129:
beq_cont.159127:
    bne r1 r0 beq_else.159134
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.159135
beq_else.159134:
    addi r1 r0 1
    lw r2 r29 160
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159136
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.159137
beq_else.159136:
    addi r1 r0 1
beq_cont.159137:
beq_cont.159135:
beq_cont.159125:
    j beq_cont.159123
beq_else.159122:
    lw r1 r29 156
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.159138
    or r1 r0 r0
    j beq_cont.159139
beq_else.159138:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 36
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159140
    addi r1 r0 2
    lw r2 r29 156
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.159141
beq_else.159140:
    addi r1 r0 1
beq_cont.159141:
beq_cont.159139:
    bne r1 r0 beq_else.159142
    lw r2 r29 124
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159144
    or r1 r0 r0
    j beq_cont.159145
beq_else.159144:
    sw r1 r29 164
    addi r28 r0 99
    bne r3 r28 beq_else.159146
    addi r1 r0 1
    j beq_cont.159147
beq_else.159146:
    lw r4 r29 48
    lw r5 r29 64
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.159148
    or r1 r0 r0
    j beq_cont.159149
beq_else.159148:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159150
    addi r1 r0 1
    lw r2 r29 164
    lw r25 r29 24
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.159152
    or r1 r0 r0
    j beq_cont.159153
beq_else.159152:
    addi r1 r0 1
beq_cont.159153:
    j float_ble_cont.159151
float_ble_else.159150:
    or r1 r0 r0
float_ble_cont.159151:
beq_cont.159149:
beq_cont.159147:
    bne r1 r0 beq_else.159154
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.159155
beq_else.159154:
    addi r1 r0 1
    lw r2 r29 164
    lw r25 r29 24
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.159156
    addi r1 r0 3
    lw r2 r29 124
    lw r25 r29 8
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.159157
beq_else.159156:
    addi r1 r0 1
beq_cont.159157:
beq_cont.159155:
beq_cont.159145:
    j beq_cont.159143
beq_else.159142:
    addi r1 r0 1
beq_cont.159143:
beq_cont.159123:
beq_cont.159049:
    j beq_cont.159047
beq_else.159046:
    addi r1 r0 1
beq_cont.159047:
beq_cont.158915:
beq_cont.158885:
    bne r1 r0 beq_else.159158
    lw r1 r29 68
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159159
    addi r1 r0 1
    j float_ble_cont.159160
float_ble_else.159159:
    or r1 r0 r0
float_ble_cont.159160:
    bne r1 r0 beq_else.159161
    flui f0 0
    # 0.000000
    j beq_cont.159162
beq_else.159161:
beq_cont.159162:
    lwcZ f1 r29 16
    fmul f0 f1 f0
    lw r1 r29 116
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    lw r2 r29 0
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.159158:
    jr r31
iter_trace_diffuse_rays.2951:
    lw r5 r25 100
    lw r6 r25 96
    lw r7 r25 92
    lw r8 r25 88
    lw r9 r25 84
    lw r10 r25 80
    lw r11 r25 76
    lw r12 r25 72
    lw r13 r25 68
    lw r14 r25 64
    lw r15 r25 60
    lw r16 r25 56
    lw r17 r25 52
    lw r18 r25 48
    lw r19 r25 44
    lw r20 r25 40
    lw r21 r25 36
    lw r22 r25 32
    lw r23 r25 28
    lw r24 r25 24
    sw r3 r29 0
    lw r3 r25 20
    sw r8 r29 4
    lw r8 r25 16
    sw r23 r29 8
    lw r23 r25 12
    sw r10 r29 12
    lw r10 r25 8
    sw r25 r29 16
    lw r25 r25 4
    slt r28 r4 r0
    bne r0 r28 beq_else.159165
    sw r23 r29 20
    sll r23 r4 2
    add r27 r1 r23
    lw r23 r27 0
    lw r23 r23 0
    lwcZ f0 r23 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r23 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r23 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159166
    addi r23 r0 1
    j float_ble_cont.159167
float_ble_else.159166:
    or r23 r0 r0
float_ble_cont.159167:
    sw r22 r29 24
    sw r15 r29 28
    sw r16 r29 32
    sw r13 r29 36
    sw r21 r29 40
    sw r12 r29 44
    sw r6 r29 48
    sw r3 r29 52
    sw r20 r29 56
    sw r24 r29 60
    sw r19 r29 64
    sw r8 r29 68
    sw r7 r29 72
    sw r18 r29 76
    sw r9 r29 80
    sw r2 r29 84
    sw r1 r29 88
    sw r4 r29 92
    bne r23 r0 beq_else.159168
    sll r23 r4 2
    add r27 r1 r23
    lw r23 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r9 0
    lw r2 r18 0
    lw r1 r2 0
    lw r4 r1 0
    swcZ f0 r29 96
    sw r17 r29 100
    sw r25 r29 104
    sw r5 r29 108
    sw r10 r29 112
    sw r23 r29 116
    addi r28 r0 -1
    bne r4 r28 beq_else.159170
    j beq_cont.159171
beq_else.159170:
    sw r2 r29 120
    addi r28 r0 99
    bne r4 r28 beq_else.159172
    addi r4 r0 1
    mv r3 r23
    mv r2 r1
    mv r25 r14
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.159173
beq_else.159172:
    sw r1 r29 124
    sw r14 r29 128
    mv r2 r23
    mv r1 r4
    mv r25 r11
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.159174
    j beq_cont.159175
beq_else.159174:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 80
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.159176
    addi r3 r0 1
    lw r4 r29 124
    lw r5 r29 116
    lw r25 r29 128
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j float_ble_cont.159177
float_ble_else.159176:
float_ble_cont.159177:
beq_cont.159175:
beq_cont.159173:
    addi r1 r0 1
    lw r2 r29 120
    lw r3 r29 116
    lw r25 r29 72
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.159171:
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159178
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159180
    addi r2 r0 1
    j float_ble_cont.159181
float_ble_else.159180:
    or r2 r0 r0
float_ble_cont.159181:
    j float_ble_cont.159179
float_ble_else.159178:
    or r2 r0 r0
float_ble_cont.159179:
    bne r2 r0 beq_else.159182
    j beq_cont.159183
beq_else.159182:
    lw r2 r29 68
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 64
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r29 116
    lw r5 r5 0
    lw r6 r3 4
    addi r28 r0 1
    bne r6 r28 beq_else.159184
    lw r6 r29 60
    lw r7 r6 0
    flui f0 0
    # 0.000000
    lw r8 r29 56
    swcZ f0 r8 0
    swcZ f0 r8 4
    swcZ f0 r8 8
    subi r9 r7 1
    subi r7 r7 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159186
    flui f0 0
    # 0.000000
    j float_eq0_cont.159187
float_eq0.159186:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159188
    addi r5 r0 1
    j float_ble_cont.159189
float_ble_else.159188:
    or r5 r0 r0
float_ble_cont.159189:
    bne r5 r0 beq_else.159190
    flui f0 -16512
    # -1.000000
    j beq_cont.159191
beq_else.159190:
    flui f0 16256
    # 1.000000
beq_cont.159191:
float_eq0_cont.159187:
    fneg f0 f0
    sll r5 r9 2
    add r27 r8 r5
    swcZ f0 r27 0
    j beq_cont.159185
beq_else.159184:
    addi r28 r0 2
    bne r6 r28 beq_else.159192
    lw r5 r3 16
    lwcZ f0 r5 0
    fneg f0 f0
    lw r5 r29 56
    swcZ f0 r5 0
    lw r6 r3 16
    lwcZ f0 r6 4
    fneg f0 f0
    swcZ f0 r5 4
    lw r6 r3 16
    lwcZ f0 r6 8
    fneg f0 f0
    swcZ f0 r5 8
    j beq_cont.159193
beq_else.159192:
    lw r5 r29 52
    lwcZ f0 r5 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r3 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r3 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f3 f0 f3
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f4 f1 f4
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f5 f2 f5
    lw r6 r3 12
    bne r6 r0 beq_else.159194
    lw r6 r29 56
    swcZ f3 r6 0
    swcZ f4 r6 4
    swcZ f5 r6 8
    j beq_cont.159195
beq_else.159194:
    lw r6 r3 36
    lwcZ f6 r6 8
    fmul f6 f1 f6
    lw r6 r3 36
    lwcZ f7 r6 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r6 r29 56
    swcZ f3 r6 0
    lw r7 r3 36
    lwcZ f3 r7 8
    fmul f3 f0 f3
    lw r7 r3 36
    lwcZ f6 r7 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r6 4
    lw r7 r3 36
    lwcZ f2 r7 4
    fmul f0 f0 f2
    lw r7 r3 36
    lwcZ f2 r7 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r6 8
beq_cont.159195:
    lw r7 r3 24
    lwcZ f0 r6 0
    fmul f0 f0 f0
    lwcZ f1 r6 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r6 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159196
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159197
float_ble_else.159196:
    flui f0 0
    # 0.000000
float_ble_cont.159197:
    fcz f0
    bc1f float_eq0.159198
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159199
float_eq0.159198:
    bne r7 r0 beq_else.159200
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159201
beq_else.159200:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159201:
float_eq0_cont.159199:
    lwcZ f1 r6 0
    fmul f1 f1 f0
    swcZ f1 r6 0
    lwcZ f1 r6 4
    fmul f1 f1 f0
    swcZ f1 r6 4
    lwcZ f1 r6 8
    fmul f0 f1 f0
    swcZ f0 r6 8
beq_cont.159193:
beq_cont.159185:
    lw r5 r29 52
    lw r25 r29 48
    sw r3 r29 132
    mv r2 r5
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159202
    or r1 r0 r0
    j beq_cont.159203
beq_else.159202:
    sw r3 r29 136
    sw r2 r29 140
    addi r28 r0 99
    bne r4 r28 beq_else.159204
    addi r1 r0 1
    j beq_cont.159205
beq_else.159204:
    sll r5 r4 2
    lw r6 r29 64
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 52
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 112
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.159206
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 108
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159208
    fneg f4 f4
    j float_ble_cont.159209
float_ble_else.159208:
float_ble_cont.159209:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.159210
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159212
    fneg f4 f4
    j float_ble_cont.159213
float_ble_else.159212:
float_ble_cont.159213:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.159214
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.159216
    or r9 r0 r0
    j float_eq0_cont.159217
float_eq0.159216:
    addi r9 r0 1
float_eq0_cont.159217:
    j float_ble_cont.159215
float_ble_else.159214:
    or r9 r0 r0
float_ble_cont.159215:
    j float_ble_cont.159211
float_ble_else.159210:
    or r9 r0 r0
float_ble_cont.159211:
    bne r9 r0 beq_else.159218
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159220
    fneg f4 f4
    j float_ble_cont.159221
float_ble_else.159220:
float_ble_cont.159221:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.159222
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159224
    fneg f4 f4
    j float_ble_cont.159225
float_ble_else.159224:
float_ble_cont.159225:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.159226
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.159228
    or r9 r0 r0
    j float_eq0_cont.159229
float_eq0.159228:
    addi r9 r0 1
float_eq0_cont.159229:
    j float_ble_cont.159227
float_ble_else.159226:
    or r9 r0 r0
float_ble_cont.159227:
    j float_ble_cont.159223
float_ble_else.159222:
    or r9 r0 r0
float_ble_cont.159223:
    bne r9 r0 beq_else.159230
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.159232
    fneg f0 f0
    j float_ble_cont.159233
float_ble_else.159232:
float_ble_cont.159233:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.159234
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159236
    fneg f0 f0
    j float_ble_cont.159237
float_ble_else.159236:
float_ble_cont.159237:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.159238
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.159240
    or r4 r0 r0
    j float_eq0_cont.159241
float_eq0.159240:
    addi r4 r0 1
float_eq0_cont.159241:
    j float_ble_cont.159239
float_ble_else.159238:
    or r4 r0 r0
float_ble_cont.159239:
    j float_ble_cont.159235
float_ble_else.159234:
    or r4 r0 r0
float_ble_cont.159235:
    bne r4 r0 beq_else.159242
    or r4 r0 r0
    j beq_cont.159243
beq_else.159242:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.159243:
    j beq_cont.159231
beq_else.159230:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.159231:
    j beq_cont.159219
beq_else.159218:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.159219:
    j beq_cont.159207
beq_else.159206:
    addi r28 r0 2
    bne r8 r28 beq_else.159244
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.159246
    addi r5 r0 1
    j float_ble_cont.159247
float_ble_else.159246:
    or r5 r0 r0
float_ble_cont.159247:
    bne r5 r0 beq_else.159248
    or r4 r0 r0
    j beq_cont.159249
beq_else.159248:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.159249:
    j beq_cont.159245
beq_else.159244:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.159250
    or r4 r0 r0
    j float_eq0_cont.159251
float_eq0.159250:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r5 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r5 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r5 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r5 12
    bne r8 r0 beq_else.159252
    fmv f0 f5
    j beq_cont.159253
beq_else.159252:
    fmul f6 f1 f2
    lw r8 r5 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r5 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159253:
    lw r8 r5 4
    addi r28 r0 3
    bne r8 r28 beq_else.159254
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159255
beq_else.159254:
beq_cont.159255:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159256
    addi r8 r0 1
    j float_ble_cont.159257
float_ble_else.159256:
    or r8 r0 r0
float_ble_cont.159257:
    bne r8 r0 beq_else.159258
    or r4 r0 r0
    j beq_cont.159259
beq_else.159258:
    lw r5 r5 24
    bne r5 r0 beq_else.159260
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159262
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159263
float_ble_else.159262:
    flui f0 0
    # 0.000000
float_ble_cont.159263:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.159261
beq_else.159260:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159264
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159265
float_ble_else.159264:
    flui f0 0
    # 0.000000
float_ble_cont.159265:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.159261:
    addi r4 r0 1
beq_cont.159259:
float_eq0_cont.159251:
beq_cont.159245:
beq_cont.159207:
    bne r4 r0 beq_else.159266
    or r1 r0 r0
    j beq_cont.159267
beq_else.159266:
    lw r4 r29 36
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159268
    lw r5 r3 4
    addi r28 r0 -1
    bne r5 r28 beq_else.159270
    or r1 r0 r0
    j beq_cont.159271
beq_else.159270:
    sll r5 r5 2
    lw r8 r29 104
    add r27 r8 r5
    lw r5 r27 0
    lw r25 r29 100
    mv r2 r5
    mv r1 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159272
    addi r1 r0 2
    lw r2 r29 136
    lw r25 r29 32
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159273
beq_else.159272:
    addi r1 r0 1
beq_cont.159273:
beq_cont.159271:
    bne r1 r0 beq_else.159274
    or r1 r0 r0
    j beq_cont.159275
beq_else.159274:
    addi r1 r0 1
beq_cont.159275:
    j float_ble_cont.159269
float_ble_else.159268:
    or r1 r0 r0
float_ble_cont.159269:
beq_cont.159267:
beq_cont.159205:
    bne r1 r0 beq_else.159276
    lw r2 r29 140
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159278
    or r1 r0 r0
    j beq_cont.159279
beq_else.159278:
    sw r1 r29 144
    addi r28 r0 99
    bne r3 r28 beq_else.159280
    addi r1 r0 1
    j beq_cont.159281
beq_else.159280:
    lw r4 r29 40
    lw r5 r29 52
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159282
    or r1 r0 r0
    j beq_cont.159283
beq_else.159282:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159284
    addi r2 r0 1
    lw r3 r29 144
    lw r25 r29 32
    mv r1 r2
    mv r2 r3
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159286
    or r1 r0 r0
    j beq_cont.159287
beq_else.159286:
    addi r1 r0 1
beq_cont.159287:
    j float_ble_cont.159285
float_ble_else.159284:
    or r1 r0 r0
float_ble_cont.159285:
beq_cont.159283:
beq_cont.159281:
    bne r1 r0 beq_else.159288
    addi r1 r0 2
    lw r2 r29 140
    lw r25 r29 28
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159289
beq_else.159288:
    addi r1 r0 1
    lw r2 r29 144
    lw r25 r29 32
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159290
    addi r1 r0 2
    lw r2 r29 140
    lw r25 r29 28
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159291
beq_else.159290:
    addi r1 r0 1
beq_cont.159291:
beq_cont.159289:
beq_cont.159279:
    j beq_cont.159277
beq_else.159276:
    lw r1 r29 136
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.159292
    or r1 r0 r0
    j beq_cont.159293
beq_else.159292:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 100
    mv r1 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159294
    addi r1 r0 2
    lw r2 r29 136
    lw r25 r29 32
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.159295
beq_else.159294:
    addi r1 r0 1
beq_cont.159295:
beq_cont.159293:
    bne r1 r0 beq_else.159296
    lw r2 r29 140
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159298
    or r1 r0 r0
    j beq_cont.159299
beq_else.159298:
    sw r1 r29 148
    addi r28 r0 99
    bne r3 r28 beq_else.159300
    addi r1 r0 1
    j beq_cont.159301
beq_else.159300:
    lw r4 r29 40
    lw r5 r29 52
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159302
    or r1 r0 r0
    j beq_cont.159303
beq_else.159302:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159304
    addi r2 r0 1
    lw r3 r29 148
    lw r25 r29 32
    mv r1 r2
    mv r2 r3
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159306
    or r1 r0 r0
    j beq_cont.159307
beq_else.159306:
    addi r1 r0 1
beq_cont.159307:
    j float_ble_cont.159305
float_ble_else.159304:
    or r1 r0 r0
float_ble_cont.159305:
beq_cont.159303:
beq_cont.159301:
    bne r1 r0 beq_else.159308
    addi r1 r0 2
    lw r2 r29 140
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.159309
beq_else.159308:
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 32
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159310
    addi r1 r0 2
    lw r2 r29 140
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.159311
beq_else.159310:
    addi r1 r0 1
beq_cont.159311:
beq_cont.159309:
beq_cont.159299:
    j beq_cont.159297
beq_else.159296:
    addi r1 r0 1
beq_cont.159297:
beq_cont.159277:
beq_cont.159203:
    bne r1 r0 beq_else.159312
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159314
    addi r3 r0 1
    j float_ble_cont.159315
float_ble_else.159314:
    or r3 r0 r0
float_ble_cont.159315:
    bne r3 r0 beq_else.159316
    flui f0 0
    # 0.000000
    j beq_cont.159317
beq_else.159316:
beq_cont.159317:
    lwcZ f1 r29 96
    fmul f0 f1 f0
    lw r3 r29 132
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159313
beq_else.159312:
beq_cont.159313:
beq_cont.159183:
    j beq_cont.159169
beq_else.159168:
    addi r23 r4 1
    sll r23 r23 2
    add r27 r1 r23
    lw r23 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r9 0
    lw r2 r18 0
    lw r1 r2 0
    lw r4 r1 0
    swcZ f0 r29 152
    sw r17 r29 100
    sw r25 r29 104
    sw r5 r29 108
    sw r10 r29 112
    sw r23 r29 156
    addi r28 r0 -1
    bne r4 r28 beq_else.159318
    j beq_cont.159319
beq_else.159318:
    sw r2 r29 160
    addi r28 r0 99
    bne r4 r28 beq_else.159320
    addi r4 r0 1
    mv r3 r23
    mv r2 r1
    mv r25 r14
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.159321
beq_else.159320:
    sw r1 r29 164
    sw r14 r29 128
    mv r2 r23
    mv r1 r4
    mv r25 r11
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.159322
    j beq_cont.159323
beq_else.159322:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 80
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.159324
    addi r3 r0 1
    lw r4 r29 164
    lw r5 r29 156
    lw r25 r29 128
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j float_ble_cont.159325
float_ble_else.159324:
float_ble_cont.159325:
beq_cont.159323:
beq_cont.159321:
    addi r1 r0 1
    lw r2 r29 160
    lw r3 r29 156
    lw r25 r29 72
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.159319:
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159326
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159328
    addi r2 r0 1
    j float_ble_cont.159329
float_ble_else.159328:
    or r2 r0 r0
float_ble_cont.159329:
    j float_ble_cont.159327
float_ble_else.159326:
    or r2 r0 r0
float_ble_cont.159327:
    bne r2 r0 beq_else.159330
    j beq_cont.159331
beq_else.159330:
    lw r2 r29 68
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 64
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r29 156
    lw r5 r5 0
    lw r6 r3 4
    addi r28 r0 1
    bne r6 r28 beq_else.159332
    lw r6 r29 60
    lw r7 r6 0
    flui f0 0
    # 0.000000
    lw r8 r29 56
    swcZ f0 r8 0
    swcZ f0 r8 4
    swcZ f0 r8 8
    subi r9 r7 1
    subi r7 r7 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159334
    flui f0 0
    # 0.000000
    j float_eq0_cont.159335
float_eq0.159334:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159336
    addi r5 r0 1
    j float_ble_cont.159337
float_ble_else.159336:
    or r5 r0 r0
float_ble_cont.159337:
    bne r5 r0 beq_else.159338
    flui f0 -16512
    # -1.000000
    j beq_cont.159339
beq_else.159338:
    flui f0 16256
    # 1.000000
beq_cont.159339:
float_eq0_cont.159335:
    fneg f0 f0
    sll r5 r9 2
    add r27 r8 r5
    swcZ f0 r27 0
    j beq_cont.159333
beq_else.159332:
    addi r28 r0 2
    bne r6 r28 beq_else.159340
    lw r5 r3 16
    lwcZ f0 r5 0
    fneg f0 f0
    lw r5 r29 56
    swcZ f0 r5 0
    lw r6 r3 16
    lwcZ f0 r6 4
    fneg f0 f0
    swcZ f0 r5 4
    lw r6 r3 16
    lwcZ f0 r6 8
    fneg f0 f0
    swcZ f0 r5 8
    j beq_cont.159341
beq_else.159340:
    lw r5 r29 52
    lwcZ f0 r5 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r3 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r3 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f3 f0 f3
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f4 f1 f4
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f5 f2 f5
    lw r6 r3 12
    bne r6 r0 beq_else.159342
    lw r6 r29 56
    swcZ f3 r6 0
    swcZ f4 r6 4
    swcZ f5 r6 8
    j beq_cont.159343
beq_else.159342:
    lw r6 r3 36
    lwcZ f6 r6 8
    fmul f6 f1 f6
    lw r6 r3 36
    lwcZ f7 r6 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r6 r29 56
    swcZ f3 r6 0
    lw r7 r3 36
    lwcZ f3 r7 8
    fmul f3 f0 f3
    lw r7 r3 36
    lwcZ f6 r7 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r6 4
    lw r7 r3 36
    lwcZ f2 r7 4
    fmul f0 f0 f2
    lw r7 r3 36
    lwcZ f2 r7 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r6 8
beq_cont.159343:
    lw r7 r3 24
    lwcZ f0 r6 0
    fmul f0 f0 f0
    lwcZ f1 r6 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r6 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159344
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159345
float_ble_else.159344:
    flui f0 0
    # 0.000000
float_ble_cont.159345:
    fcz f0
    bc1f float_eq0.159346
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159347
float_eq0.159346:
    bne r7 r0 beq_else.159348
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159349
beq_else.159348:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159349:
float_eq0_cont.159347:
    lwcZ f1 r6 0
    fmul f1 f1 f0
    swcZ f1 r6 0
    lwcZ f1 r6 4
    fmul f1 f1 f0
    swcZ f1 r6 4
    lwcZ f1 r6 8
    fmul f0 f1 f0
    swcZ f0 r6 8
beq_cont.159341:
beq_cont.159333:
    lw r5 r29 52
    lw r25 r29 48
    sw r3 r29 168
    mv r2 r5
    mv r1 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159350
    or r1 r0 r0
    j beq_cont.159351
beq_else.159350:
    sw r3 r29 172
    sw r2 r29 176
    addi r28 r0 99
    bne r4 r28 beq_else.159352
    addi r1 r0 1
    j beq_cont.159353
beq_else.159352:
    sll r5 r4 2
    lw r6 r29 64
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 52
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 112
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.159354
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 108
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159356
    fneg f4 f4
    j float_ble_cont.159357
float_ble_else.159356:
float_ble_cont.159357:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.159358
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159360
    fneg f4 f4
    j float_ble_cont.159361
float_ble_else.159360:
float_ble_cont.159361:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.159362
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.159364
    or r9 r0 r0
    j float_eq0_cont.159365
float_eq0.159364:
    addi r9 r0 1
float_eq0_cont.159365:
    j float_ble_cont.159363
float_ble_else.159362:
    or r9 r0 r0
float_ble_cont.159363:
    j float_ble_cont.159359
float_ble_else.159358:
    or r9 r0 r0
float_ble_cont.159359:
    bne r9 r0 beq_else.159366
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159368
    fneg f4 f4
    j float_ble_cont.159369
float_ble_else.159368:
float_ble_cont.159369:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.159370
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.159372
    fneg f4 f4
    j float_ble_cont.159373
float_ble_else.159372:
float_ble_cont.159373:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.159374
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.159376
    or r9 r0 r0
    j float_eq0_cont.159377
float_eq0.159376:
    addi r9 r0 1
float_eq0_cont.159377:
    j float_ble_cont.159375
float_ble_else.159374:
    or r9 r0 r0
float_ble_cont.159375:
    j float_ble_cont.159371
float_ble_else.159370:
    or r9 r0 r0
float_ble_cont.159371:
    bne r9 r0 beq_else.159378
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.159380
    fneg f0 f0
    j float_ble_cont.159381
float_ble_else.159380:
float_ble_cont.159381:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.159382
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159384
    fneg f0 f0
    j float_ble_cont.159385
float_ble_else.159384:
float_ble_cont.159385:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.159386
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.159388
    or r4 r0 r0
    j float_eq0_cont.159389
float_eq0.159388:
    addi r4 r0 1
float_eq0_cont.159389:
    j float_ble_cont.159387
float_ble_else.159386:
    or r4 r0 r0
float_ble_cont.159387:
    j float_ble_cont.159383
float_ble_else.159382:
    or r4 r0 r0
float_ble_cont.159383:
    bne r4 r0 beq_else.159390
    or r4 r0 r0
    j beq_cont.159391
beq_else.159390:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.159391:
    j beq_cont.159379
beq_else.159378:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.159379:
    j beq_cont.159367
beq_else.159366:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.159367:
    j beq_cont.159355
beq_else.159354:
    addi r28 r0 2
    bne r8 r28 beq_else.159392
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.159394
    addi r5 r0 1
    j float_ble_cont.159395
float_ble_else.159394:
    or r5 r0 r0
float_ble_cont.159395:
    bne r5 r0 beq_else.159396
    or r4 r0 r0
    j beq_cont.159397
beq_else.159396:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.159397:
    j beq_cont.159393
beq_else.159392:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.159398
    or r4 r0 r0
    j float_eq0_cont.159399
float_eq0.159398:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r5 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r5 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r5 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r5 12
    bne r8 r0 beq_else.159400
    fmv f0 f5
    j beq_cont.159401
beq_else.159400:
    fmul f6 f1 f2
    lw r8 r5 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r5 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159401:
    lw r8 r5 4
    addi r28 r0 3
    bne r8 r28 beq_else.159402
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159403
beq_else.159402:
beq_cont.159403:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159404
    addi r8 r0 1
    j float_ble_cont.159405
float_ble_else.159404:
    or r8 r0 r0
float_ble_cont.159405:
    bne r8 r0 beq_else.159406
    or r4 r0 r0
    j beq_cont.159407
beq_else.159406:
    lw r5 r5 24
    bne r5 r0 beq_else.159408
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159410
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159411
float_ble_else.159410:
    flui f0 0
    # 0.000000
float_ble_cont.159411:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.159409
beq_else.159408:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159412
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159413
float_ble_else.159412:
    flui f0 0
    # 0.000000
float_ble_cont.159413:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.159409:
    addi r4 r0 1
beq_cont.159407:
float_eq0_cont.159399:
beq_cont.159393:
beq_cont.159355:
    bne r4 r0 beq_else.159414
    or r1 r0 r0
    j beq_cont.159415
beq_else.159414:
    lw r4 r29 36
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159416
    lw r5 r3 4
    addi r28 r0 -1
    bne r5 r28 beq_else.159418
    or r1 r0 r0
    j beq_cont.159419
beq_else.159418:
    sll r5 r5 2
    lw r8 r29 104
    add r27 r8 r5
    lw r5 r27 0
    lw r25 r29 100
    mv r2 r5
    mv r1 r0
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.159420
    addi r1 r0 2
    lw r2 r29 172
    lw r25 r29 32
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.159421
beq_else.159420:
    addi r1 r0 1
beq_cont.159421:
beq_cont.159419:
    bne r1 r0 beq_else.159422
    or r1 r0 r0
    j beq_cont.159423
beq_else.159422:
    addi r1 r0 1
beq_cont.159423:
    j float_ble_cont.159417
float_ble_else.159416:
    or r1 r0 r0
float_ble_cont.159417:
beq_cont.159415:
beq_cont.159353:
    bne r1 r0 beq_else.159424
    lw r2 r29 176
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159426
    or r1 r0 r0
    j beq_cont.159427
beq_else.159426:
    sw r1 r29 180
    addi r28 r0 99
    bne r3 r28 beq_else.159428
    addi r1 r0 1
    j beq_cont.159429
beq_else.159428:
    lw r4 r29 40
    lw r5 r29 52
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159430
    or r1 r0 r0
    j beq_cont.159431
beq_else.159430:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159432
    addi r2 r0 1
    lw r3 r29 180
    lw r25 r29 32
    mv r1 r2
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159434
    or r1 r0 r0
    j beq_cont.159435
beq_else.159434:
    addi r1 r0 1
beq_cont.159435:
    j float_ble_cont.159433
float_ble_else.159432:
    or r1 r0 r0
float_ble_cont.159433:
beq_cont.159431:
beq_cont.159429:
    bne r1 r0 beq_else.159436
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.159437
beq_else.159436:
    addi r1 r0 1
    lw r2 r29 180
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159438
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.159439
beq_else.159438:
    addi r1 r0 1
beq_cont.159439:
beq_cont.159437:
beq_cont.159427:
    j beq_cont.159425
beq_else.159424:
    lw r1 r29 172
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.159440
    or r1 r0 r0
    j beq_cont.159441
beq_else.159440:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 100
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159442
    addi r1 r0 2
    lw r2 r29 172
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.159443
beq_else.159442:
    addi r1 r0 1
beq_cont.159443:
beq_cont.159441:
    bne r1 r0 beq_else.159444
    lw r2 r29 176
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.159446
    or r1 r0 r0
    j beq_cont.159447
beq_else.159446:
    sw r1 r29 184
    addi r28 r0 99
    bne r3 r28 beq_else.159448
    addi r1 r0 1
    j beq_cont.159449
beq_else.159448:
    lw r4 r29 40
    lw r5 r29 52
    lw r25 r29 44
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159450
    or r1 r0 r0
    j beq_cont.159451
beq_else.159450:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159452
    addi r2 r0 1
    lw r3 r29 184
    lw r25 r29 32
    mv r1 r2
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159454
    or r1 r0 r0
    j beq_cont.159455
beq_else.159454:
    addi r1 r0 1
beq_cont.159455:
    j float_ble_cont.159453
float_ble_else.159452:
    or r1 r0 r0
float_ble_cont.159453:
beq_cont.159451:
beq_cont.159449:
    bne r1 r0 beq_else.159456
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.159457
beq_else.159456:
    addi r1 r0 1
    lw r2 r29 184
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.159458
    addi r1 r0 2
    lw r2 r29 176
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.159459
beq_else.159458:
    addi r1 r0 1
beq_cont.159459:
beq_cont.159457:
beq_cont.159447:
    j beq_cont.159445
beq_else.159444:
    addi r1 r0 1
beq_cont.159445:
beq_cont.159425:
beq_cont.159351:
    bne r1 r0 beq_else.159460
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159462
    addi r3 r0 1
    j float_ble_cont.159463
float_ble_else.159462:
    or r3 r0 r0
float_ble_cont.159463:
    bne r3 r0 beq_else.159464
    flui f0 0
    # 0.000000
    j beq_cont.159465
beq_else.159464:
beq_cont.159465:
    lwcZ f1 r29 152
    fmul f0 f1 f0
    lw r3 r29 168
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159461
beq_else.159460:
beq_cont.159461:
beq_cont.159331:
beq_cont.159169:
    lw r1 r29 92
    subi r1 r1 2
    slt r28 r1 r0
    bne r0 r28 beq_else.159466
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 84
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159467
    addi r2 r0 1
    j float_ble_cont.159468
float_ble_else.159467:
    or r2 r0 r0
float_ble_cont.159468:
    sw r1 r29 188
    bne r2 r0 beq_else.159469
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r5 r29 80
    swcZ f1 r5 0
    lw r6 r29 76
    lw r7 r6 0
    lw r25 r29 72
    swcZ f0 r29 192
    sw r2 r29 196
    mv r3 r2
    mv r1 r0
    mv r2 r7
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159471
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159473
    addi r1 r0 1
    j float_ble_cont.159474
float_ble_else.159473:
    or r1 r0 r0
float_ble_cont.159474:
    j float_ble_cont.159472
float_ble_else.159471:
    or r1 r0 r0
float_ble_cont.159472:
    bne r1 r0 beq_else.159475
    j beq_cont.159476
beq_else.159475:
    lw r1 r29 68
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 196
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159477
    lw r5 r29 60
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 56
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159479
    flui f0 0
    # 0.000000
    j float_eq0_cont.159480
float_eq0.159479:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159481
    addi r4 r0 1
    j float_ble_cont.159482
float_ble_else.159481:
    or r4 r0 r0
float_ble_cont.159482:
    bne r4 r0 beq_else.159483
    flui f0 -16512
    # -1.000000
    j beq_cont.159484
beq_else.159483:
    flui f0 16256
    # 1.000000
beq_cont.159484:
float_eq0_cont.159480:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159478
beq_else.159477:
    addi r28 r0 2
    bne r5 r28 beq_else.159485
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 56
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159486
beq_else.159485:
    lw r4 r29 52
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159487
    lw r5 r29 56
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159488
beq_else.159487:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 56
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159488:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159489
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159490
float_ble_else.159489:
    flui f0 0
    # 0.000000
float_ble_cont.159490:
    fcz f0
    bc1f float_eq0.159491
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159492
float_eq0.159491:
    bne r6 r0 beq_else.159493
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159494
beq_else.159493:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159494:
float_eq0_cont.159492:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159486:
beq_cont.159478:
    lw r4 r29 52
    lw r25 r29 48
    sw r2 r29 200
    mv r1 r2
    mv r2 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159495
    or r1 r0 r0
    j beq_cont.159496
beq_else.159495:
    sw r3 r29 204
    sw r2 r29 208
    addi r28 r0 99
    bne r4 r28 beq_else.159497
    addi r1 r0 1
    j beq_cont.159498
beq_else.159497:
    lw r5 r29 40
    lw r6 r29 52
    lw r25 r29 44
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.159499
    or r1 r0 r0
    j beq_cont.159500
beq_else.159499:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159501
    addi r1 r0 1
    lw r2 r29 204
    lw r25 r29 32
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.159503
    or r1 r0 r0
    j beq_cont.159504
beq_else.159503:
    addi r1 r0 1
beq_cont.159504:
    j float_ble_cont.159502
float_ble_else.159501:
    or r1 r0 r0
float_ble_cont.159502:
beq_cont.159500:
beq_cont.159498:
    bne r1 r0 beq_else.159505
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 28
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.159506
beq_else.159505:
    addi r1 r0 1
    lw r2 r29 204
    lw r25 r29 32
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.159507
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 28
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.159508
beq_else.159507:
    addi r1 r0 1
beq_cont.159508:
beq_cont.159506:
beq_cont.159496:
    bne r1 r0 beq_else.159509
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159511
    addi r3 r0 1
    j float_ble_cont.159512
float_ble_else.159511:
    or r3 r0 r0
float_ble_cont.159512:
    bne r3 r0 beq_else.159513
    flui f0 0
    # 0.000000
    j beq_cont.159514
beq_else.159513:
beq_cont.159514:
    lwcZ f1 r29 192
    fmul f0 f1 f0
    lw r3 r29 200
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159510
beq_else.159509:
beq_cont.159510:
beq_cont.159476:
    j beq_cont.159470
beq_else.159469:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r5 r29 80
    swcZ f1 r5 0
    lw r6 r29 76
    lw r7 r6 0
    lw r25 r29 72
    swcZ f0 r29 212
    sw r2 r29 216
    mv r3 r2
    mv r1 r0
    mv r2 r7
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159515
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159517
    addi r1 r0 1
    j float_ble_cont.159518
float_ble_else.159517:
    or r1 r0 r0
float_ble_cont.159518:
    j float_ble_cont.159516
float_ble_else.159515:
    or r1 r0 r0
float_ble_cont.159516:
    bne r1 r0 beq_else.159519
    j beq_cont.159520
beq_else.159519:
    lw r1 r29 68
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 216
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159521
    lw r5 r29 60
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 56
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159523
    flui f0 0
    # 0.000000
    j float_eq0_cont.159524
float_eq0.159523:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159525
    addi r4 r0 1
    j float_ble_cont.159526
float_ble_else.159525:
    or r4 r0 r0
float_ble_cont.159526:
    bne r4 r0 beq_else.159527
    flui f0 -16512
    # -1.000000
    j beq_cont.159528
beq_else.159527:
    flui f0 16256
    # 1.000000
beq_cont.159528:
float_eq0_cont.159524:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159522
beq_else.159521:
    addi r28 r0 2
    bne r5 r28 beq_else.159529
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 56
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159530
beq_else.159529:
    lw r4 r29 52
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159531
    lw r5 r29 56
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159532
beq_else.159531:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 56
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159532:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159533
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159534
float_ble_else.159533:
    flui f0 0
    # 0.000000
float_ble_cont.159534:
    fcz f0
    bc1f float_eq0.159535
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159536
float_eq0.159535:
    bne r6 r0 beq_else.159537
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159538
beq_else.159537:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159538:
float_eq0_cont.159536:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159530:
beq_cont.159522:
    lw r4 r29 52
    lw r25 r29 48
    sw r2 r29 220
    mv r1 r2
    mv r2 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159539
    or r1 r0 r0
    j beq_cont.159540
beq_else.159539:
    sw r3 r29 224
    sw r2 r29 228
    addi r28 r0 99
    bne r4 r28 beq_else.159541
    addi r1 r0 1
    j beq_cont.159542
beq_else.159541:
    lw r5 r29 40
    lw r6 r29 52
    lw r25 r29 44
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.159543
    or r1 r0 r0
    j beq_cont.159544
beq_else.159543:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159545
    addi r1 r0 1
    lw r2 r29 224
    lw r25 r29 32
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.159547
    or r1 r0 r0
    j beq_cont.159548
beq_else.159547:
    addi r1 r0 1
beq_cont.159548:
    j float_ble_cont.159546
float_ble_else.159545:
    or r1 r0 r0
float_ble_cont.159546:
beq_cont.159544:
beq_cont.159542:
    bne r1 r0 beq_else.159549
    addi r1 r0 1
    lw r2 r29 228
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.159550
beq_else.159549:
    addi r1 r0 1
    lw r2 r29 224
    lw r25 r29 32
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    bne r1 r0 beq_else.159551
    addi r1 r0 1
    lw r2 r29 228
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.159552
beq_else.159551:
    addi r1 r0 1
beq_cont.159552:
beq_cont.159550:
beq_cont.159540:
    bne r1 r0 beq_else.159553
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159555
    addi r3 r0 1
    j float_ble_cont.159556
float_ble_else.159555:
    or r3 r0 r0
float_ble_cont.159556:
    bne r3 r0 beq_else.159557
    flui f0 0
    # 0.000000
    j beq_cont.159558
beq_else.159557:
beq_cont.159558:
    lwcZ f1 r29 212
    fmul f0 f1 f0
    lw r3 r29 220
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159554
beq_else.159553:
beq_cont.159554:
beq_cont.159520:
beq_cont.159470:
    lw r1 r29 188
    subi r1 r1 2
    slt r28 r1 r0
    bne r0 r28 beq_else.159559
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 84
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159560
    addi r2 r0 1
    j float_ble_cont.159561
float_ble_else.159560:
    or r2 r0 r0
float_ble_cont.159561:
    sw r1 r29 232
    bne r2 r0 beq_else.159562
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 236
    sw r2 r29 240
    mv r1 r2
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.159564
    j beq_cont.159565
beq_else.159564:
    lw r1 r29 68
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 64
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 240
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.159566
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159568
    flui f0 0
    # 0.000000
    j float_eq0_cont.159569
float_eq0.159568:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159570
    addi r2 r0 1
    j float_ble_cont.159571
float_ble_else.159570:
    or r2 r0 r0
float_ble_cont.159571:
    bne r2 r0 beq_else.159572
    flui f0 -16512
    # -1.000000
    j beq_cont.159573
beq_else.159572:
    flui f0 16256
    # 1.000000
beq_cont.159573:
float_eq0_cont.159569:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.159567
beq_else.159566:
    addi r28 r0 2
    bne r3 r28 beq_else.159574
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.159575
beq_else.159574:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.159576
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.159577
beq_else.159576:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.159577:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159578
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159579
float_ble_else.159578:
    flui f0 0
    # 0.000000
float_ble_cont.159579:
    fcz f0
    bc1f float_eq0.159580
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159581
float_eq0.159580:
    bne r4 r0 beq_else.159582
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159583
beq_else.159582:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159583:
float_eq0_cont.159581:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.159575:
beq_cont.159567:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 244
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    lw r1 r29 76
    lw r2 r1 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.159584
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159586
    addi r1 r0 1
    j float_ble_cont.159587
float_ble_else.159586:
    or r1 r0 r0
float_ble_cont.159587:
    bne r1 r0 beq_else.159588
    flui f0 0
    # 0.000000
    j beq_cont.159589
beq_else.159588:
beq_cont.159589:
    lwcZ f1 r29 236
    fmul f0 f1 f0
    lw r1 r29 244
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    lw r2 r29 12
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.159585
beq_else.159584:
beq_cont.159585:
beq_cont.159565:
    j beq_cont.159563
beq_else.159562:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 248
    sw r2 r29 252
    mv r1 r2
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.159590
    j beq_cont.159591
beq_else.159590:
    lw r1 r29 68
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 64
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 252
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.159592
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159594
    flui f0 0
    # 0.000000
    j float_eq0_cont.159595
float_eq0.159594:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159596
    addi r2 r0 1
    j float_ble_cont.159597
float_ble_else.159596:
    or r2 r0 r0
float_ble_cont.159597:
    bne r2 r0 beq_else.159598
    flui f0 -16512
    # -1.000000
    j beq_cont.159599
beq_else.159598:
    flui f0 16256
    # 1.000000
beq_cont.159599:
float_eq0_cont.159595:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.159593
beq_else.159592:
    addi r28 r0 2
    bne r3 r28 beq_else.159600
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.159601
beq_else.159600:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.159602
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.159603
beq_else.159602:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.159603:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159604
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159605
float_ble_else.159604:
    flui f0 0
    # 0.000000
float_ble_cont.159605:
    fcz f0
    bc1f float_eq0.159606
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159607
float_eq0.159606:
    bne r4 r0 beq_else.159608
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159609
beq_else.159608:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159609:
float_eq0_cont.159607:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.159601:
beq_cont.159593:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 256
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    lw r1 r29 76
    lw r2 r1 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.159610
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159612
    addi r1 r0 1
    j float_ble_cont.159613
float_ble_else.159612:
    or r1 r0 r0
float_ble_cont.159613:
    bne r1 r0 beq_else.159614
    flui f0 0
    # 0.000000
    j beq_cont.159615
beq_else.159614:
beq_cont.159615:
    lwcZ f1 r29 248
    fmul f0 f1 f0
    lw r1 r29 256
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    lw r2 r29 12
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.159611
beq_else.159610:
beq_cont.159611:
beq_cont.159591:
beq_cont.159563:
    lw r1 r29 232
    subi r1 r1 2
    slt r28 r1 r0
    bne r0 r28 beq_else.159616
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 84
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159617
    addi r2 r0 1
    j float_ble_cont.159618
float_ble_else.159617:
    or r2 r0 r0
float_ble_cont.159618:
    sw r1 r29 260
    bne r2 r0 beq_else.159619
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 268
    addi r29 r29 272
    lw r26 r25 0
    jalr r26
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.159620
beq_else.159619:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 268
    addi r29 r29 272
    lw r26 r25 0
    jalr r26
    subi r29 r29 272
    lw r31 r29 268
beq_cont.159620:
    lw r1 r29 260
    subi r4 r1 2
    lw r1 r29 88
    lw r2 r29 84
    lw r3 r29 0
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.159616:
    jr r31
beq_else.159559:
    jr r31
beq_else.159466:
    jr r31
beq_else.159165:
    jr r31
trace_diffuse_rays.2956:
    lw r4 r25 92
    lw r5 r25 88
    lw r6 r25 84
    lw r7 r25 80
    lw r8 r25 76
    lw r9 r25 72
    lw r10 r25 68
    lw r11 r25 64
    lw r12 r25 60
    lw r13 r25 56
    lw r14 r25 52
    lw r15 r25 48
    lw r16 r25 44
    lw r17 r25 40
    lw r18 r25 36
    lw r19 r25 32
    lw r20 r25 28
    lw r21 r25 24
    lw r22 r25 20
    lw r23 r25 16
    lw r24 r25 12
    sw r22 r29 0
    lw r22 r25 8
    lw r25 r25 4
    lwcZ f0 r3 0
    swcZ f0 r9 0
    lwcZ f0 r3 4
    swcZ f0 r9 4
    lwcZ f0 r3 8
    swcZ f0 r9 8
    lw r9 r18 0
    subi r9 r9 1
    sw r3 r29 4
    sw r6 r29 8
    sw r21 r29 12
    sw r8 r29 16
    sw r25 r29 20
    sw r20 r29 24
    sw r12 r29 28
    sw r13 r29 32
    sw r11 r29 36
    sw r19 r29 40
    sw r10 r29 44
    sw r4 r29 48
    sw r24 r29 52
    sw r17 r29 56
    sw r23 r29 60
    sw r16 r29 64
    sw r22 r29 68
    sw r5 r29 72
    sw r15 r29 76
    sw r7 r29 80
    sw r2 r29 84
    sw r1 r29 88
    slt r28 r9 r0
    bne r0 r28 ble_else.159625
    sll r18 r9 2
    add r27 r16 r18
    lw r18 r27 0
    lw r6 r18 40
    lw r21 r18 4
    lwcZ f0 r3 0
    lw r8 r18 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r3 4
    lw r8 r18 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r3 8
    lw r8 r18 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r21 r28 beq_else.159627
    lw r8 r18 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.159628
beq_else.159627:
    addi r28 r0 2
    slt r28 r28 r21
    bne r0 r28 ble_else.159629
    j ble_cont.159630
ble_else.159629:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r18 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r18 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r18 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r18 12
    bne r8 r0 beq_else.159631
    fmv f0 f3
    j beq_cont.159632
beq_else.159631:
    fmul f4 f1 f2
    lw r8 r18 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r18 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r18 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159632:
    addi r28 r0 3
    bne r21 r28 beq_else.159633
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159634
beq_else.159633:
beq_cont.159634:
    swcZ f0 r6 12
ble_cont.159630:
beq_cont.159628:
    subi r6 r9 1
    slt r28 r6 r0
    bne r0 r28 ble_else.159635
    sll r8 r6 2
    add r27 r16 r8
    lw r8 r27 0
    lw r9 r8 40
    lw r18 r8 4
    lwcZ f0 r3 0
    lw r21 r8 20
    lwcZ f1 r21 0
    fsub f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r3 4
    lw r21 r8 20
    lwcZ f1 r21 4
    fsub f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r3 8
    lw r21 r8 20
    lwcZ f1 r21 8
    fsub f0 f0 f1
    swcZ f0 r9 8
    addi r28 r0 2
    bne r18 r28 beq_else.159637
    lw r8 r8 16
    lwcZ f0 r9 0
    lwcZ f1 r9 4
    lwcZ f2 r9 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 12
    j beq_cont.159638
beq_else.159637:
    addi r28 r0 2
    slt r28 r28 r18
    bne r0 r28 ble_else.159639
    j ble_cont.159640
ble_else.159639:
    lwcZ f0 r9 0
    lwcZ f1 r9 4
    lwcZ f2 r9 8
    fmul f3 f0 f0
    lw r21 r8 16
    lwcZ f4 r21 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r21 r8 16
    lwcZ f5 r21 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r21 r8 16
    lwcZ f5 r21 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r21 r8 12
    bne r21 r0 beq_else.159641
    fmv f0 f3
    j beq_cont.159642
beq_else.159641:
    fmul f4 f1 f2
    lw r21 r8 36
    lwcZ f5 r21 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r21 r8 36
    lwcZ f4 r21 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159642:
    addi r28 r0 3
    bne r18 r28 beq_else.159643
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159644
beq_else.159643:
beq_cont.159644:
    swcZ f0 r9 12
ble_cont.159640:
beq_cont.159638:
    subi r6 r6 1
    mv r2 r6
    mv r1 r3
    mv r25 r14
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j ble_cont.159636
ble_else.159635:
ble_cont.159636:
    j ble_cont.159626
ble_else.159625:
ble_cont.159626:
    lw r1 r29 88
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 84
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159645
    addi r2 r0 1
    j float_ble_cont.159646
float_ble_else.159645:
    or r2 r0 r0
float_ble_cont.159646:
    bne r2 r0 beq_else.159647
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r4 r29 80
    swcZ f1 r4 0
    lw r5 r29 76
    lw r6 r5 0
    lw r25 r29 72
    swcZ f0 r29 92
    sw r2 r29 96
    mv r3 r2
    mv r1 r0
    mv r2 r6
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159649
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159651
    addi r1 r0 1
    j float_ble_cont.159652
float_ble_else.159651:
    or r1 r0 r0
float_ble_cont.159652:
    j float_ble_cont.159650
float_ble_else.159649:
    or r1 r0 r0
float_ble_cont.159650:
    bne r1 r0 beq_else.159653
    j beq_cont.159654
beq_else.159653:
    lw r1 r29 68
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 96
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159655
    lw r5 r29 60
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 56
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159657
    flui f0 0
    # 0.000000
    j float_eq0_cont.159658
float_eq0.159657:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159659
    addi r4 r0 1
    j float_ble_cont.159660
float_ble_else.159659:
    or r4 r0 r0
float_ble_cont.159660:
    bne r4 r0 beq_else.159661
    flui f0 -16512
    # -1.000000
    j beq_cont.159662
beq_else.159661:
    flui f0 16256
    # 1.000000
beq_cont.159662:
float_eq0_cont.159658:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159656
beq_else.159655:
    addi r28 r0 2
    bne r5 r28 beq_else.159663
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 56
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159664
beq_else.159663:
    lw r4 r29 52
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159665
    lw r5 r29 56
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159666
beq_else.159665:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 56
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159666:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159667
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159668
float_ble_else.159667:
    flui f0 0
    # 0.000000
float_ble_cont.159668:
    fcz f0
    bc1f float_eq0.159669
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159670
float_eq0.159669:
    bne r6 r0 beq_else.159671
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159672
beq_else.159671:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159672:
float_eq0_cont.159670:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159664:
beq_cont.159656:
    lw r4 r29 52
    lw r25 r29 48
    sw r2 r29 100
    mv r1 r2
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159673
    or r1 r0 r0
    j beq_cont.159674
beq_else.159673:
    sw r3 r29 104
    sw r2 r29 108
    addi r28 r0 99
    bne r4 r28 beq_else.159675
    addi r1 r0 1
    j beq_cont.159676
beq_else.159675:
    lw r5 r29 40
    lw r6 r29 52
    lw r25 r29 44
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.159677
    or r1 r0 r0
    j beq_cont.159678
beq_else.159677:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159679
    addi r1 r0 1
    lw r2 r29 104
    lw r25 r29 32
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.159681
    or r1 r0 r0
    j beq_cont.159682
beq_else.159681:
    addi r1 r0 1
beq_cont.159682:
    j float_ble_cont.159680
float_ble_else.159679:
    or r1 r0 r0
float_ble_cont.159680:
beq_cont.159678:
beq_cont.159676:
    bne r1 r0 beq_else.159683
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 28
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.159684
beq_else.159683:
    addi r1 r0 1
    lw r2 r29 104
    lw r25 r29 32
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.159685
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 28
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.159686
beq_else.159685:
    addi r1 r0 1
beq_cont.159686:
beq_cont.159684:
beq_cont.159674:
    bne r1 r0 beq_else.159687
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159689
    addi r3 r0 1
    j float_ble_cont.159690
float_ble_else.159689:
    or r3 r0 r0
float_ble_cont.159690:
    bne r3 r0 beq_else.159691
    flui f0 0
    # 0.000000
    j beq_cont.159692
beq_else.159691:
beq_cont.159692:
    lwcZ f1 r29 92
    fmul f0 f1 f0
    lw r3 r29 100
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159688
beq_else.159687:
beq_cont.159688:
beq_cont.159654:
    j beq_cont.159648
beq_else.159647:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r4 r29 80
    swcZ f1 r4 0
    lw r5 r29 76
    lw r6 r5 0
    lw r25 r29 72
    swcZ f0 r29 112
    sw r2 r29 116
    mv r3 r2
    mv r1 r0
    mv r2 r6
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 80
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.159693
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.159695
    addi r1 r0 1
    j float_ble_cont.159696
float_ble_else.159695:
    or r1 r0 r0
float_ble_cont.159696:
    j float_ble_cont.159694
float_ble_else.159693:
    or r1 r0 r0
float_ble_cont.159694:
    bne r1 r0 beq_else.159697
    j beq_cont.159698
beq_else.159697:
    lw r1 r29 68
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 116
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159699
    lw r5 r29 60
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 56
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159701
    flui f0 0
    # 0.000000
    j float_eq0_cont.159702
float_eq0.159701:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159703
    addi r4 r0 1
    j float_ble_cont.159704
float_ble_else.159703:
    or r4 r0 r0
float_ble_cont.159704:
    bne r4 r0 beq_else.159705
    flui f0 -16512
    # -1.000000
    j beq_cont.159706
beq_else.159705:
    flui f0 16256
    # 1.000000
beq_cont.159706:
float_eq0_cont.159702:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159700
beq_else.159699:
    addi r28 r0 2
    bne r5 r28 beq_else.159707
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 56
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159708
beq_else.159707:
    lw r4 r29 52
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159709
    lw r5 r29 56
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159710
beq_else.159709:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 56
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159710:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159711
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159712
float_ble_else.159711:
    flui f0 0
    # 0.000000
float_ble_cont.159712:
    fcz f0
    bc1f float_eq0.159713
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159714
float_eq0.159713:
    bne r6 r0 beq_else.159715
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159716
beq_else.159715:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159716:
float_eq0_cont.159714:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159708:
beq_cont.159700:
    lw r4 r29 52
    lw r25 r29 48
    sw r2 r29 120
    mv r1 r2
    mv r2 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 76
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.159717
    or r1 r0 r0
    j beq_cont.159718
beq_else.159717:
    sw r3 r29 124
    sw r2 r29 128
    addi r28 r0 99
    bne r4 r28 beq_else.159719
    addi r1 r0 1
    j beq_cont.159720
beq_else.159719:
    lw r5 r29 40
    lw r6 r29 52
    lw r25 r29 44
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.159721
    or r1 r0 r0
    j beq_cont.159722
beq_else.159721:
    lw r1 r29 36
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.159723
    addi r1 r0 1
    lw r2 r29 124
    lw r25 r29 32
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.159725
    or r1 r0 r0
    j beq_cont.159726
beq_else.159725:
    addi r1 r0 1
beq_cont.159726:
    j float_ble_cont.159724
float_ble_else.159723:
    or r1 r0 r0
float_ble_cont.159724:
beq_cont.159722:
beq_cont.159720:
    bne r1 r0 beq_else.159727
    addi r1 r0 1
    lw r2 r29 128
    lw r25 r29 28
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.159728
beq_else.159727:
    addi r1 r0 1
    lw r2 r29 124
    lw r25 r29 32
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.159729
    addi r1 r0 1
    lw r2 r29 128
    lw r25 r29 28
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.159730
beq_else.159729:
    addi r1 r0 1
beq_cont.159730:
beq_cont.159728:
beq_cont.159718:
    bne r1 r0 beq_else.159731
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159733
    addi r3 r0 1
    j float_ble_cont.159734
float_ble_else.159733:
    or r3 r0 r0
float_ble_cont.159734:
    bne r3 r0 beq_else.159735
    flui f0 0
    # 0.000000
    j beq_cont.159736
beq_else.159735:
beq_cont.159736:
    lwcZ f1 r29 112
    fmul f0 f1 f0
    lw r3 r29 120
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 20
    lwcZ f1 r3 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159732
beq_else.159731:
beq_cont.159732:
beq_cont.159698:
beq_cont.159648:
    lw r1 r29 88
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 84
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159737
    addi r2 r0 1
    j float_ble_cont.159738
float_ble_else.159737:
    or r2 r0 r0
float_ble_cont.159738:
    bne r2 r0 beq_else.159739
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    swcZ f0 r29 132
    sw r2 r29 136
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.159741
    j beq_cont.159742
beq_else.159741:
    lw r1 r29 68
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 64
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 136
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.159743
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159745
    flui f0 0
    # 0.000000
    j float_eq0_cont.159746
float_eq0.159745:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159747
    addi r2 r0 1
    j float_ble_cont.159748
float_ble_else.159747:
    or r2 r0 r0
float_ble_cont.159748:
    bne r2 r0 beq_else.159749
    flui f0 -16512
    # -1.000000
    j beq_cont.159750
beq_else.159749:
    flui f0 16256
    # 1.000000
beq_cont.159750:
float_eq0_cont.159746:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.159744
beq_else.159743:
    addi r28 r0 2
    bne r3 r28 beq_else.159751
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.159752
beq_else.159751:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.159753
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.159754
beq_else.159753:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.159754:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159755
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159756
float_ble_else.159755:
    flui f0 0
    # 0.000000
float_ble_cont.159756:
    fcz f0
    bc1f float_eq0.159757
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159758
float_eq0.159757:
    bne r4 r0 beq_else.159759
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159760
beq_else.159759:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159760:
float_eq0_cont.159758:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.159752:
beq_cont.159744:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 140
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 76
    lw r2 r1 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    bne r1 r0 beq_else.159761
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159763
    addi r1 r0 1
    j float_ble_cont.159764
float_ble_else.159763:
    or r1 r0 r0
float_ble_cont.159764:
    bne r1 r0 beq_else.159765
    flui f0 0
    # 0.000000
    j beq_cont.159766
beq_else.159765:
beq_cont.159766:
    lwcZ f1 r29 132
    fmul f0 f1 f0
    lw r1 r29 140
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    lw r2 r29 16
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.159762
beq_else.159761:
beq_cont.159762:
beq_cont.159742:
    j beq_cont.159740
beq_else.159739:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    swcZ f0 r29 144
    sw r2 r29 148
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159767
    j beq_cont.159768
beq_else.159767:
    lw r1 r29 68
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 64
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 148
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.159769
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159771
    flui f0 0
    # 0.000000
    j float_eq0_cont.159772
float_eq0.159771:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159773
    addi r2 r0 1
    j float_ble_cont.159774
float_ble_else.159773:
    or r2 r0 r0
float_ble_cont.159774:
    bne r2 r0 beq_else.159775
    flui f0 -16512
    # -1.000000
    j beq_cont.159776
beq_else.159775:
    flui f0 16256
    # 1.000000
beq_cont.159776:
float_eq0_cont.159772:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.159770
beq_else.159769:
    addi r28 r0 2
    bne r3 r28 beq_else.159777
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.159778
beq_else.159777:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.159779
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.159780
beq_else.159779:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.159780:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159781
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159782
float_ble_else.159781:
    flui f0 0
    # 0.000000
float_ble_cont.159782:
    fcz f0
    bc1f float_eq0.159783
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159784
float_eq0.159783:
    bne r4 r0 beq_else.159785
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159786
beq_else.159785:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159786:
float_eq0_cont.159784:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.159778:
beq_cont.159770:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 152
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 76
    lw r2 r1 0
    lw r25 r29 28
    mv r1 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159787
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 24
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159789
    addi r1 r0 1
    j float_ble_cont.159790
float_ble_else.159789:
    or r1 r0 r0
float_ble_cont.159790:
    bne r1 r0 beq_else.159791
    flui f0 0
    # 0.000000
    j beq_cont.159792
beq_else.159791:
beq_cont.159792:
    lwcZ f1 r29 144
    fmul f0 f1 f0
    lw r1 r29 152
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    lw r2 r29 16
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.159788
beq_else.159787:
beq_cont.159788:
beq_cont.159768:
beq_cont.159740:
    lw r1 r29 88
    lw r2 r1 456
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 84
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159793
    addi r2 r0 1
    j float_ble_cont.159794
float_ble_else.159793:
    or r2 r0 r0
float_ble_cont.159794:
    bne r2 r0 beq_else.159795
    lw r2 r1 456
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.159796
beq_else.159795:
    lw r2 r1 460
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.159796:
    addi r4 r0 112
    lw r1 r29 88
    lw r2 r29 84
    lw r3 r29 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_diffuse_ray_80percent.2960:
    lw r4 r25 72
    lw r5 r25 68
    lw r6 r25 64
    lw r7 r25 60
    lw r8 r25 56
    lw r9 r25 52
    lw r10 r25 48
    lw r11 r25 44
    lw r12 r25 40
    lw r13 r25 36
    lw r14 r25 32
    lw r15 r25 28
    lw r16 r25 24
    lw r17 r25 20
    lw r18 r25 16
    lw r19 r25 12
    lw r20 r25 8
    lw r21 r25 4
    sw r16 r29 0
    sw r5 r29 4
    sw r6 r29 8
    sw r21 r29 12
    sw r14 r29 16
    sw r8 r29 20
    sw r10 r29 24
    sw r4 r29 28
    sw r18 r29 32
    sw r12 r29 36
    sw r17 r29 40
    sw r19 r29 44
    sw r15 r29 48
    sw r2 r29 52
    sw r9 r29 56
    sw r11 r29 60
    sw r13 r29 64
    sw r7 r29 68
    sw r3 r29 72
    sw r20 r29 76
    sw r1 r29 80
    bne r1 r0 beq_else.159797
    j beq_cont.159798
beq_else.159797:
    lw r22 r20 0
    lwcZ f0 r3 0
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r23 r13 0
    subi r23 r23 1
    sw r22 r29 84
    slt r28 r23 r0
    bne r0 r28 ble_else.159799
    sll r24 r23 2
    add r27 r11 r24
    lw r24 r27 0
    lw r25 r24 40
    lw r13 r24 4
    lwcZ f0 r3 0
    lw r7 r24 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r25 0
    lwcZ f0 r3 4
    lw r7 r24 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r25 4
    lwcZ f0 r3 8
    lw r7 r24 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r25 8
    addi r28 r0 2
    bne r13 r28 beq_else.159801
    lw r7 r24 16
    lwcZ f0 r25 0
    lwcZ f1 r25 4
    lwcZ f2 r25 8
    lwcZ f3 r7 0
    fmul f0 f3 f0
    lwcZ f3 r7 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r25 12
    j beq_cont.159802
beq_else.159801:
    addi r28 r0 2
    slt r28 r28 r13
    bne r0 r28 ble_else.159803
    j ble_cont.159804
ble_else.159803:
    lwcZ f0 r25 0
    lwcZ f1 r25 4
    lwcZ f2 r25 8
    fmul f3 f0 f0
    lw r7 r24 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r24 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r24 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r24 12
    bne r7 r0 beq_else.159805
    fmv f0 f3
    j beq_cont.159806
beq_else.159805:
    fmul f4 f1 f2
    lw r7 r24 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r24 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r7 r24 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159806:
    addi r28 r0 3
    bne r13 r28 beq_else.159807
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159808
beq_else.159807:
beq_cont.159808:
    swcZ f0 r25 12
ble_cont.159804:
beq_cont.159802:
    subi r7 r23 1
    mv r2 r7
    mv r1 r3
    mv r25 r9
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j ble_cont.159800
ble_else.159799:
ble_cont.159800:
    lw r1 r29 84
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159809
    addi r2 r0 1
    j float_ble_cont.159810
float_ble_else.159809:
    or r2 r0 r0
float_ble_cont.159810:
    bne r2 r0 beq_else.159811
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 88
    sw r2 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.159813
    j beq_cont.159814
beq_else.159813:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 92
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159815
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159817
    flui f0 0
    # 0.000000
    j float_eq0_cont.159818
float_eq0.159817:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159819
    addi r4 r0 1
    j float_ble_cont.159820
float_ble_else.159819:
    or r4 r0 r0
float_ble_cont.159820:
    bne r4 r0 beq_else.159821
    flui f0 -16512
    # -1.000000
    j beq_cont.159822
beq_else.159821:
    flui f0 16256
    # 1.000000
beq_cont.159822:
float_eq0_cont.159818:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159816
beq_else.159815:
    addi r28 r0 2
    bne r5 r28 beq_else.159823
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159824
beq_else.159823:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159825
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159826
beq_else.159825:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159826:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159827
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159828
float_ble_else.159827:
    flui f0 0
    # 0.000000
float_ble_cont.159828:
    fcz f0
    bc1f float_eq0.159829
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159830
float_eq0.159829:
    bne r6 r0 beq_else.159831
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159832
beq_else.159831:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159832:
float_eq0_cont.159830:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159824:
beq_cont.159816:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 96
    mv r1 r2
    mv r2 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    bne r1 r0 beq_else.159833
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159835
    addi r3 r0 1
    j float_ble_cont.159836
float_ble_else.159835:
    or r3 r0 r0
float_ble_cont.159836:
    bne r3 r0 beq_else.159837
    flui f0 0
    # 0.000000
    j beq_cont.159838
beq_else.159837:
beq_cont.159838:
    lwcZ f1 r29 88
    fmul f0 f1 f0
    lw r3 r29 96
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159834
beq_else.159833:
beq_cont.159834:
beq_cont.159814:
    j beq_cont.159812
beq_else.159811:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 100
    sw r2 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.159839
    j beq_cont.159840
beq_else.159839:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 104
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159841
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159843
    flui f0 0
    # 0.000000
    j float_eq0_cont.159844
float_eq0.159843:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159845
    addi r4 r0 1
    j float_ble_cont.159846
float_ble_else.159845:
    or r4 r0 r0
float_ble_cont.159846:
    bne r4 r0 beq_else.159847
    flui f0 -16512
    # -1.000000
    j beq_cont.159848
beq_else.159847:
    flui f0 16256
    # 1.000000
beq_cont.159848:
float_eq0_cont.159844:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159842
beq_else.159841:
    addi r28 r0 2
    bne r5 r28 beq_else.159849
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159850
beq_else.159849:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159851
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159852
beq_else.159851:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159852:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159853
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159854
float_ble_else.159853:
    flui f0 0
    # 0.000000
float_ble_cont.159854:
    fcz f0
    bc1f float_eq0.159855
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159856
float_eq0.159855:
    bne r6 r0 beq_else.159857
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159858
beq_else.159857:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159858:
float_eq0_cont.159856:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159850:
beq_cont.159842:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 108
    mv r1 r2
    mv r2 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.159859
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159861
    addi r3 r0 1
    j float_ble_cont.159862
float_ble_else.159861:
    or r3 r0 r0
float_ble_cont.159862:
    bne r3 r0 beq_else.159863
    flui f0 0
    # 0.000000
    j beq_cont.159864
beq_else.159863:
beq_cont.159864:
    lwcZ f1 r29 100
    fmul f0 f1 f0
    lw r3 r29 108
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159860
beq_else.159859:
beq_cont.159860:
beq_cont.159840:
beq_cont.159812:
    lw r1 r29 84
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159865
    addi r2 r0 1
    j float_ble_cont.159866
float_ble_else.159865:
    or r2 r0 r0
float_ble_cont.159866:
    bne r2 r0 beq_else.159867
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.159868
beq_else.159867:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.159868:
    addi r4 r0 114
    lw r1 r29 84
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.159798:
    lw r1 r29 80
    addi r28 r0 1
    bne r1 r28 beq_else.159869
    j beq_cont.159870
beq_else.159869:
    lw r2 r29 76
    lw r3 r2 4
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 112
    slt r28 r7 r0
    bne r0 r28 ble_else.159871
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.159873
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.159874
beq_else.159873:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.159875
    j ble_cont.159876
ble_else.159875:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.159877
    fmv f0 f3
    j beq_cont.159878
beq_else.159877:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159878:
    addi r28 r0 3
    bne r11 r28 beq_else.159879
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159880
beq_else.159879:
beq_cont.159880:
    swcZ f0 r10 12
ble_cont.159876:
beq_cont.159874:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j ble_cont.159872
ble_else.159871:
ble_cont.159872:
    lw r1 r29 112
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159881
    addi r2 r0 1
    j float_ble_cont.159882
float_ble_else.159881:
    or r2 r0 r0
float_ble_cont.159882:
    bne r2 r0 beq_else.159883
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 116
    sw r2 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.159885
    j beq_cont.159886
beq_else.159885:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 120
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159887
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159889
    flui f0 0
    # 0.000000
    j float_eq0_cont.159890
float_eq0.159889:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159891
    addi r4 r0 1
    j float_ble_cont.159892
float_ble_else.159891:
    or r4 r0 r0
float_ble_cont.159892:
    bne r4 r0 beq_else.159893
    flui f0 -16512
    # -1.000000
    j beq_cont.159894
beq_else.159893:
    flui f0 16256
    # 1.000000
beq_cont.159894:
float_eq0_cont.159890:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159888
beq_else.159887:
    addi r28 r0 2
    bne r5 r28 beq_else.159895
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159896
beq_else.159895:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159897
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159898
beq_else.159897:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159898:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159899
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159900
float_ble_else.159899:
    flui f0 0
    # 0.000000
float_ble_cont.159900:
    fcz f0
    bc1f float_eq0.159901
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159902
float_eq0.159901:
    bne r6 r0 beq_else.159903
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159904
beq_else.159903:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159904:
float_eq0_cont.159902:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159896:
beq_cont.159888:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 124
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.159905
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159907
    addi r3 r0 1
    j float_ble_cont.159908
float_ble_else.159907:
    or r3 r0 r0
float_ble_cont.159908:
    bne r3 r0 beq_else.159909
    flui f0 0
    # 0.000000
    j beq_cont.159910
beq_else.159909:
beq_cont.159910:
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lw r3 r29 124
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159906
beq_else.159905:
beq_cont.159906:
beq_cont.159886:
    j beq_cont.159884
beq_else.159883:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 128
    sw r2 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.159911
    j beq_cont.159912
beq_else.159911:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 132
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159913
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159915
    flui f0 0
    # 0.000000
    j float_eq0_cont.159916
float_eq0.159915:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159917
    addi r4 r0 1
    j float_ble_cont.159918
float_ble_else.159917:
    or r4 r0 r0
float_ble_cont.159918:
    bne r4 r0 beq_else.159919
    flui f0 -16512
    # -1.000000
    j beq_cont.159920
beq_else.159919:
    flui f0 16256
    # 1.000000
beq_cont.159920:
float_eq0_cont.159916:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159914
beq_else.159913:
    addi r28 r0 2
    bne r5 r28 beq_else.159921
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159922
beq_else.159921:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159923
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159924
beq_else.159923:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159924:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159925
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159926
float_ble_else.159925:
    flui f0 0
    # 0.000000
float_ble_cont.159926:
    fcz f0
    bc1f float_eq0.159927
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159928
float_eq0.159927:
    bne r6 r0 beq_else.159929
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159930
beq_else.159929:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159930:
float_eq0_cont.159928:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159922:
beq_cont.159914:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 136
    mv r1 r2
    mv r2 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.159931
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159933
    addi r3 r0 1
    j float_ble_cont.159934
float_ble_else.159933:
    or r3 r0 r0
float_ble_cont.159934:
    bne r3 r0 beq_else.159935
    flui f0 0
    # 0.000000
    j beq_cont.159936
beq_else.159935:
beq_cont.159936:
    lwcZ f1 r29 128
    fmul f0 f1 f0
    lw r3 r29 136
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159932
beq_else.159931:
beq_cont.159932:
beq_cont.159912:
beq_cont.159884:
    lw r1 r29 112
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159937
    addi r2 r0 1
    j float_ble_cont.159938
float_ble_else.159937:
    or r2 r0 r0
float_ble_cont.159938:
    bne r2 r0 beq_else.159939
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.159940
beq_else.159939:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.159940:
    addi r4 r0 114
    lw r1 r29 112
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.159870:
    lw r1 r29 80
    addi r28 r0 2
    bne r1 r28 beq_else.159941
    j beq_cont.159942
beq_else.159941:
    lw r2 r29 76
    lw r3 r2 8
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 140
    slt r28 r7 r0
    bne r0 r28 ble_else.159943
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.159945
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.159946
beq_else.159945:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.159947
    j ble_cont.159948
ble_else.159947:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.159949
    fmv f0 f3
    j beq_cont.159950
beq_else.159949:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.159950:
    addi r28 r0 3
    bne r11 r28 beq_else.159951
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.159952
beq_else.159951:
beq_cont.159952:
    swcZ f0 r10 12
ble_cont.159948:
beq_cont.159946:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j ble_cont.159944
ble_else.159943:
ble_cont.159944:
    lw r1 r29 140
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.159953
    addi r2 r0 1
    j float_ble_cont.159954
float_ble_else.159953:
    or r2 r0 r0
float_ble_cont.159954:
    bne r2 r0 beq_else.159955
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 144
    sw r2 r29 148
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159957
    j beq_cont.159958
beq_else.159957:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 148
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159959
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159961
    flui f0 0
    # 0.000000
    j float_eq0_cont.159962
float_eq0.159961:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159963
    addi r4 r0 1
    j float_ble_cont.159964
float_ble_else.159963:
    or r4 r0 r0
float_ble_cont.159964:
    bne r4 r0 beq_else.159965
    flui f0 -16512
    # -1.000000
    j beq_cont.159966
beq_else.159965:
    flui f0 16256
    # 1.000000
beq_cont.159966:
float_eq0_cont.159962:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159960
beq_else.159959:
    addi r28 r0 2
    bne r5 r28 beq_else.159967
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159968
beq_else.159967:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159969
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159970
beq_else.159969:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159970:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159971
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159972
float_ble_else.159971:
    flui f0 0
    # 0.000000
float_ble_cont.159972:
    fcz f0
    bc1f float_eq0.159973
    flui f0 16256
    # 1.000000
    j float_eq0_cont.159974
float_eq0.159973:
    bne r6 r0 beq_else.159975
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.159976
beq_else.159975:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.159976:
float_eq0_cont.159974:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159968:
beq_cont.159960:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.159977
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159979
    addi r3 r0 1
    j float_ble_cont.159980
float_ble_else.159979:
    or r3 r0 r0
float_ble_cont.159980:
    bne r3 r0 beq_else.159981
    flui f0 0
    # 0.000000
    j beq_cont.159982
beq_else.159981:
beq_cont.159982:
    lwcZ f1 r29 144
    fmul f0 f1 f0
    lw r3 r29 152
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.159978
beq_else.159977:
beq_cont.159978:
beq_cont.159958:
    j beq_cont.159956
beq_else.159955:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 156
    sw r2 r29 160
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    bne r1 r0 beq_else.159983
    j beq_cont.159984
beq_else.159983:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 160
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.159985
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.159987
    flui f0 0
    # 0.000000
    j float_eq0_cont.159988
float_eq0.159987:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159989
    addi r4 r0 1
    j float_ble_cont.159990
float_ble_else.159989:
    or r4 r0 r0
float_ble_cont.159990:
    bne r4 r0 beq_else.159991
    flui f0 -16512
    # -1.000000
    j beq_cont.159992
beq_else.159991:
    flui f0 16256
    # 1.000000
beq_cont.159992:
float_eq0_cont.159988:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.159986
beq_else.159985:
    addi r28 r0 2
    bne r5 r28 beq_else.159993
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.159994
beq_else.159993:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.159995
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.159996
beq_else.159995:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.159996:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.159997
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.159998
float_ble_else.159997:
    flui f0 0
    # 0.000000
float_ble_cont.159998:
    fcz f0
    bc1f float_eq0.159999
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160000
float_eq0.159999:
    bne r6 r0 beq_else.160001
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160002
beq_else.160001:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160002:
float_eq0_cont.160000:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.159994:
beq_cont.159986:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 164
    mv r1 r2
    mv r2 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.160003
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160005
    addi r3 r0 1
    j float_ble_cont.160006
float_ble_else.160005:
    or r3 r0 r0
float_ble_cont.160006:
    bne r3 r0 beq_else.160007
    flui f0 0
    # 0.000000
    j beq_cont.160008
beq_else.160007:
beq_cont.160008:
    lwcZ f1 r29 156
    fmul f0 f1 f0
    lw r3 r29 164
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.160004
beq_else.160003:
beq_cont.160004:
beq_cont.159984:
beq_cont.159956:
    lw r1 r29 140
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160009
    addi r2 r0 1
    j float_ble_cont.160010
float_ble_else.160009:
    or r2 r0 r0
float_ble_cont.160010:
    bne r2 r0 beq_else.160011
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.160012
beq_else.160011:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.160012:
    addi r4 r0 114
    lw r1 r29 140
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.159942:
    lw r1 r29 80
    addi r28 r0 3
    bne r1 r28 beq_else.160013
    j beq_cont.160014
beq_else.160013:
    lw r2 r29 76
    lw r3 r2 12
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 168
    slt r28 r7 r0
    bne r0 r28 ble_else.160015
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.160017
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.160018
beq_else.160017:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.160019
    j ble_cont.160020
ble_else.160019:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.160021
    fmv f0 f3
    j beq_cont.160022
beq_else.160021:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.160022:
    addi r28 r0 3
    bne r11 r28 beq_else.160023
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.160024
beq_else.160023:
beq_cont.160024:
    swcZ f0 r10 12
ble_cont.160020:
beq_cont.160018:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j ble_cont.160016
ble_else.160015:
ble_cont.160016:
    lw r1 r29 168
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160025
    addi r2 r0 1
    j float_ble_cont.160026
float_ble_else.160025:
    or r2 r0 r0
float_ble_cont.160026:
    bne r2 r0 beq_else.160027
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 172
    sw r2 r29 176
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    bne r1 r0 beq_else.160029
    j beq_cont.160030
beq_else.160029:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 176
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.160031
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160033
    flui f0 0
    # 0.000000
    j float_eq0_cont.160034
float_eq0.160033:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160035
    addi r4 r0 1
    j float_ble_cont.160036
float_ble_else.160035:
    or r4 r0 r0
float_ble_cont.160036:
    bne r4 r0 beq_else.160037
    flui f0 -16512
    # -1.000000
    j beq_cont.160038
beq_else.160037:
    flui f0 16256
    # 1.000000
beq_cont.160038:
float_eq0_cont.160034:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.160032
beq_else.160031:
    addi r28 r0 2
    bne r5 r28 beq_else.160039
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.160040
beq_else.160039:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.160041
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.160042
beq_else.160041:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.160042:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160043
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160044
float_ble_else.160043:
    flui f0 0
    # 0.000000
float_ble_cont.160044:
    fcz f0
    bc1f float_eq0.160045
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160046
float_eq0.160045:
    bne r6 r0 beq_else.160047
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160048
beq_else.160047:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160048:
float_eq0_cont.160046:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.160040:
beq_cont.160032:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 180
    mv r1 r2
    mv r2 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.160049
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160051
    addi r3 r0 1
    j float_ble_cont.160052
float_ble_else.160051:
    or r3 r0 r0
float_ble_cont.160052:
    bne r3 r0 beq_else.160053
    flui f0 0
    # 0.000000
    j beq_cont.160054
beq_else.160053:
beq_cont.160054:
    lwcZ f1 r29 172
    fmul f0 f1 f0
    lw r3 r29 180
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.160050
beq_else.160049:
beq_cont.160050:
beq_cont.160030:
    j beq_cont.160028
beq_else.160027:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 184
    sw r2 r29 188
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    bne r1 r0 beq_else.160055
    j beq_cont.160056
beq_else.160055:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 188
    lw r4 r4 0
    lw r5 r2 4
    addi r28 r0 1
    bne r5 r28 beq_else.160057
    lw r5 r29 40
    lw r6 r5 0
    flui f0 0
    # 0.000000
    lw r7 r29 36
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    subi r8 r6 1
    subi r6 r6 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160059
    flui f0 0
    # 0.000000
    j float_eq0_cont.160060
float_eq0.160059:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160061
    addi r4 r0 1
    j float_ble_cont.160062
float_ble_else.160061:
    or r4 r0 r0
float_ble_cont.160062:
    bne r4 r0 beq_else.160063
    flui f0 -16512
    # -1.000000
    j beq_cont.160064
beq_else.160063:
    flui f0 16256
    # 1.000000
beq_cont.160064:
float_eq0_cont.160060:
    fneg f0 f0
    sll r4 r8 2
    add r27 r7 r4
    swcZ f0 r27 0
    j beq_cont.160058
beq_else.160057:
    addi r28 r0 2
    bne r5 r28 beq_else.160065
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 36
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.160066
beq_else.160065:
    lw r4 r29 32
    lwcZ f0 r4 0
    lw r5 r2 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r4 4
    lw r5 r2 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r4 8
    lw r5 r2 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r2 16
    lwcZ f3 r5 0
    fmul f3 f0 f3
    lw r5 r2 16
    lwcZ f4 r5 4
    fmul f4 f1 f4
    lw r5 r2 16
    lwcZ f5 r5 8
    fmul f5 f2 f5
    lw r5 r2 12
    bne r5 r0 beq_else.160067
    lw r5 r29 36
    swcZ f3 r5 0
    swcZ f4 r5 4
    swcZ f5 r5 8
    j beq_cont.160068
beq_else.160067:
    lw r5 r2 36
    lwcZ f6 r5 8
    fmul f6 f1 f6
    lw r5 r2 36
    lwcZ f7 r5 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r5 r29 36
    swcZ f3 r5 0
    lw r6 r2 36
    lwcZ f3 r6 8
    fmul f3 f0 f3
    lw r6 r2 36
    lwcZ f6 r6 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r5 4
    lw r6 r2 36
    lwcZ f2 r6 4
    fmul f0 f0 f2
    lw r6 r2 36
    lwcZ f2 r6 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r5 8
beq_cont.160068:
    lw r6 r2 24
    lwcZ f0 r5 0
    fmul f0 f0 f0
    lwcZ f1 r5 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160069
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160070
float_ble_else.160069:
    flui f0 0
    # 0.000000
float_ble_cont.160070:
    fcz f0
    bc1f float_eq0.160071
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160072
float_eq0.160071:
    bne r6 r0 beq_else.160073
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160074
beq_else.160073:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160074:
float_eq0_cont.160072:
    lwcZ f1 r5 0
    fmul f1 f1 f0
    swcZ f1 r5 0
    lwcZ f1 r5 4
    fmul f1 f1 f0
    swcZ f1 r5 4
    lwcZ f1 r5 8
    fmul f0 f1 f0
    swcZ f0 r5 8
beq_cont.160066:
beq_cont.160058:
    lw r4 r29 32
    lw r25 r29 28
    sw r2 r29 192
    mv r1 r2
    mv r2 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    bne r1 r0 beq_else.160075
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160077
    addi r3 r0 1
    j float_ble_cont.160078
float_ble_else.160077:
    or r3 r0 r0
float_ble_cont.160078:
    bne r3 r0 beq_else.160079
    flui f0 0
    # 0.000000
    j beq_cont.160080
beq_else.160079:
beq_cont.160080:
    lwcZ f1 r29 184
    fmul f0 f1 f0
    lw r3 r29 192
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.160076
beq_else.160075:
beq_cont.160076:
beq_cont.160056:
beq_cont.160028:
    lw r1 r29 168
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160081
    addi r2 r0 1
    j float_ble_cont.160082
float_ble_else.160081:
    or r2 r0 r0
float_ble_cont.160082:
    bne r2 r0 beq_else.160083
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.160084
beq_else.160083:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.160084:
    addi r4 r0 114
    lw r1 r29 168
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.160014:
    lw r1 r29 80
    addi r28 r0 4
    bne r1 r28 beq_else.160085
    jr r31
beq_else.160085:
    lw r1 r29 76
    lw r1 r1 16
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r29 68
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 64
    lw r3 r3 0
    subi r3 r3 1
    sw r1 r29 196
    slt r28 r3 r0
    bne r0 r28 ble_else.160087
    sll r4 r3 2
    lw r5 r29 60
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 40
    lw r7 r4 4
    lwcZ f0 r2 0
    lw r8 r4 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r2 4
    lw r8 r4 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r2 8
    lw r8 r4 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.160089
    lw r4 r4 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.160090
beq_else.160089:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.160091
    j ble_cont.160092
ble_else.160091:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r4 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r4 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r4 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r4 12
    bne r8 r0 beq_else.160093
    fmv f0 f3
    j beq_cont.160094
beq_else.160093:
    fmul f4 f1 f2
    lw r8 r4 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.160094:
    addi r28 r0 3
    bne r7 r28 beq_else.160095
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.160096
beq_else.160095:
beq_cont.160096:
    swcZ f0 r6 12
ble_cont.160092:
beq_cont.160090:
    subi r3 r3 1
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j ble_cont.160088
ble_else.160087:
ble_cont.160088:
    lw r1 r29 196
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160097
    addi r2 r0 1
    j float_ble_cont.160098
float_ble_else.160097:
    or r2 r0 r0
float_ble_cont.160098:
    bne r2 r0 beq_else.160099
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 200
    sw r2 r29 204
    mv r1 r2
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.160101
    j beq_cont.160102
beq_else.160101:
    lw r1 r29 44
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 60
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 204
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.160103
    lw r3 r29 40
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160105
    flui f0 0
    # 0.000000
    j float_eq0_cont.160106
float_eq0.160105:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160107
    addi r2 r0 1
    j float_ble_cont.160108
float_ble_else.160107:
    or r2 r0 r0
float_ble_cont.160108:
    bne r2 r0 beq_else.160109
    flui f0 -16512
    # -1.000000
    j beq_cont.160110
beq_else.160109:
    flui f0 16256
    # 1.000000
beq_cont.160110:
float_eq0_cont.160106:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.160104
beq_else.160103:
    addi r28 r0 2
    bne r3 r28 beq_else.160111
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 36
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.160112
beq_else.160111:
    lw r2 r29 32
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.160113
    lw r3 r29 36
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.160114
beq_else.160113:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 36
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.160114:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160115
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160116
float_ble_else.160115:
    flui f0 0
    # 0.000000
float_ble_cont.160116:
    fcz f0
    bc1f float_eq0.160117
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160118
float_eq0.160117:
    bne r4 r0 beq_else.160119
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160120
beq_else.160119:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160120:
float_eq0_cont.160118:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.160112:
beq_cont.160104:
    lw r2 r29 32
    lw r25 r29 28
    sw r1 r29 208
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    bne r1 r0 beq_else.160121
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160123
    addi r1 r0 1
    j float_ble_cont.160124
float_ble_else.160123:
    or r1 r0 r0
float_ble_cont.160124:
    bne r1 r0 beq_else.160125
    flui f0 0
    # 0.000000
    j beq_cont.160126
beq_else.160125:
beq_cont.160126:
    lwcZ f1 r29 200
    fmul f0 f1 f0
    lw r1 r29 208
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 12
    lwcZ f1 r1 0
    lw r2 r29 8
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.160122
beq_else.160121:
beq_cont.160122:
beq_cont.160102:
    j beq_cont.160100
beq_else.160099:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 212
    sw r2 r29 216
    mv r1 r2
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.160127
    j beq_cont.160128
beq_else.160127:
    lw r1 r29 44
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 60
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 216
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.160129
    lw r3 r29 40
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160131
    flui f0 0
    # 0.000000
    j float_eq0_cont.160132
float_eq0.160131:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160133
    addi r2 r0 1
    j float_ble_cont.160134
float_ble_else.160133:
    or r2 r0 r0
float_ble_cont.160134:
    bne r2 r0 beq_else.160135
    flui f0 -16512
    # -1.000000
    j beq_cont.160136
beq_else.160135:
    flui f0 16256
    # 1.000000
beq_cont.160136:
float_eq0_cont.160132:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.160130
beq_else.160129:
    addi r28 r0 2
    bne r3 r28 beq_else.160137
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 36
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.160138
beq_else.160137:
    lw r2 r29 32
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.160139
    lw r3 r29 36
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.160140
beq_else.160139:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 36
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.160140:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160141
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160142
float_ble_else.160141:
    flui f0 0
    # 0.000000
float_ble_cont.160142:
    fcz f0
    bc1f float_eq0.160143
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160144
float_eq0.160143:
    bne r4 r0 beq_else.160145
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160146
beq_else.160145:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160146:
float_eq0_cont.160144:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.160138:
beq_cont.160130:
    lw r2 r29 32
    lw r25 r29 28
    sw r1 r29 220
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r1 r29 24
    lw r2 r1 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.160147
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160149
    addi r1 r0 1
    j float_ble_cont.160150
float_ble_else.160149:
    or r1 r0 r0
float_ble_cont.160150:
    bne r1 r0 beq_else.160151
    flui f0 0
    # 0.000000
    j beq_cont.160152
beq_else.160151:
beq_cont.160152:
    lwcZ f1 r29 212
    fmul f0 f1 f0
    lw r1 r29 220
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 12
    lwcZ f1 r1 0
    lw r2 r29 8
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.160148
beq_else.160147:
beq_cont.160148:
beq_cont.160128:
beq_cont.160100:
    lw r1 r29 196
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160153
    addi r2 r0 1
    j float_ble_cont.160154
float_ble_else.160153:
    or r2 r0 r0
float_ble_cont.160154:
    bne r2 r0 beq_else.160155
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.160156
beq_else.160155:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.160156:
    addi r4 r0 114
    lw r1 r29 196
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
calc_diffuse_using_1point.2964:
    lw r3 r25 32
    lw r4 r25 28
    lw r5 r25 24
    lw r6 r25 20
    lw r7 r25 16
    lw r8 r25 12
    lw r9 r25 8
    lw r10 r25 4
    lw r11 r1 20
    lw r12 r1 28
    lw r13 r1 4
    lw r14 r1 16
    sll r15 r2 2
    add r27 r11 r15
    lw r11 r27 0
    lwcZ f0 r11 0
    swcZ f0 r10 0
    lwcZ f0 r11 4
    swcZ f0 r10 4
    lwcZ f0 r11 8
    swcZ f0 r10 8
    lw r1 r1 24
    lw r1 r1 0
    sll r11 r2 2
    add r27 r12 r11
    lw r11 r27 0
    sll r12 r2 2
    add r27 r13 r12
    lw r12 r27 0
    sw r10 r29 0
    sw r6 r29 4
    sw r14 r29 8
    sw r2 r29 12
    sw r8 r29 16
    sw r3 r29 20
    sw r11 r29 24
    sw r5 r29 28
    sw r7 r29 32
    sw r4 r29 36
    sw r12 r29 40
    sw r9 r29 44
    sw r1 r29 48
    bne r1 r0 beq_else.160157
    j beq_cont.160158
beq_else.160157:
    lw r13 r9 0
    lwcZ f0 r12 0
    swcZ f0 r4 0
    lwcZ f0 r12 4
    swcZ f0 r4 4
    lwcZ f0 r12 8
    swcZ f0 r4 8
    lw r15 r7 0
    subi r15 r15 1
    sw r13 r29 52
    mv r2 r15
    mv r1 r12
    mv r25 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160159
    addi r2 r0 1
    j float_ble_cont.160160
float_ble_else.160159:
    or r2 r0 r0
float_ble_cont.160160:
    bne r2 r0 beq_else.160161
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.160162
beq_else.160161:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.160162:
    addi r4 r0 116
    lw r1 r29 52
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.160158:
    lw r1 r29 48
    addi r28 r0 1
    bne r1 r28 beq_else.160163
    j beq_cont.160164
beq_else.160163:
    lw r2 r29 44
    lw r3 r2 4
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160165
    addi r2 r0 1
    j float_ble_cont.160166
float_ble_else.160165:
    or r2 r0 r0
float_ble_cont.160166:
    bne r2 r0 beq_else.160167
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.160168
beq_else.160167:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.160168:
    addi r4 r0 116
    lw r1 r29 56
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.160164:
    lw r1 r29 48
    addi r28 r0 2
    bne r1 r28 beq_else.160169
    j beq_cont.160170
beq_else.160169:
    lw r2 r29 44
    lw r3 r2 8
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 60
    mv r2 r7
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 60
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160171
    addi r2 r0 1
    j float_ble_cont.160172
float_ble_else.160171:
    or r2 r0 r0
float_ble_cont.160172:
    bne r2 r0 beq_else.160173
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.160174
beq_else.160173:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160174:
    addi r4 r0 116
    lw r1 r29 60
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160170:
    lw r1 r29 48
    addi r28 r0 3
    bne r1 r28 beq_else.160175
    j beq_cont.160176
beq_else.160175:
    lw r2 r29 44
    lw r3 r2 12
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 64
    mv r2 r7
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160177
    addi r2 r0 1
    j float_ble_cont.160178
float_ble_else.160177:
    or r2 r0 r0
float_ble_cont.160178:
    bne r2 r0 beq_else.160179
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.160180
beq_else.160179:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160180:
    addi r4 r0 116
    lw r1 r29 64
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160176:
    lw r1 r29 48
    addi r28 r0 4
    bne r1 r28 beq_else.160181
    j beq_cont.160182
beq_else.160181:
    lw r1 r29 44
    lw r1 r1 16
    lw r2 r29 40
    lwcZ f0 r2 0
    lw r3 r29 36
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 32
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 28
    sw r1 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160183
    addi r2 r0 1
    j float_ble_cont.160184
float_ble_else.160183:
    or r2 r0 r0
float_ble_cont.160184:
    bne r2 r0 beq_else.160185
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.160186
beq_else.160185:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.160186:
    addi r4 r0 116
    lw r1 r29 68
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.160182:
    lw r1 r29 12
    sll r1 r1 2
    lw r2 r29 8
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 4
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 0
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
    jr r31
do_without_neighbors.2973:
    lw r3 r25 32
    lw r4 r25 28
    lw r5 r25 24
    lw r6 r25 20
    lw r7 r25 16
    lw r8 r25 12
    lw r9 r25 8
    lw r10 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160188
    lw r11 r1 8
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    slt r28 r11 r0
    bne r0 r28 beq_else.160189
    lw r11 r1 12
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    sw r25 r29 0
    sw r10 r29 4
    sw r4 r29 8
    sw r6 r29 12
    sw r3 r29 16
    sw r8 r29 20
    sw r9 r29 24
    sw r1 r29 28
    sw r2 r29 32
    bne r11 r0 beq_else.160190
    j beq_cont.160191
beq_else.160190:
    lw r11 r1 20
    lw r12 r1 28
    lw r13 r1 4
    lw r14 r1 16
    sll r15 r2 2
    add r27 r11 r15
    lw r11 r27 0
    lwcZ f0 r11 0
    swcZ f0 r9 0
    lwcZ f0 r11 4
    swcZ f0 r9 4
    lwcZ f0 r11 8
    swcZ f0 r9 8
    lw r11 r1 24
    lw r11 r11 0
    sll r15 r2 2
    add r27 r12 r15
    lw r12 r27 0
    sll r15 r2 2
    add r27 r13 r15
    lw r13 r27 0
    sw r14 r29 36
    sw r12 r29 40
    sw r7 r29 44
    sw r13 r29 48
    sw r5 r29 52
    sw r11 r29 56
    bne r11 r0 beq_else.160192
    j beq_cont.160193
beq_else.160192:
    lw r15 r8 0
    sw r15 r29 60
    mv r1 r13
    mv r25 r5
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r4 r0 118
    lw r1 r29 60
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160193:
    lw r1 r29 56
    addi r28 r0 1
    bne r1 r28 beq_else.160194
    j beq_cont.160195
beq_else.160194:
    lw r2 r29 20
    lw r3 r2 4
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 64
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r4 r0 118
    lw r1 r29 64
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160195:
    lw r1 r29 56
    addi r28 r0 2
    bne r1 r28 beq_else.160196
    j beq_cont.160197
beq_else.160196:
    lw r2 r29 20
    lw r3 r2 8
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 68
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 68
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.160197:
    lw r1 r29 56
    addi r28 r0 3
    bne r1 r28 beq_else.160198
    j beq_cont.160199
beq_else.160198:
    lw r2 r29 20
    lw r3 r2 12
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 72
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 72
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.160199:
    lw r1 r29 56
    addi r28 r0 4
    bne r1 r28 beq_else.160200
    j beq_cont.160201
beq_else.160200:
    lw r1 r29 20
    lw r2 r1 16
    lw r3 r29 48
    lw r25 r29 52
    sw r2 r29 76
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r4 r0 118
    lw r1 r29 76
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160201:
    lw r1 r29 32
    sll r2 r1 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160191:
    lw r1 r29 32
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.160202
    lw r2 r29 28
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160203
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.160204
    j beq_cont.160205
beq_else.160204:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 24
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 80
    sw r1 r29 84
    sw r5 r29 88
    sw r4 r29 92
    sw r3 r29 96
    bne r3 r0 beq_else.160206
    j beq_cont.160207
beq_else.160206:
    lw r8 r29 20
    lw r9 r8 0
    lw r25 r29 16
    mv r3 r5
    mv r2 r4
    mv r1 r9
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160207:
    lw r1 r29 96
    addi r28 r0 1
    bne r1 r28 beq_else.160208
    j beq_cont.160209
beq_else.160208:
    lw r2 r29 20
    lw r3 r2 4
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160209:
    lw r1 r29 96
    addi r28 r0 2
    bne r1 r28 beq_else.160210
    j beq_cont.160211
beq_else.160210:
    lw r2 r29 20
    lw r3 r2 8
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160211:
    lw r1 r29 96
    addi r28 r0 3
    bne r1 r28 beq_else.160212
    j beq_cont.160213
beq_else.160212:
    lw r2 r29 20
    lw r3 r2 12
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160213:
    lw r1 r29 96
    addi r28 r0 4
    bne r1 r28 beq_else.160214
    j beq_cont.160215
beq_else.160214:
    lw r1 r29 20
    lw r1 r1 16
    lw r2 r29 92
    lw r3 r29 88
    lw r25 r29 16
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160215:
    lw r1 r29 84
    sll r2 r1 2
    lw r3 r29 80
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160205:
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.160216
    lw r2 r29 28
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160217
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.160218
    j beq_cont.160219
beq_else.160218:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 24
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 8
    sw r6 r29 100
    sw r1 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 104
    sll r2 r1 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160219:
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160220
    lw r1 r29 28
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160221
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 108
    bne r3 r0 beq_else.160222
    j beq_cont.160223
beq_else.160222:
    lw r25 r29 4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160223:
    lw r1 r29 108
    addi r2 r1 1
    lw r1 r29 28
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160221:
    jr r31
ble_else.160220:
    jr r31
beq_else.160217:
    jr r31
ble_else.160216:
    jr r31
beq_else.160203:
    jr r31
ble_else.160202:
    jr r31
beq_else.160189:
    jr r31
ble_else.160188:
    jr r31
try_exploit_neighbors.2989:
    lw r7 r25 28
    lw r8 r25 24
    lw r9 r25 20
    lw r10 r25 16
    lw r11 r25 12
    lw r12 r25 8
    lw r13 r25 4
    sll r14 r1 2
    add r27 r4 r14
    lw r14 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160232
    lw r15 r14 8
    sll r16 r6 2
    add r27 r15 r16
    lw r15 r27 0
    slt r28 r15 r0
    bne r0 r28 beq_else.160233
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    sll r16 r6 2
    add r27 r15 r16
    lw r15 r27 0
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.160234
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.160236
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.160238
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.160240
    addi r15 r0 1
    j beq_cont.160241
beq_else.160240:
    or r15 r0 r0
beq_cont.160241:
    j beq_cont.160239
beq_else.160238:
    or r15 r0 r0
beq_cont.160239:
    j beq_cont.160237
beq_else.160236:
    or r15 r0 r0
beq_cont.160237:
    j beq_cont.160235
beq_else.160234:
    or r15 r0 r0
beq_cont.160235:
    bne r15 r0 beq_else.160242
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160243
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slt r28 r2 r0
    bne r0 r28 beq_else.160244
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r10 r29 0
    sw r13 r29 4
    sw r9 r29 8
    sw r8 r29 12
    sw r12 r29 16
    sw r1 r29 20
    sw r6 r29 24
    bne r2 r0 beq_else.160245
    j beq_cont.160246
beq_else.160245:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r14 r6 2
    add r27 r2 r14
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r1 24
    lw r2 r2 0
    sll r14 r6 2
    add r27 r3 r14
    lw r3 r27 0
    sll r14 r6 2
    add r27 r4 r14
    lw r4 r27 0
    sw r5 r29 28
    sw r4 r29 32
    sw r3 r29 36
    sw r7 r29 40
    sw r11 r29 44
    sw r2 r29 48
    bne r2 r0 beq_else.160247
    j beq_cont.160248
beq_else.160247:
    lw r14 r11 0
    mv r2 r3
    mv r1 r14
    mv r25 r7
    mv r3 r4
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.160248:
    lw r1 r29 48
    addi r28 r0 1
    bne r1 r28 beq_else.160249
    j beq_cont.160250
beq_else.160249:
    lw r2 r29 44
    lw r3 r2 4
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.160250:
    lw r1 r29 48
    addi r28 r0 2
    bne r1 r28 beq_else.160251
    j beq_cont.160252
beq_else.160251:
    lw r2 r29 44
    lw r3 r2 8
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.160252:
    lw r1 r29 48
    addi r28 r0 3
    bne r1 r28 beq_else.160253
    j beq_cont.160254
beq_else.160253:
    lw r2 r29 44
    lw r3 r2 12
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.160254:
    lw r1 r29 48
    addi r28 r0 4
    bne r1 r28 beq_else.160255
    j beq_cont.160256
beq_else.160255:
    lw r1 r29 44
    lw r1 r1 16
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.160256:
    lw r1 r29 24
    sll r2 r1 2
    lw r3 r29 28
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160246:
    lw r1 r29 24
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.160257
    lw r2 r29 20
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160258
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.160259
    j beq_cont.160260
beq_else.160259:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 16
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 12
    sw r6 r29 52
    sw r1 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160260:
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160261
    lw r1 r29 20
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160262
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 60
    bne r3 r0 beq_else.160263
    j beq_cont.160264
beq_else.160263:
    lw r25 r29 4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.160264:
    lw r1 r29 60
    addi r2 r1 1
    lw r1 r29 20
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160262:
    jr r31
ble_else.160261:
    jr r31
beq_else.160258:
    jr r31
ble_else.160257:
    jr r31
beq_else.160244:
    jr r31
ble_else.160243:
    jr r31
beq_else.160242:
    lw r7 r14 12
    sll r11 r6 2
    add r27 r7 r11
    lw r7 r27 0
    bne r7 r0 beq_else.160271
    j beq_cont.160272
beq_else.160271:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    sll r14 r1 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 20
    addi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r6 2
    add r27 r7 r17
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r15 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r16 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r11 r6 2
    add r27 r7 r11
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160272:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160273
    lw r11 r7 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    slt r28 r11 r0
    bne r0 r28 beq_else.160274
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    sll r14 r1 2
    add r27 r3 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.160275
    sll r14 r1 2
    add r27 r5 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.160277
    subi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.160279
    addi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.160281
    addi r11 r0 1
    j beq_cont.160282
beq_else.160281:
    or r11 r0 r0
beq_cont.160282:
    j beq_cont.160280
beq_else.160279:
    or r11 r0 r0
beq_cont.160280:
    j beq_cont.160278
beq_else.160277:
    or r11 r0 r0
beq_cont.160278:
    j beq_cont.160276
beq_else.160275:
    or r11 r0 r0
beq_cont.160276:
    bne r11 r0 beq_else.160283
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160284
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slt r28 r2 r0
    bne r0 r28 beq_else.160285
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r10 r29 0
    sw r13 r29 4
    sw r1 r29 64
    sw r6 r29 68
    bne r2 r0 beq_else.160286
    j beq_cont.160287
beq_else.160286:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r7 r6 2
    add r27 r2 r7
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r1 24
    lw r2 r2 0
    sll r7 r6 2
    add r27 r3 r7
    lw r3 r27 0
    sll r7 r6 2
    add r27 r4 r7
    lw r4 r27 0
    sw r12 r29 16
    sw r9 r29 8
    sw r5 r29 72
    mv r1 r2
    mv r25 r8
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    sll r2 r1 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160287:
    lw r1 r29 68
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160288
    lw r1 r29 64
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160289
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 76
    bne r3 r0 beq_else.160290
    j beq_cont.160291
beq_else.160290:
    lw r25 r29 4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160291:
    lw r1 r29 76
    addi r2 r1 1
    lw r1 r29 64
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160289:
    jr r31
ble_else.160288:
    jr r31
beq_else.160285:
    jr r31
ble_else.160284:
    jr r31
beq_else.160283:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    bne r7 r0 beq_else.160296
    j beq_cont.160297
beq_else.160296:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    addi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 20
    sll r15 r1 2
    add r27 r5 r15
    lw r15 r27 0
    lw r15 r15 20
    sll r16 r6 2
    add r27 r7 r16
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r15 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160297:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160298
    lw r8 r7 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    slt r28 r8 r0
    bne r0 r28 beq_else.160299
    sll r8 r1 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    sll r11 r1 2
    add r27 r3 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.160300
    sll r11 r1 2
    add r27 r5 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.160302
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.160304
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.160306
    addi r8 r0 1
    j beq_cont.160307
beq_else.160306:
    or r8 r0 r0
beq_cont.160307:
    j beq_cont.160305
beq_else.160304:
    or r8 r0 r0
beq_cont.160305:
    j beq_cont.160303
beq_else.160302:
    or r8 r0 r0
beq_cont.160303:
    j beq_cont.160301
beq_else.160300:
    or r8 r0 r0
beq_cont.160301:
    bne r8 r0 beq_else.160308
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160309
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slt r28 r2 r0
    bne r0 r28 beq_else.160310
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r1 r29 80
    sw r10 r29 0
    sw r6 r29 84
    bne r2 r0 beq_else.160311
    j beq_cont.160312
beq_else.160311:
    mv r2 r6
    mv r25 r13
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.160312:
    lw r1 r29 84
    addi r2 r1 1
    lw r1 r29 80
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160310:
    jr r31
ble_else.160309:
    jr r31
beq_else.160308:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    bne r7 r0 beq_else.160315
    j beq_cont.160316
beq_else.160315:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    addi r13 r1 1
    sll r13 r13 2
    add r27 r4 r13
    lw r13 r27 0
    lw r13 r13 20
    sll r14 r1 2
    add r27 r5 r14
    lw r14 r27 0
    lw r14 r14 20
    sll r15 r6 2
    add r27 r7 r15
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r13 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160316:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.160317
    lw r8 r7 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    slt r28 r8 r0
    bne r0 r28 beq_else.160318
    sll r8 r1 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    sll r11 r1 2
    add r27 r3 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.160319
    sll r11 r1 2
    add r27 r5 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.160321
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.160323
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.160325
    addi r8 r0 1
    j beq_cont.160326
beq_else.160325:
    or r8 r0 r0
beq_cont.160326:
    j beq_cont.160324
beq_else.160323:
    or r8 r0 r0
beq_cont.160324:
    j beq_cont.160322
beq_else.160321:
    or r8 r0 r0
beq_cont.160322:
    j beq_cont.160320
beq_else.160319:
    or r8 r0 r0
beq_cont.160320:
    bne r8 r0 beq_else.160327
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    mv r2 r6
    mv r25 r10
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160327:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    bne r7 r0 beq_else.160328
    j beq_cont.160329
beq_else.160328:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r10 r1 2
    add r27 r4 r10
    lw r10 r27 0
    lw r10 r10 20
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    sll r13 r1 2
    add r27 r5 r13
    lw r13 r27 0
    lw r13 r13 20
    sll r14 r6 2
    add r27 r7 r14
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r10 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r13 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160329:
    addi r6 r6 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160318:
    jr r31
ble_else.160317:
    jr r31
beq_else.160299:
    jr r31
ble_else.160298:
    jr r31
beq_else.160274:
    jr r31
ble_else.160273:
    jr r31
beq_else.160233:
    jr r31
ble_else.160232:
    jr r31
pretrace_diffuse_rays.3002:
    lw r3 r25 80
    lw r4 r25 76
    lw r5 r25 72
    lw r6 r25 68
    lw r7 r25 64
    lw r8 r25 60
    lw r9 r25 56
    lw r10 r25 52
    lw r11 r25 48
    lw r12 r25 44
    lw r13 r25 40
    lw r14 r25 36
    lw r15 r25 32
    lw r16 r25 28
    lw r17 r25 24
    lw r18 r25 20
    lw r19 r25 16
    lw r20 r25 12
    lw r21 r25 8
    lw r22 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160338
    lw r23 r1 8
    sll r24 r2 2
    add r27 r23 r24
    lw r23 r27 0
    slt r28 r23 r0
    bne r0 r28 beq_else.160339
    lw r23 r1 12
    sll r24 r2 2
    add r27 r23 r24
    lw r23 r27 0
    sw r25 r29 0
    sw r4 r29 4
    sw r10 r29 8
    sw r17 r29 12
    sw r5 r29 16
    sw r9 r29 20
    sw r14 r29 24
    sw r7 r29 28
    sw r21 r29 32
    sw r22 r29 36
    sw r2 r29 40
    bne r23 r0 beq_else.160340
    j beq_cont.160341
beq_else.160340:
    lw r23 r1 24
    lw r23 r23 0
    flui f0 0
    # 0.000000
    swcZ f0 r22 0
    swcZ f0 r22 4
    swcZ f0 r22 8
    lw r24 r1 28
    lw r25 r1 4
    sll r23 r23 2
    add r27 r21 r23
    lw r23 r27 0
    sll r4 r2 2
    add r27 r24 r4
    lw r4 r27 0
    sll r24 r2 2
    add r27 r25 r24
    lw r24 r27 0
    lwcZ f0 r24 0
    swcZ f0 r7 0
    lwcZ f0 r24 4
    swcZ f0 r7 4
    lwcZ f0 r24 8
    swcZ f0 r7 8
    lw r25 r14 0
    subi r25 r25 1
    sw r1 r29 44
    sw r24 r29 48
    sw r6 r29 52
    sw r15 r29 56
    sw r8 r29 60
    sw r11 r29 64
    sw r3 r29 68
    sw r19 r29 72
    sw r13 r29 76
    sw r18 r29 80
    sw r12 r29 84
    sw r20 r29 88
    sw r16 r29 92
    sw r4 r29 96
    sw r23 r29 100
    slt r28 r25 r0
    bne r0 r28 ble_else.160342
    sll r10 r25 2
    add r27 r12 r10
    lw r10 r27 0
    lw r14 r10 40
    lw r7 r10 4
    lwcZ f0 r24 0
    lw r21 r10 20
    lwcZ f1 r21 0
    fsub f0 f0 f1
    swcZ f0 r14 0
    lwcZ f0 r24 4
    lw r21 r10 20
    lwcZ f1 r21 4
    fsub f0 f0 f1
    swcZ f0 r14 4
    lwcZ f0 r24 8
    lw r21 r10 20
    lwcZ f1 r21 8
    fsub f0 f0 f1
    swcZ f0 r14 8
    addi r28 r0 2
    bne r7 r28 beq_else.160344
    lw r7 r10 16
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    lwcZ f3 r7 0
    fmul f0 f3 f0
    lwcZ f3 r7 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r14 12
    j beq_cont.160345
beq_else.160344:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.160346
    j ble_cont.160347
ble_else.160346:
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    fmul f3 f0 f0
    lw r21 r10 16
    lwcZ f4 r21 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r21 r10 16
    lwcZ f5 r21 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r21 r10 16
    lwcZ f5 r21 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r21 r10 12
    bne r21 r0 beq_else.160348
    fmv f0 f3
    j beq_cont.160349
beq_else.160348:
    fmul f4 f1 f2
    lw r21 r10 36
    lwcZ f5 r21 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r21 r10 36
    lwcZ f4 r21 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r10 r10 36
    lwcZ f1 r10 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.160349:
    addi r28 r0 3
    bne r7 r28 beq_else.160350
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.160351
beq_else.160350:
beq_cont.160351:
    swcZ f0 r14 12
ble_cont.160347:
beq_cont.160345:
    subi r7 r25 1
    mv r2 r7
    mv r1 r24
    mv r25 r9
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j ble_cont.160343
ble_else.160342:
ble_cont.160343:
    lw r1 r29 100
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160352
    addi r2 r0 1
    j float_ble_cont.160353
float_ble_else.160352:
    or r2 r0 r0
float_ble_cont.160353:
    bne r2 r0 beq_else.160354
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 92
    swcZ f0 r29 104
    sw r2 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.160356
    j beq_cont.160357
beq_else.160356:
    lw r1 r29 88
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 108
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.160358
    lw r3 r29 80
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 76
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160360
    flui f0 0
    # 0.000000
    j float_eq0_cont.160361
float_eq0.160360:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160362
    addi r2 r0 1
    j float_ble_cont.160363
float_ble_else.160362:
    or r2 r0 r0
float_ble_cont.160363:
    bne r2 r0 beq_else.160364
    flui f0 -16512
    # -1.000000
    j beq_cont.160365
beq_else.160364:
    flui f0 16256
    # 1.000000
beq_cont.160365:
float_eq0_cont.160361:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.160359
beq_else.160358:
    addi r28 r0 2
    bne r3 r28 beq_else.160366
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 76
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.160367
beq_else.160366:
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.160368
    lw r3 r29 76
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.160369
beq_else.160368:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 76
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.160369:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160370
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160371
float_ble_else.160370:
    flui f0 0
    # 0.000000
float_ble_cont.160371:
    fcz f0
    bc1f float_eq0.160372
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160373
float_eq0.160372:
    bne r4 r0 beq_else.160374
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160375
beq_else.160374:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160375:
float_eq0_cont.160373:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.160367:
beq_cont.160359:
    lw r2 r29 72
    lw r25 r29 68
    sw r1 r29 112
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 64
    lw r2 r1 0
    lw r25 r29 60
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    bne r1 r0 beq_else.160376
    lw r1 r29 76
    lwcZ f0 r1 0
    lw r2 r29 56
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160378
    addi r1 r0 1
    j float_ble_cont.160379
float_ble_else.160378:
    or r1 r0 r0
float_ble_cont.160379:
    bne r1 r0 beq_else.160380
    flui f0 0
    # 0.000000
    j beq_cont.160381
beq_else.160380:
beq_cont.160381:
    lwcZ f1 r29 104
    fmul f0 f1 f0
    lw r1 r29 112
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 36
    lwcZ f1 r1 0
    lw r2 r29 52
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.160377
beq_else.160376:
beq_cont.160377:
beq_cont.160357:
    j beq_cont.160355
beq_else.160354:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 92
    swcZ f0 r29 116
    sw r2 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.160382
    j beq_cont.160383
beq_else.160382:
    lw r1 r29 88
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 120
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.160384
    lw r3 r29 80
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 76
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.160386
    flui f0 0
    # 0.000000
    j float_eq0_cont.160387
float_eq0.160386:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160388
    addi r2 r0 1
    j float_ble_cont.160389
float_ble_else.160388:
    or r2 r0 r0
float_ble_cont.160389:
    bne r2 r0 beq_else.160390
    flui f0 -16512
    # -1.000000
    j beq_cont.160391
beq_else.160390:
    flui f0 16256
    # 1.000000
beq_cont.160391:
float_eq0_cont.160387:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.160385
beq_else.160384:
    addi r28 r0 2
    bne r3 r28 beq_else.160392
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 76
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.160393
beq_else.160392:
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.160394
    lw r3 r29 76
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.160395
beq_else.160394:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 76
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.160395:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160396
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.160397
float_ble_else.160396:
    flui f0 0
    # 0.000000
float_ble_cont.160397:
    fcz f0
    bc1f float_eq0.160398
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160399
float_eq0.160398:
    bne r4 r0 beq_else.160400
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.160401
beq_else.160400:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.160401:
float_eq0_cont.160399:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.160393:
beq_cont.160385:
    lw r2 r29 72
    lw r25 r29 68
    sw r1 r29 124
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 64
    lw r2 r1 0
    lw r25 r29 60
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    bne r1 r0 beq_else.160402
    lw r1 r29 76
    lwcZ f0 r1 0
    lw r2 r29 56
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.160404
    addi r1 r0 1
    j float_ble_cont.160405
float_ble_else.160404:
    or r1 r0 r0
float_ble_cont.160405:
    bne r1 r0 beq_else.160406
    flui f0 0
    # 0.000000
    j beq_cont.160407
beq_else.160406:
beq_cont.160407:
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lw r1 r29 124
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 36
    lwcZ f1 r1 0
    lw r2 r29 52
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.160403
beq_else.160402:
beq_cont.160403:
beq_cont.160383:
beq_cont.160355:
    lw r1 r29 100
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160408
    addi r2 r0 1
    j float_ble_cont.160409
float_ble_else.160408:
    or r2 r0 r0
float_ble_cont.160409:
    bne r2 r0 beq_else.160410
    lw r2 r1 464
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.160411
beq_else.160410:
    lw r2 r1 468
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.160411:
    addi r4 r0 114
    lw r1 r29 100
    lw r2 r29 96
    lw r3 r29 48
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 40
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.160341:
    lw r2 r29 40
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160412
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160413
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 128
    bne r3 r0 beq_else.160414
    j beq_cont.160415
beq_else.160414:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lwcZ f0 r6 0
    lw r8 r29 28
    swcZ f0 r8 0
    lwcZ f0 r6 4
    swcZ f0 r8 4
    lwcZ f0 r6 8
    swcZ f0 r8 8
    lw r8 r29 24
    lw r8 r8 0
    subi r8 r8 1
    lw r25 r29 20
    sw r1 r29 44
    sw r6 r29 132
    sw r5 r29 136
    sw r3 r29 140
    mv r2 r8
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 136
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160416
    addi r2 r0 1
    j float_ble_cont.160417
float_ble_else.160416:
    or r2 r0 r0
float_ble_cont.160417:
    bne r2 r0 beq_else.160418
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.160419
beq_else.160418:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.160419:
    addi r4 r0 116
    lw r1 r29 140
    lw r2 r29 136
    lw r3 r29 132
    lw r25 r29 12
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 128
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.160415:
    lw r2 r29 128
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160420
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160421
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 144
    bne r3 r0 beq_else.160422
    j beq_cont.160423
beq_else.160422:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lw r25 r29 8
    sw r1 r29 44
    sw r6 r29 148
    sw r5 r29 152
    sw r3 r29 156
    mv r1 r6
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r4 r0 118
    lw r1 r29 156
    lw r2 r29 152
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 144
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.160423:
    lw r2 r29 144
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.160424
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 beq_else.160425
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 160
    bne r3 r0 beq_else.160426
    j beq_cont.160427
beq_else.160426:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r7 r2 2
    add r27 r5 r7
    lw r5 r27 0
    sll r7 r2 2
    add r27 r6 r7
    lw r6 r27 0
    lw r25 r29 4
    sw r1 r29 44
    mv r2 r5
    mv r1 r3
    mv r3 r6
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 160
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.160427:
    lw r2 r29 160
    addi r2 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160425:
    jr r31
ble_else.160424:
    jr r31
beq_else.160421:
    jr r31
ble_else.160420:
    jr r31
beq_else.160413:
    jr r31
ble_else.160412:
    jr r31
beq_else.160339:
    jr r31
ble_else.160338:
    jr r31
pretrace_pixels.3005:
    lw r4 r25 180
    lw r5 r25 176
    lw r6 r25 172
    lw r7 r25 168
    lw r8 r25 164
    lw r9 r25 160
    lw r10 r25 156
    lw r11 r25 152
    lw r12 r25 148
    lw r13 r25 144
    lw r14 r25 140
    lw r15 r25 136
    lw r16 r25 132
    lw r17 r25 128
    lw r18 r25 124
    lw r19 r25 120
    lw r20 r25 116
    lw r21 r25 112
    lw r22 r25 108
    lw r23 r25 104
    lw r24 r25 100
    sw r11 r29 0
    lw r11 r25 96
    sw r11 r29 4
    lw r11 r25 92
    sw r12 r29 8
    lw r12 r25 88
    sw r3 r29 12
    lw r3 r25 84
    sw r8 r29 16
    lw r8 r25 80
    sw r7 r29 20
    lw r7 r25 76
    sw r9 r29 24
    lw r9 r25 72
    sw r9 r29 28
    lw r9 r25 68
    sw r8 r29 32
    lw r8 r25 64
    sw r24 r29 36
    lw r24 r25 60
    sw r15 r29 40
    lw r15 r25 56
    sw r15 r29 44
    lw r15 r25 52
    sw r15 r29 48
    lw r15 r25 48
    sw r21 r29 52
    lw r21 r25 44
    sw r21 r29 56
    lw r21 r25 40
    sw r21 r29 60
    lw r21 r25 36
    sw r21 r29 64
    lw r21 r25 32
    sw r15 r29 68
    lw r15 r25 28
    sw r17 r29 72
    lw r17 r25 24
    sw r22 r29 76
    lw r22 r25 20
    sw r23 r29 80
    lw r23 r25 16
    sw r23 r29 84
    lw r23 r25 12
    sw r23 r29 88
    lw r23 r25 8
    sw r25 r29 92
    lw r25 r25 4
    slt r28 r2 r0
    bne r0 r28 beq_else.160436
    lwcZ f3 r12 0
    sw r22 r29 96
    lw r22 r22 0
    sub r22 r2 r22
    itof f4 r22
    fmul f3 f3 f4
    lwcZ f4 r11 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    swcZ f4 r7 0
    lwcZ f4 r11 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r7 4
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f3 f2
    swcZ f3 r7 8
    lwcZ f3 r7 0
    fmul f3 f3 f3
    lwcZ f4 r7 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.160437
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.160438
float_ble_else.160437:
    flui f3 0
    # 0.000000
float_ble_cont.160438:
    fcz f3
    bc1f float_eq0.160439
    flui f3 16256
    # 1.000000
    j float_eq0_cont.160440
float_eq0.160439:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.160440:
    lwcZ f4 r7 0
    fmul f4 f4 f3
    swcZ f4 r7 0
    lwcZ f4 r7 4
    fmul f4 f4 f3
    swcZ f4 r7 4
    lwcZ f4 r7 8
    fmul f3 f4 f3
    swcZ f3 r7 8
    flui f3 0
    # 0.000000
    swcZ f3 r3 0
    swcZ f3 r3 4
    swcZ f3 r3 8
    lwcZ f3 r4 0
    swcZ f3 r16 0
    lwcZ f3 r4 4
    swcZ f3 r16 4
    lwcZ f3 r4 8
    swcZ f3 r16 8
    sll r22 r2 2
    add r27 r1 r22
    lw r22 r27 0
    sw r4 r29 100
    lw r4 r22 8
    flui f3 20078
    # 1000000000.000000
    fori f3 f3 27432
    swcZ f3 r13 0
    sw r11 r29 104
    lw r11 r9 0
    sw r12 r29 108
    lw r12 r11 0
    sw r1 r29 112
    lw r1 r12 0
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    sw r2 r29 128
    sw r3 r29 132
    sw r25 r29 136
    sw r18 r29 140
    sw r5 r29 144
    sw r23 r29 148
    sw r9 r29 152
    sw r14 r29 156
    sw r22 r29 160
    sw r6 r29 164
    sw r16 r29 168
    sw r15 r29 172
    sw r7 r29 176
    sw r24 r29 180
    sw r21 r29 184
    sw r8 r29 188
    sw r17 r29 192
    sw r4 r29 196
    sw r13 r29 200
    addi r28 r0 -1
    bne r1 r28 beq_else.160441
    j beq_cont.160442
beq_else.160441:
    sw r11 r29 204
    sw r10 r29 208
    addi r28 r0 99
    bne r1 r28 beq_else.160443
    addi r1 r0 1
    mv r3 r7
    mv r2 r12
    mv r25 r20
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.160444
beq_else.160443:
    sw r12 r29 212
    sw r20 r29 216
    mv r3 r16
    mv r2 r7
    mv r25 r19
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.160445
    j beq_cont.160446
beq_else.160445:
    lw r1 r29 140
    lwcZ f0 r1 0
    lw r2 r29 200
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.160447
    addi r3 r0 1
    lw r4 r29 212
    lw r5 r29 176
    lw r25 r29 216
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j float_ble_cont.160448
float_ble_else.160447:
float_ble_cont.160448:
beq_cont.160446:
beq_cont.160444:
    addi r1 r0 1
    lw r2 r29 204
    lw r3 r29 176
    lw r25 r29 208
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.160442:
    lw r1 r29 200
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.160449
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.160451
    addi r2 r0 1
    j float_ble_cont.160452
float_ble_else.160451:
    or r2 r0 r0
float_ble_cont.160452:
    j float_ble_cont.160450
float_ble_else.160449:
    or r2 r0 r0
float_ble_cont.160450:
    bne r2 r0 beq_else.160453
    addi r1 r0 -1
    lw r2 r29 196
    sw r1 r2 0
    j beq_cont.160454
beq_else.160453:
    lw r2 r29 192
    lw r3 r2 0
    sll r4 r3 2
    lw r5 r29 188
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 8
    lw r7 r4 28
    lwcZ f0 r7 0
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.160455
    lw r7 r29 184
    lw r8 r7 0
    flui f1 0
    # 0.000000
    lw r9 r29 180
    swcZ f1 r9 0
    swcZ f1 r9 4
    swcZ f1 r9 8
    subi r10 r8 1
    subi r8 r8 1
    sll r8 r8 2
    lw r11 r29 176
    add r27 r11 r8
    lwcZ f1 r27 0
    fcz f1
    bc1f float_eq0.160457
    flui f1 0
    # 0.000000
    j float_eq0_cont.160458
float_eq0.160457:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.160459
    addi r8 r0 1
    j float_ble_cont.160460
float_ble_else.160459:
    or r8 r0 r0
float_ble_cont.160460:
    bne r8 r0 beq_else.160461
    flui f1 -16512
    # -1.000000
    j beq_cont.160462
beq_else.160461:
    flui f1 16256
    # 1.000000
beq_cont.160462:
float_eq0_cont.160458:
    fneg f1 f1
    sll r8 r10 2
    add r27 r9 r8
    swcZ f1 r27 0
    j beq_cont.160456
beq_else.160455:
    addi r28 r0 2
    bne r7 r28 beq_else.160463
    lw r7 r4 16
    lwcZ f1 r7 0
    fneg f1 f1
    lw r7 r29 180
    swcZ f1 r7 0
    lw r8 r4 16
    lwcZ f1 r8 4
    fneg f1 f1
    swcZ f1 r7 4
    lw r8 r4 16
    lwcZ f1 r8 8
    fneg f1 f1
    swcZ f1 r7 8
    j beq_cont.160464
beq_else.160463:
    lw r7 r29 172
    lwcZ f1 r7 0
    lw r8 r4 20
    lwcZ f2 r8 0
    fsub f1 f1 f2
    lwcZ f2 r7 4
    lw r8 r4 20
    lwcZ f3 r8 4
    fsub f2 f2 f3
    lwcZ f3 r7 8
    lw r8 r4 20
    lwcZ f4 r8 8
    fsub f3 f3 f4
    lw r8 r4 16
    lwcZ f4 r8 0
    fmul f4 f1 f4
    lw r8 r4 16
    lwcZ f5 r8 4
    fmul f5 f2 f5
    lw r8 r4 16
    lwcZ f6 r8 8
    fmul f6 f3 f6
    lw r8 r4 12
    bne r8 r0 beq_else.160465
    lw r8 r29 180
    swcZ f4 r8 0
    swcZ f5 r8 4
    swcZ f6 r8 8
    j beq_cont.160466
beq_else.160465:
    lw r8 r4 36
    lwcZ f7 r8 8
    fmul f7 f2 f7
    lw r8 r4 36
    lwcZ f8 r8 4
    fmul f8 f3 f8
    fadd f7 f7 f8
    flui f8 16128
    # 0.500000
    fmul f7 f7 f8
    fadd f4 f4 f7
    lw r8 r29 180
    swcZ f4 r8 0
    lw r9 r4 36
    lwcZ f4 r9 8
    fmul f4 f1 f4
    lw r9 r4 36
    lwcZ f7 r9 0
    fmul f3 f3 f7
    fadd f3 f4 f3
    flui f4 16128
    # 0.500000
    fmul f3 f3 f4
    fadd f3 f5 f3
    swcZ f3 r8 4
    lw r9 r4 36
    lwcZ f3 r9 4
    fmul f1 f1 f3
    lw r9 r4 36
    lwcZ f3 r9 0
    fmul f2 f2 f3
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fadd f1 f6 f1
    swcZ f1 r8 8
beq_cont.160466:
    lw r9 r4 24
    lwcZ f1 r8 0
    fmul f1 f1 f1
    lwcZ f2 r8 4
    fmul f2 f2 f2
    fadd f1 f1 f2
    lwcZ f2 r8 8
    fmul f2 f2 f2
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.160467
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.160468
float_ble_else.160467:
    flui f1 0
    # 0.000000
float_ble_cont.160468:
    fcz f1
    bc1f float_eq0.160469
    flui f1 16256
    # 1.000000
    j float_eq0_cont.160470
float_eq0.160469:
    bne r9 r0 beq_else.160471
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    j beq_cont.160472
beq_else.160471:
    flui f2 -16512
    # -1.000000
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
beq_cont.160472:
float_eq0_cont.160470:
    lwcZ f2 r8 0
    fmul f2 f2 f1
    swcZ f2 r8 0
    lwcZ f2 r8 4
    fmul f2 f2 f1
    swcZ f2 r8 4
    lwcZ f2 r8 8
    fmul f1 f2 f1
    swcZ f1 r8 8
beq_cont.160464:
beq_cont.160456:
    lw r7 r29 172
    lwcZ f1 r7 0
    lw r8 r29 168
    swcZ f1 r8 0
    lwcZ f1 r7 4
    swcZ f1 r8 4
    lwcZ f1 r7 8
    swcZ f1 r8 8
    lw r25 r29 164
    sw r6 r29 220
    swcZ f0 r29 224
    sw r4 r29 228
    sw r3 r29 232
    mv r2 r7
    mv r1 r4
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 232
    sll r1 r1 2
    lw r2 r29 184
    lw r3 r2 0
    add r1 r1 r3
    lw r3 r29 196
    sw r1 r3 0
    lw r1 r29 160
    lw r4 r1 4
    lw r4 r4 0
    lw r5 r29 172
    lwcZ f0 r5 0
    swcZ f0 r4 0
    lwcZ f0 r5 4
    swcZ f0 r4 4
    lwcZ f0 r5 8
    swcZ f0 r4 8
    lw r4 r1 12
    lw r6 r29 228
    lw r7 r6 28
    lwcZ f0 r7 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.160473
    sw r0 r4 0
    j float_ble_cont.160474
float_ble_else.160473:
    addi r7 r0 1
    sw r7 r4 0
    lw r4 r1 16
    lw r7 r4 0
    lw r8 r29 156
    lwcZ f0 r8 0
    swcZ f0 r7 0
    lwcZ f0 r8 4
    swcZ f0 r7 4
    lwcZ f0 r8 8
    swcZ f0 r7 8
    lw r4 r4 0
    flui f0 15232
    # 0.003906
    lwcZ f1 r29 224
    fmul f0 f0 f1
    lwcZ f2 r4 0
    fmul f2 f2 f0
    swcZ f2 r4 0
    lwcZ f2 r4 4
    fmul f2 f2 f0
    swcZ f2 r4 4
    lwcZ f2 r4 8
    fmul f0 f2 f0
    swcZ f0 r4 8
    lw r4 r1 28
    lw r4 r4 0
    lw r7 r29 180
    lwcZ f0 r7 0
    swcZ f0 r4 0
    lwcZ f0 r7 4
    swcZ f0 r4 4
    lwcZ f0 r7 8
    swcZ f0 r4 8
float_ble_cont.160474:
    flui f0 -16384
    # -2.000000
    lw r4 r29 176
    lwcZ f1 r4 0
    lw r7 r29 180
    lwcZ f2 r7 0
    fmul f1 f1 f2
    lwcZ f2 r4 4
    lwcZ f3 r7 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r4 8
    lwcZ f3 r7 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r4 0
    lwcZ f2 r7 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r7 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 4
    lwcZ f1 r4 8
    lwcZ f2 r7 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r4 8
    lw r8 r6 28
    lwcZ f0 r8 4
    lw r8 r29 152
    lw r9 r8 0
    lw r10 r9 0
    lw r11 r10 0
    swcZ f0 r29 236
    addi r28 r0 -1
    bne r11 r28 beq_else.160475
    or r1 r0 r0
    j beq_cont.160476
beq_else.160475:
    sw r10 r29 240
    sw r9 r29 244
    addi r28 r0 99
    bne r11 r28 beq_else.160477
    addi r1 r0 1
    j beq_cont.160478
beq_else.160477:
    sll r12 r11 2
    lw r13 r29 188
    add r27 r13 r12
    lw r12 r27 0
    lwcZ f1 r5 0
    lw r14 r12 20
    lwcZ f2 r14 0
    fsub f1 f1 f2
    lwcZ f2 r5 4
    lw r14 r12 20
    lwcZ f3 r14 4
    fsub f2 f2 f3
    lwcZ f3 r5 8
    lw r14 r12 20
    lwcZ f4 r14 8
    fsub f3 f3 f4
    sll r11 r11 2
    lw r14 r29 148
    add r27 r14 r11
    lw r11 r27 0
    lw r14 r12 4
    addi r28 r0 1
    bne r14 r28 beq_else.160479
    lwcZ f4 r11 0
    fsub f4 f4 f1
    lwcZ f5 r11 4
    fmul f4 f4 f5
    lw r14 r29 144
    lwcZ f5 r14 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.160481
    fneg f5 f5
    j float_ble_cont.160482
float_ble_else.160481:
float_ble_cont.160482:
    lw r15 r12 16
    lwcZ f6 r15 4
    fclt f5 f6
    bc1f float_ble_else.160483
    lwcZ f5 r14 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.160485
    fneg f5 f5
    j float_ble_cont.160486
float_ble_else.160485:
float_ble_cont.160486:
    lw r15 r12 16
    lwcZ f6 r15 8
    fclt f5 f6
    bc1f float_ble_else.160487
    lwcZ f5 r11 4
    fcz f5
    bc1f float_eq0.160489
    or r15 r0 r0
    j float_eq0_cont.160490
float_eq0.160489:
    addi r15 r0 1
float_eq0_cont.160490:
    j float_ble_cont.160488
float_ble_else.160487:
    or r15 r0 r0
float_ble_cont.160488:
    j float_ble_cont.160484
float_ble_else.160483:
    or r15 r0 r0
float_ble_cont.160484:
    bne r15 r0 beq_else.160491
    lwcZ f4 r11 8
    fsub f4 f4 f2
    lwcZ f5 r11 12
    fmul f4 f4 f5
    lwcZ f5 r14 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.160493
    fneg f5 f5
    j float_ble_cont.160494
float_ble_else.160493:
float_ble_cont.160494:
    lw r15 r12 16
    lwcZ f6 r15 0
    fclt f5 f6
    bc1f float_ble_else.160495
    lwcZ f5 r14 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.160497
    fneg f5 f5
    j float_ble_cont.160498
float_ble_else.160497:
float_ble_cont.160498:
    lw r15 r12 16
    lwcZ f6 r15 8
    fclt f5 f6
    bc1f float_ble_else.160499
    lwcZ f5 r11 12
    fcz f5
    bc1f float_eq0.160501
    or r15 r0 r0
    j float_eq0_cont.160502
float_eq0.160501:
    addi r15 r0 1
float_eq0_cont.160502:
    j float_ble_cont.160500
float_ble_else.160499:
    or r15 r0 r0
float_ble_cont.160500:
    j float_ble_cont.160496
float_ble_else.160495:
    or r15 r0 r0
float_ble_cont.160496:
    bne r15 r0 beq_else.160503
    lwcZ f4 r11 16
    fsub f3 f4 f3
    lwcZ f4 r11 20
    fmul f3 f3 f4
    lwcZ f4 r14 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.160505
    fneg f1 f1
    j float_ble_cont.160506
float_ble_else.160505:
float_ble_cont.160506:
    lw r15 r12 16
    lwcZ f4 r15 0
    fclt f1 f4
    bc1f float_ble_else.160507
    lwcZ f1 r14 4
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.160509
    fneg f1 f1
    j float_ble_cont.160510
float_ble_else.160509:
float_ble_cont.160510:
    lw r12 r12 16
    lwcZ f2 r12 4
    fclt f1 f2
    bc1f float_ble_else.160511
    lwcZ f1 r11 20
    fcz f1
    bc1f float_eq0.160513
    or r11 r0 r0
    j float_eq0_cont.160514
float_eq0.160513:
    addi r11 r0 1
float_eq0_cont.160514:
    j float_ble_cont.160512
float_ble_else.160511:
    or r11 r0 r0
float_ble_cont.160512:
    j float_ble_cont.160508
float_ble_else.160507:
    or r11 r0 r0
float_ble_cont.160508:
    bne r11 r0 beq_else.160515
    or r11 r0 r0
    j beq_cont.160516
beq_else.160515:
    lw r11 r29 140
    swcZ f3 r11 0
    addi r11 r0 3
beq_cont.160516:
    j beq_cont.160504
beq_else.160503:
    lw r11 r29 140
    swcZ f4 r11 0
    addi r11 r0 2
beq_cont.160504:
    j beq_cont.160492
beq_else.160491:
    lw r11 r29 140
    swcZ f4 r11 0
    addi r11 r0 1
beq_cont.160492:
    j beq_cont.160480
beq_else.160479:
    addi r28 r0 2
    bne r14 r28 beq_else.160517
    lwcZ f4 r11 0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.160519
    addi r12 r0 1
    j float_ble_cont.160520
float_ble_else.160519:
    or r12 r0 r0
float_ble_cont.160520:
    bne r12 r0 beq_else.160521
    or r11 r0 r0
    j beq_cont.160522
beq_else.160521:
    lwcZ f4 r11 4
    fmul f1 f4 f1
    lwcZ f4 r11 8
    fmul f2 f4 f2
    fadd f1 f1 f2
    lwcZ f2 r11 12
    fmul f2 f2 f3
    fadd f1 f1 f2
    lw r11 r29 140
    swcZ f1 r11 0
    addi r11 r0 1
beq_cont.160522:
    j beq_cont.160518
beq_else.160517:
    lwcZ f4 r11 0
    fcz f4
    bc1f float_eq0.160523
    or r11 r0 r0
    j float_eq0_cont.160524
float_eq0.160523:
    lwcZ f5 r11 4
    fmul f5 f5 f1
    lwcZ f6 r11 8
    fmul f6 f6 f2
    fadd f5 f5 f6
    lwcZ f6 r11 12
    fmul f6 f6 f3
    fadd f5 f5 f6
    fmul f6 f1 f1
    lw r14 r12 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f2 f2
    lw r14 r12 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f3 f3
    lw r14 r12 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r12 12
    bne r14 r0 beq_else.160525
    fmv f1 f6
    j beq_cont.160526
beq_else.160525:
    fmul f7 f2 f3
    lw r14 r12 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f3 f3 f1
    lw r14 r12 36
    lwcZ f7 r14 4
    fmul f3 f3 f7
    fadd f3 f6 f3
    fmul f1 f1 f2
    lw r14 r12 36
    lwcZ f2 r14 8
    fmul f1 f1 f2
    fadd f1 f3 f1
beq_cont.160526:
    lw r14 r12 4
    addi r28 r0 3
    bne r14 r28 beq_else.160527
    flui f2 16256
    # 1.000000
    fsub f1 f1 f2
    j beq_cont.160528
beq_else.160527:
beq_cont.160528:
    fmul f2 f5 f5
    fmul f1 f4 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.160529
    addi r14 r0 1
    j float_ble_cont.160530
float_ble_else.160529:
    or r14 r0 r0
float_ble_cont.160530:
    bne r14 r0 beq_else.160531
    or r11 r0 r0
    j beq_cont.160532
beq_else.160531:
    lw r12 r12 24
    bne r12 r0 beq_else.160533
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.160535
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f4
    fsub f7 f6 f7
    fmul f4 f4 f7
    fmul f2 f2 f4
    fsub f2 f6 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f2 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.160536
float_ble_else.160535:
    flui f1 0
    # 0.000000
float_ble_cont.160536:
    fsub f1 f5 f1
    lwcZ f2 r11 16
    fmul f1 f1 f2
    lw r11 r29 140
    swcZ f1 r11 0
    j beq_cont.160534
beq_else.160533:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.160537
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f4
    fsub f7 f6 f7
    fmul f4 f4 f7
    fmul f2 f2 f4
    fsub f2 f6 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f2 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.160538
float_ble_else.160537:
    flui f1 0
    # 0.000000
float_ble_cont.160538:
    fadd f1 f5 f1
    lwcZ f2 r11 16
    fmul f1 f1 f2
    lw r11 r29 140
    swcZ f1 r11 0
beq_cont.160534:
    addi r11 r0 1
beq_cont.160532:
float_eq0_cont.160524:
beq_cont.160518:
beq_cont.160480:
    bne r11 r0 beq_else.160539
    or r1 r0 r0
    j beq_cont.160540
beq_else.160539:
    lw r11 r29 140
    lwcZ f1 r11 0
    flui f2 -16948
    # -0.100000
    fori f2 f2 -13107
    fclt f1 f2
    bc1f float_ble_else.160541
    lw r12 r10 4
    addi r28 r0 -1
    bne r12 r28 beq_else.160543
    or r1 r0 r0
    j beq_cont.160544
beq_else.160543:
    sll r12 r12 2
    lw r14 r29 136
    add r27 r14 r12
    lw r12 r27 0
    lw r25 r29 80
    mv r2 r12
    mv r1 r0
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.160545
    addi r1 r0 2
    lw r2 r29 240
    lw r25 r29 76
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.160546
beq_else.160545:
    addi r1 r0 1
beq_cont.160546:
beq_cont.160544:
    bne r1 r0 beq_else.160547
    or r1 r0 r0
    j beq_cont.160548
beq_else.160547:
    addi r1 r0 1
beq_cont.160548:
    j float_ble_cont.160542
float_ble_else.160541:
    or r1 r0 r0
float_ble_cont.160542:
beq_cont.160540:
beq_cont.160478:
    bne r1 r0 beq_else.160549
    lw r2 r29 244
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.160551
    or r1 r0 r0
    j beq_cont.160552
beq_else.160551:
    sw r1 r29 248
    addi r28 r0 99
    bne r3 r28 beq_else.160553
    addi r1 r0 1
    j beq_cont.160554
beq_else.160553:
    lw r4 r29 68
    lw r5 r29 172
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.160555
    or r1 r0 r0
    j beq_cont.160556
beq_else.160555:
    lw r1 r29 140
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.160557
    addi r2 r0 1
    lw r3 r29 248
    lw r25 r29 76
    mv r1 r2
    mv r2 r3
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.160559
    or r1 r0 r0
    j beq_cont.160560
beq_else.160559:
    addi r1 r0 1
beq_cont.160560:
    j float_ble_cont.160558
float_ble_else.160557:
    or r1 r0 r0
float_ble_cont.160558:
beq_cont.160556:
beq_cont.160554:
    bne r1 r0 beq_else.160561
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 52
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.160562
beq_else.160561:
    addi r1 r0 1
    lw r2 r29 248
    lw r25 r29 76
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.160563
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 52
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.160564
beq_else.160563:
    addi r1 r0 1
beq_cont.160564:
beq_cont.160562:
beq_cont.160552:
    j beq_cont.160550
beq_else.160549:
    lw r1 r29 240
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.160565
    or r1 r0 r0
    j beq_cont.160566
beq_else.160565:
    sll r2 r2 2
    lw r3 r29 136
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 80
    mv r1 r0
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    bne r1 r0 beq_else.160567
    addi r1 r0 2
    lw r2 r29 240
    lw r25 r29 76
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.160568
beq_else.160567:
    addi r1 r0 1
beq_cont.160568:
beq_cont.160566:
    bne r1 r0 beq_else.160569
    lw r2 r29 244
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.160571
    or r1 r0 r0
    j beq_cont.160572
beq_else.160571:
    sw r1 r29 252
    addi r28 r0 99
    bne r3 r28 beq_else.160573
    addi r1 r0 1
    j beq_cont.160574
beq_else.160573:
    lw r4 r29 68
    lw r5 r29 172
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.160575
    or r1 r0 r0
    j beq_cont.160576
beq_else.160575:
    lw r1 r29 140
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.160577
    addi r2 r0 1
    lw r3 r29 252
    lw r25 r29 76
    mv r1 r2
    mv r2 r3
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.160579
    or r1 r0 r0
    j beq_cont.160580
beq_else.160579:
    addi r1 r0 1
beq_cont.160580:
    j float_ble_cont.160578
float_ble_else.160577:
    or r1 r0 r0
float_ble_cont.160578:
beq_cont.160576:
beq_cont.160574:
    bne r1 r0 beq_else.160581
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 52
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.160582
beq_else.160581:
    addi r1 r0 1
    lw r2 r29 252
    lw r25 r29 76
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    bne r1 r0 beq_else.160583
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 52
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.160584
beq_else.160583:
    addi r1 r0 1
beq_cont.160584:
beq_cont.160582:
beq_cont.160572:
    j beq_cont.160570
beq_else.160569:
    addi r1 r0 1
beq_cont.160570:
beq_cont.160550:
beq_cont.160476:
    bne r1 r0 beq_else.160585
    lw r1 r29 180
    lwcZ f0 r1 0
    lw r2 r29 56
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 224
    fmul f0 f0 f1
    lw r3 r29 176
    lwcZ f2 r3 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r3 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.160587
    addi r2 r0 1
    j float_ble_cont.160588
float_ble_else.160587:
    or r2 r0 r0
float_ble_cont.160588:
    bne r2 r0 beq_else.160589
    j beq_cont.160590
beq_else.160589:
    lw r2 r29 132
    lwcZ f3 r2 0
    lw r4 r29 156
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 0
    lwcZ f3 r2 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 4
    lwcZ f3 r2 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.160590:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.160591
    addi r2 r0 1
    j float_ble_cont.160592
float_ble_else.160591:
    or r2 r0 r0
float_ble_cont.160592:
    bne r2 r0 beq_else.160593
    j beq_cont.160594
beq_else.160593:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 236
    fmul f0 f0 f2
    lw r2 r29 132
    lwcZ f3 r2 0
    fadd f3 f3 f0
    swcZ f3 r2 0
    lwcZ f3 r2 4
    fadd f3 f3 f0
    swcZ f3 r2 4
    lwcZ f3 r2 8
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.160594:
    j beq_cont.160586
beq_else.160585:
beq_cont.160586:
    lw r1 r29 172
    lwcZ f0 r1 0
    lw r2 r29 40
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 48
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.160595
    sll r5 r4 2
    lw r6 r29 188
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.160597
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.160598
beq_else.160597:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.160599
    j ble_cont.160600
ble_else.160599:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    bne r8 r0 beq_else.160601
    fmv f0 f3
    j beq_cont.160602
beq_else.160601:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.160602:
    addi r28 r0 3
    bne r7 r28 beq_else.160603
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.160604
beq_else.160603:
beq_cont.160604:
    swcZ f0 r6 12
ble_cont.160600:
beq_cont.160598:
    subi r4 r4 1
    lw r25 r29 36
    mv r2 r4
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j ble_cont.160596
ble_else.160595:
ble_cont.160596:
    lw r1 r29 44
    lw r1 r1 0
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.160605
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 200
    swcZ f0 r5 0
    lw r6 r29 152
    lw r7 r6 0
    lw r25 r29 24
    sw r1 r29 256
    sw r4 r29 260
    sw r2 r29 264
    mv r3 r4
    mv r2 r7
    mv r1 r0
    sw r31 r29 268
    addi r29 r29 272
    lw r26 r25 0
    jalr r26
    subi r29 r29 272
    lw r31 r29 268
    lw r1 r29 200
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.160607
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.160609
    addi r2 r0 1
    j float_ble_cont.160610
float_ble_else.160609:
    or r2 r0 r0
float_ble_cont.160610:
    j float_ble_cont.160608
float_ble_else.160607:
    or r2 r0 r0
float_ble_cont.160608:
    bne r2 r0 beq_else.160611
    j beq_cont.160612
beq_else.160611:
    lw r2 r29 192
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 184
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 264
    lw r6 r5 0
    bne r3 r6 beq_else.160613
    lw r3 r29 152
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.160615
    or r1 r0 r0
    j beq_cont.160616
beq_else.160615:
    sw r7 r29 268
    sw r6 r29 272
    addi r28 r0 99
    bne r8 r28 beq_else.160617
    addi r1 r0 1
    j beq_cont.160618
beq_else.160617:
    lw r9 r29 68
    lw r10 r29 172
    lw r25 r29 72
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    bne r1 r0 beq_else.160619
    or r1 r0 r0
    j beq_cont.160620
beq_else.160619:
    lw r1 r29 140
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.160621
    addi r1 r0 1
    lw r2 r29 268
    lw r25 r29 76
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    bne r1 r0 beq_else.160623
    or r1 r0 r0
    j beq_cont.160624
beq_else.160623:
    addi r1 r0 1
beq_cont.160624:
    j float_ble_cont.160622
float_ble_else.160621:
    or r1 r0 r0
float_ble_cont.160622:
beq_cont.160620:
beq_cont.160618:
    bne r1 r0 beq_else.160625
    addi r1 r0 1
    lw r2 r29 272
    lw r25 r29 52
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.160626
beq_else.160625:
    addi r1 r0 1
    lw r2 r29 268
    lw r25 r29 76
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    bne r1 r0 beq_else.160627
    addi r1 r0 1
    lw r2 r29 272
    lw r25 r29 52
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.160628
beq_else.160627:
    addi r1 r0 1
beq_cont.160628:
beq_cont.160626:
beq_cont.160616:
    bne r1 r0 beq_else.160629
    lw r1 r29 260
    lw r2 r1 0
    lw r3 r29 180
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 264
    lwcZ f1 r2 8
    lwcZ f2 r29 224
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 176
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.160631
    addi r1 r0 1
    j float_ble_cont.160632
float_ble_else.160631:
    or r1 r0 r0
float_ble_cont.160632:
    bne r1 r0 beq_else.160633
    j beq_cont.160634
beq_else.160633:
    lw r1 r29 132
    lwcZ f3 r1 0
    lw r4 r29 156
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.160634:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160635
    addi r1 r0 1
    j float_ble_cont.160636
float_ble_else.160635:
    or r1 r0 r0
float_ble_cont.160636:
    bne r1 r0 beq_else.160637
    j beq_cont.160638
beq_else.160637:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 236
    fmul f0 f0 f1
    lw r1 r29 132
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.160638:
    j beq_cont.160630
beq_else.160629:
beq_cont.160630:
    j beq_cont.160614
beq_else.160613:
beq_cont.160614:
beq_cont.160612:
    lw r1 r29 256
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.160639
    sll r2 r1 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    lw r25 r29 60
    sw r1 r29 276
    sw r3 r29 280
    sw r2 r29 284
    mv r1 r3
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.160641
    j beq_cont.160642
beq_else.160641:
    lw r1 r29 192
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 184
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 284
    lw r3 r2 0
    bne r1 r3 beq_else.160643
    lw r1 r29 152
    lw r1 r1 0
    lw r25 r29 52
    mv r2 r1
    mv r1 r0
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    bne r1 r0 beq_else.160645
    lw r1 r29 280
    lw r2 r1 0
    lw r3 r29 180
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 284
    lwcZ f1 r2 8
    lwcZ f2 r29 224
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 176
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.160647
    addi r1 r0 1
    j float_ble_cont.160648
float_ble_else.160647:
    or r1 r0 r0
float_ble_cont.160648:
    bne r1 r0 beq_else.160649
    j beq_cont.160650
beq_else.160649:
    lw r1 r29 132
    lwcZ f3 r1 0
    lw r3 r29 156
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.160650:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160651
    addi r1 r0 1
    j float_ble_cont.160652
float_ble_else.160651:
    or r1 r0 r0
float_ble_cont.160652:
    bne r1 r0 beq_else.160653
    j beq_cont.160654
beq_else.160653:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 236
    fmul f0 f0 f1
    lw r1 r29 132
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.160654:
    j beq_cont.160646
beq_else.160645:
beq_cont.160646:
    j beq_cont.160644
beq_else.160643:
beq_cont.160644:
beq_cont.160642:
    lw r1 r29 276
    subi r1 r1 1
    lwcZ f0 r29 224
    lwcZ f1 r29 236
    lw r2 r29 176
    lw r25 r29 20
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j ble_cont.160640
ble_else.160639:
ble_cont.160640:
    j ble_cont.160606
ble_else.160605:
ble_cont.160606:
    addi r1 r0 -1
    lw r2 r29 196
    sw r1 r2 4
    lw r1 r29 220
    addi r28 r0 2
    bne r1 r28 beq_else.160655
    flui f0 16256
    # 1.000000
    lw r1 r29 228
    lw r1 r1 28
    lwcZ f1 r1 0
    fsub f0 f0 f1
    addi r1 r0 1
    lw r2 r29 200
    lwcZ f1 r2 0
    lw r2 r29 176
    lw r3 r29 160
    lw r25 r29 16
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.160656
beq_else.160655:
beq_cont.160656:
beq_cont.160454:
    lw r1 r29 128
    sll r2 r1 2
    lw r3 r29 112
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 132
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 12
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.160657
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 288
    bne r6 r0 beq_else.160659
    j beq_cont.160660
beq_else.160659:
    lw r6 r2 24
    lw r6 r6 0
    flui f0 0
    # 0.000000
    lw r7 r29 88
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    lw r8 r2 28
    lw r9 r2 4
    sll r6 r6 2
    lw r10 r29 84
    add r27 r10 r6
    lw r6 r27 0
    lw r8 r8 0
    lw r9 r9 0
    lwcZ f0 r9 0
    lw r11 r29 40
    swcZ f0 r11 0
    lwcZ f0 r9 4
    swcZ f0 r11 4
    lwcZ f0 r9 8
    swcZ f0 r11 8
    lw r11 r29 48
    lw r11 r11 0
    subi r11 r11 1
    lw r25 r29 36
    sw r9 r29 292
    sw r8 r29 296
    sw r6 r29 300
    mv r2 r11
    mv r1 r9
    sw r31 r29 308
    addi r29 r29 312
    lw r26 r25 0
    jalr r26
    subi r29 r29 312
    lw r31 r29 308
    lw r1 r29 300
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 296
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.160661
    addi r2 r0 1
    j float_ble_cont.160662
float_ble_else.160661:
    or r2 r0 r0
float_ble_cont.160662:
    bne r2 r0 beq_else.160663
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 308
    addi r29 r29 312
    lw r26 r25 0
    jalr r26
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.160664
beq_else.160663:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 308
    addi r29 r29 312
    lw r26 r25 0
    jalr r26
    subi r29 r29 312
    lw r31 r29 308
beq_cont.160664:
    addi r4 r0 116
    lw r1 r29 300
    lw r2 r29 296
    lw r3 r29 292
    lw r25 r29 64
    sw r31 r29 308
    addi r29 r29 312
    lw r26 r25 0
    jalr r26
    subi r29 r29 312
    lw r31 r29 308
    lw r1 r29 288
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 88
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160660:
    lw r1 r29 288
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.160665
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.160667
    j beq_cont.160668
beq_else.160667:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 88
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 84
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 4
    sw r5 r29 304
    sw r4 r29 308
    sw r2 r29 312
    mv r1 r5
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    addi r4 r0 118
    lw r1 r29 312
    lw r2 r29 308
    lw r3 r29 304
    lw r25 r29 64
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    lw r1 r29 288
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 88
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160668:
    lw r2 r1 8
    lw r2 r2 8
    slt r28 r2 r0
    bne r0 r28 ble_else.160669
    lw r2 r1 12
    lw r2 r2 8
    bne r2 r0 beq_else.160671
    j beq_cont.160672
beq_else.160671:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 88
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 84
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 8
    lw r5 r5 8
    lw r25 r29 0
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    lw r1 r29 288
    lw r2 r1 20
    lw r2 r2 8
    lw r3 r29 88
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160672:
    addi r2 r0 3
    lw r25 r29 28
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j ble_cont.160670
ble_else.160669:
ble_cont.160670:
    j ble_cont.160666
ble_else.160665:
ble_cont.160666:
    j ble_cont.160658
ble_else.160657:
ble_cont.160658:
    lw r1 r29 128
    subi r1 r1 1
    lw r2 r29 12
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.160673
    subi r2 r2 5
    j bge_cont.160674
bge_else.160673:
bge_cont.160674:
    slt r28 r1 r0
    bne r0 r28 beq_else.160675
    lw r3 r29 108
    lwcZ f0 r3 0
    lw r3 r29 96
    lw r3 r3 0
    sub r3 r1 r3
    itof f1 r3
    fmul f0 f0 f1
    lw r3 r29 104
    lwcZ f1 r3 0
    fmul f1 f0 f1
    lwcZ f2 r29 124
    fadd f1 f1 f2
    lw r4 r29 176
    swcZ f1 r4 0
    lwcZ f1 r3 4
    fmul f1 f0 f1
    lwcZ f3 r29 120
    fadd f1 f1 f3
    swcZ f1 r4 4
    lwcZ f1 r3 8
    fmul f0 f0 f1
    lwcZ f1 r29 116
    fadd f0 f0 f1
    swcZ f0 r4 8
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f4 r4 4
    fmul f4 f4 f4
    fadd f0 f0 f4
    lwcZ f4 r4 8
    fmul f4 f4 f4
    fadd f0 f0 f4
    flui f4 0
    # 0.000000
    fclt f4 f0
    bc1f float_ble_else.160676
    sqrt_init f4 f0
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f0 f5 f0
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f0 f0 f4
    j float_ble_cont.160677
float_ble_else.160676:
    flui f0 0
    # 0.000000
float_ble_cont.160677:
    fcz f0
    bc1f float_eq0.160678
    flui f0 16256
    # 1.000000
    j float_eq0_cont.160679
float_eq0.160678:
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
float_eq0_cont.160679:
    lwcZ f4 r4 0
    fmul f4 f4 f0
    swcZ f4 r4 0
    lwcZ f4 r4 4
    fmul f4 f4 f0
    swcZ f4 r4 4
    lwcZ f4 r4 8
    fmul f0 f4 f0
    swcZ f0 r4 8
    flui f0 0
    # 0.000000
    lw r3 r29 132
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r5 r29 100
    lwcZ f0 r5 0
    lw r6 r29 168
    swcZ f0 r6 0
    lwcZ f0 r5 4
    swcZ f0 r6 4
    lwcZ f0 r5 8
    swcZ f0 r6 8
    flui f0 16256
    # 1.000000
    sll r5 r1 2
    lw r6 r29 112
    add r27 r6 r5
    lw r5 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 16
    sw r2 r29 316
    sw r1 r29 320
    mv r3 r5
    mv r2 r4
    mv r1 r0
    fmv  f1 f4
    sw r31 r29 324
    addi r29 r29 328
    lw r26 r25 0
    jalr r26
    subi r29 r29 328
    lw r31 r29 324
    lw r1 r29 320
    sll r2 r1 2
    lw r3 r29 112
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 132
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 316
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r5 r2 8
    lw r5 r5 0
    slt r28 r5 r0
    bne r0 r28 ble_else.160680
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 324
    bne r5 r0 beq_else.160682
    j beq_cont.160683
beq_else.160682:
    lw r5 r2 24
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 88
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    lw r7 r2 28
    lw r8 r2 4
    sll r5 r5 2
    lw r9 r29 84
    add r27 r9 r5
    lw r5 r27 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 4
    sw r8 r29 328
    sw r7 r29 332
    sw r5 r29 336
    mv r1 r8
    sw r31 r29 340
    addi r29 r29 344
    lw r26 r25 0
    jalr r26
    subi r29 r29 344
    lw r31 r29 340
    addi r4 r0 118
    lw r1 r29 336
    lw r2 r29 332
    lw r3 r29 328
    lw r25 r29 64
    sw r31 r29 340
    addi r29 r29 344
    lw r26 r25 0
    jalr r26
    subi r29 r29 344
    lw r31 r29 340
    lw r1 r29 324
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 88
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160683:
    lw r1 r29 324
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.160684
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.160686
    j beq_cont.160687
beq_else.160686:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 88
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 84
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 0
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 340
    addi r29 r29 344
    lw r26 r25 0
    jalr r26
    subi r29 r29 344
    lw r31 r29 340
    lw r1 r29 324
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 88
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160687:
    addi r2 r0 2
    lw r25 r29 28
    sw r31 r29 340
    addi r29 r29 344
    lw r26 r25 0
    jalr r26
    subi r29 r29 344
    lw r31 r29 340
    j ble_cont.160685
ble_else.160684:
ble_cont.160685:
    j ble_cont.160681
ble_else.160680:
ble_cont.160681:
    lw r1 r29 320
    subi r2 r1 1
    lw r1 r29 316
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.160688
    subi r3 r1 5
    j bge_cont.160689
bge_else.160688:
    or r3 r1 r0
bge_cont.160689:
    lwcZ f0 r29 124
    lwcZ f1 r29 120
    lwcZ f2 r29 116
    lw r1 r29 112
    lw r25 r29 92
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160675:
    jr r31
beq_else.160436:
    jr r31
pretrace_line.3012:
    lw r4 r25 72
    lw r5 r25 68
    lw r6 r25 64
    lw r7 r25 60
    lw r8 r25 56
    lw r9 r25 52
    lw r10 r25 48
    lw r11 r25 44
    lw r12 r25 40
    lw r13 r25 36
    lw r14 r25 32
    lw r15 r25 28
    lw r16 r25 24
    lw r17 r25 20
    lw r18 r25 16
    lw r19 r25 12
    lw r20 r25 8
    lw r21 r25 4
    lwcZ f0 r12 0
    lw r22 r19 4
    sub r2 r2 r22
    itof f1 r2
    fmul f0 f0 f1
    lwcZ f1 r10 0
    fmul f1 f0 f1
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r10 4
    fmul f2 f0 f2
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r10 8
    fmul f0 f0 f3
    lwcZ f3 r9 8
    fadd f0 f0 f3
    lw r2 r18 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 beq_else.160692
    lwcZ f3 r12 0
    lw r9 r19 0
    sub r9 r2 r9
    itof f4 r9
    fmul f3 f3 f4
    lwcZ f4 r11 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r14 0
    lwcZ f4 r11 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r14 4
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r14 8
    lwcZ f3 r14 0
    fmul f3 f3 f3
    lwcZ f4 r14 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r14 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.160693
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.160694
float_ble_else.160693:
    flui f3 0
    # 0.000000
float_ble_cont.160694:
    fcz f3
    bc1f float_eq0.160695
    flui f3 16256
    # 1.000000
    j float_eq0_cont.160696
float_eq0.160695:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.160696:
    lwcZ f4 r14 0
    fmul f4 f4 f3
    swcZ f4 r14 0
    lwcZ f4 r14 4
    fmul f4 f4 f3
    swcZ f4 r14 4
    lwcZ f4 r14 8
    fmul f3 f4 f3
    swcZ f3 r14 8
    flui f3 0
    # 0.000000
    swcZ f3 r13 0
    swcZ f3 r13 4
    swcZ f3 r13 8
    lwcZ f3 r4 0
    swcZ f3 r7 0
    lwcZ f3 r4 4
    swcZ f3 r7 4
    lwcZ f3 r4 8
    swcZ f3 r7 8
    flui f3 16256
    # 1.000000
    sll r4 r2 2
    add r27 r1 r4
    lw r4 r27 0
    flui f4 0
    # 0.000000
    swcZ f0 r29 0
    swcZ f2 r29 4
    swcZ f1 r29 8
    sw r15 r29 12
    sw r16 r29 16
    sw r6 r29 20
    sw r17 r29 24
    sw r8 r29 28
    sw r20 r29 32
    sw r21 r29 36
    sw r3 r29 40
    sw r13 r29 44
    sw r1 r29 48
    sw r2 r29 52
    mv r3 r4
    mv r2 r14
    mv r1 r0
    mv r25 r5
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 44
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 40
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r5 r2 8
    lw r5 r5 0
    slt r28 r5 r0
    bne r0 r28 ble_else.160697
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 56
    bne r5 r0 beq_else.160699
    j beq_cont.160700
beq_else.160699:
    lw r5 r2 24
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 36
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    lw r7 r2 28
    lw r8 r2 4
    sll r5 r5 2
    lw r9 r29 32
    add r27 r9 r5
    lw r5 r27 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 28
    sw r8 r29 60
    sw r7 r29 64
    sw r5 r29 68
    mv r1 r8
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 68
    lw r2 r29 64
    lw r3 r29 60
    lw r25 r29 24
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 56
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 36
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160700:
    lw r1 r29 56
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.160701
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.160703
    j beq_cont.160704
beq_else.160703:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 36
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 32
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 20
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 56
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 36
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.160704:
    addi r2 r0 2
    lw r25 r29 16
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j ble_cont.160702
ble_else.160701:
ble_cont.160702:
    j ble_cont.160698
ble_else.160697:
ble_cont.160698:
    lw r1 r29 52
    subi r2 r1 1
    lw r1 r29 40
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.160705
    subi r3 r1 5
    j bge_cont.160706
bge_else.160705:
    or r3 r1 r0
bge_cont.160706:
    lwcZ f0 r29 8
    lwcZ f1 r29 4
    lwcZ f2 r29 0
    lw r1 r29 48
    lw r25 r29 12
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.160692:
    jr r31
scan_pixel.3016:
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    lw r15 r10 0
    slt r28 r1 r15
    bne r0 r28 beq_else.160708
    jr r31
beq_else.160708:
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 0
    lwcZ f0 r15 0
    swcZ f0 r9 0
    lwcZ f0 r15 4
    swcZ f0 r9 4
    lwcZ f0 r15 8
    swcZ f0 r9 8
    lw r15 r10 4
    addi r16 r2 1
    slt r28 r16 r15
    bne r0 r28 ble_else.160710
    or r15 r0 r0
    j ble_cont.160711
ble_else.160710:
    slt r28 r0 r2
    bne r0 r28 ble_else.160712
    or r15 r0 r0
    j ble_cont.160713
ble_else.160712:
    lw r15 r10 0
    addi r16 r1 1
    slt r28 r16 r15
    bne r0 r28 ble_else.160714
    or r15 r0 r0
    j ble_cont.160715
ble_else.160714:
    slt r28 r0 r1
    bne r0 r28 ble_else.160716
    or r15 r0 r0
    j ble_cont.160717
ble_else.160716:
    addi r15 r0 1
ble_cont.160717:
ble_cont.160715:
ble_cont.160713:
ble_cont.160711:
    sw r25 r29 0
    sw r6 r29 4
    sw r5 r29 8
    sw r3 r29 12
    sw r11 r29 16
    sw r14 r29 20
    sw r8 r29 24
    sw r13 r29 28
    sw r2 r29 32
    sw r4 r29 36
    sw r10 r29 40
    sw r1 r29 44
    sw r9 r29 48
    bne r15 r0 beq_else.160718
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r16 r15 8
    lw r16 r16 0
    slt r28 r16 r0
    bne r0 r28 ble_else.160720
    lw r16 r15 12
    lw r16 r16 0
    sw r15 r29 52
    bne r16 r0 beq_else.160722
    j beq_cont.160723
beq_else.160722:
    lw r16 r15 20
    lw r17 r15 28
    lw r18 r15 4
    lw r19 r15 16
    lw r16 r16 0
    lwcZ f0 r16 0
    swcZ f0 r13 0
    lwcZ f0 r16 4
    swcZ f0 r13 4
    lwcZ f0 r16 8
    swcZ f0 r13 8
    lw r16 r15 24
    lw r16 r16 0
    lw r17 r17 0
    lw r18 r18 0
    sw r19 r29 56
    sw r18 r29 60
    sw r17 r29 64
    sw r7 r29 68
    sw r12 r29 72
    sw r16 r29 76
    bne r16 r0 beq_else.160724
    j beq_cont.160725
beq_else.160724:
    lw r20 r12 0
    mv r3 r18
    mv r2 r17
    mv r1 r20
    mv r25 r7
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160725:
    lw r1 r29 76
    addi r28 r0 1
    bne r1 r28 beq_else.160726
    j beq_cont.160727
beq_else.160726:
    lw r2 r29 72
    lw r3 r2 4
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160727:
    lw r1 r29 76
    addi r28 r0 2
    bne r1 r28 beq_else.160728
    j beq_cont.160729
beq_else.160728:
    lw r2 r29 72
    lw r3 r2 8
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160729:
    lw r1 r29 76
    addi r28 r0 3
    bne r1 r28 beq_else.160730
    j beq_cont.160731
beq_else.160730:
    lw r2 r29 72
    lw r3 r2 12
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160731:
    lw r1 r29 76
    addi r28 r0 4
    bne r1 r28 beq_else.160732
    j beq_cont.160733
beq_else.160732:
    lw r1 r29 72
    lw r1 r1 16
    lw r2 r29 64
    lw r3 r29 60
    lw r25 r29 68
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160733:
    lw r1 r29 56
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.160723:
    lw r1 r29 52
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.160734
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.160736
    j beq_cont.160737
beq_else.160736:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 28
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    lw r25 r29 24
    sw r5 r29 80
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r1 r1 4
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.160737:
    addi r2 r0 2
    lw r1 r29 52
    lw r3 r1 8
    lw r3 r3 8
    slt r28 r3 r0
    bne r0 r28 ble_else.160738
    lw r3 r1 12
    lw r3 r3 8
    bne r3 r0 beq_else.160740
    j beq_cont.160741
beq_else.160740:
    lw r25 r29 20
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.160741:
    addi r2 r0 3
    lw r1 r29 52
    lw r25 r29 16
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j ble_cont.160739
ble_else.160738:
ble_cont.160739:
    j ble_cont.160735
ble_else.160734:
ble_cont.160735:
    j ble_cont.160721
ble_else.160720:
ble_cont.160721:
    j beq_cont.160719
beq_else.160718:
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r12 r7 8
    lw r12 r12 0
    slt r28 r12 r0
    bne r0 r28 ble_else.160742
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 8
    lw r12 r12 0
    sll r15 r1 2
    add r27 r3 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.160744
    sll r15 r1 2
    add r27 r5 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.160746
    subi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.160748
    addi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.160750
    addi r12 r0 1
    j beq_cont.160751
beq_else.160750:
    or r12 r0 r0
beq_cont.160751:
    j beq_cont.160749
beq_else.160748:
    or r12 r0 r0
beq_cont.160749:
    j beq_cont.160747
beq_else.160746:
    or r12 r0 r0
beq_cont.160747:
    j beq_cont.160745
beq_else.160744:
    or r12 r0 r0
beq_cont.160745:
    bne r12 r0 beq_else.160752
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r12 r7 8
    lw r12 r12 0
    slt r28 r12 r0
    bne r0 r28 ble_else.160754
    lw r12 r7 12
    lw r12 r12 0
    sw r7 r29 84
    bne r12 r0 beq_else.160756
    j beq_cont.160757
beq_else.160756:
    lw r12 r7 20
    lw r15 r7 28
    lw r16 r7 4
    lw r17 r7 16
    lw r12 r12 0
    lwcZ f0 r12 0
    swcZ f0 r13 0
    lwcZ f0 r12 4
    swcZ f0 r13 4
    lwcZ f0 r12 8
    swcZ f0 r13 8
    lw r12 r7 24
    lw r12 r12 0
    lw r15 r15 0
    lw r16 r16 0
    sw r17 r29 88
    mv r3 r16
    mv r2 r15
    mv r1 r12
    mv r25 r8
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.160757:
    addi r2 r0 1
    lw r1 r29 84
    lw r3 r1 8
    lw r3 r3 4
    slt r28 r3 r0
    bne r0 r28 ble_else.160758
    lw r3 r1 12
    lw r3 r3 4
    bne r3 r0 beq_else.160760
    j beq_cont.160761
beq_else.160760:
    lw r25 r29 20
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.160761:
    addi r2 r0 2
    lw r1 r29 84
    lw r25 r29 16
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j ble_cont.160759
ble_else.160758:
ble_cont.160759:
    j ble_cont.160755
ble_else.160754:
ble_cont.160755:
    j beq_cont.160753
beq_else.160752:
    lw r7 r7 12
    lw r7 r7 0
    bne r7 r0 beq_else.160762
    j beq_cont.160763
beq_else.160762:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 0
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160763:
    addi r7 r0 1
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 4
    slt r28 r15 r0
    bne r0 r28 ble_else.160764
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 4
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.160766
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.160768
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.160770
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.160772
    addi r15 r0 1
    j beq_cont.160773
beq_else.160772:
    or r15 r0 r0
beq_cont.160773:
    j beq_cont.160771
beq_else.160770:
    or r15 r0 r0
beq_cont.160771:
    j beq_cont.160769
beq_else.160768:
    or r15 r0 r0
beq_cont.160769:
    j beq_cont.160767
beq_else.160766:
    or r15 r0 r0
beq_cont.160767:
    bne r15 r0 beq_else.160774
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 4
    slt r28 r15 r0
    bne r0 r28 ble_else.160776
    lw r15 r12 12
    lw r15 r15 4
    sw r12 r29 92
    bne r15 r0 beq_else.160778
    j beq_cont.160779
beq_else.160778:
    mv r2 r7
    mv r1 r12
    mv r25 r14
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160779:
    addi r2 r0 2
    lw r1 r29 92
    lw r25 r29 16
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j ble_cont.160777
ble_else.160776:
ble_cont.160777:
    j beq_cont.160775
beq_else.160774:
    lw r7 r12 12
    lw r7 r7 4
    bne r7 r0 beq_else.160780
    j beq_cont.160781
beq_else.160780:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 4
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 4
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160781:
    addi r7 r0 2
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 8
    slt r28 r15 r0
    bne r0 r28 ble_else.160782
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 8
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.160784
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.160786
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.160788
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.160790
    addi r15 r0 1
    j beq_cont.160791
beq_else.160790:
    or r15 r0 r0
beq_cont.160791:
    j beq_cont.160789
beq_else.160788:
    or r15 r0 r0
beq_cont.160789:
    j beq_cont.160787
beq_else.160786:
    or r15 r0 r0
beq_cont.160787:
    j beq_cont.160785
beq_else.160784:
    or r15 r0 r0
beq_cont.160785:
    bne r15 r0 beq_else.160792
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    mv r2 r7
    mv r1 r12
    mv r25 r11
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.160793
beq_else.160792:
    lw r7 r12 12
    lw r7 r7 8
    bne r7 r0 beq_else.160794
    j beq_cont.160795
beq_else.160794:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 8
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 8
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.160795:
    addi r7 r0 3
    mv r25 r6
    mv r6 r7
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.160793:
    j ble_cont.160783
ble_else.160782:
ble_cont.160783:
beq_cont.160775:
    j ble_cont.160765
ble_else.160764:
ble_cont.160765:
beq_cont.160753:
    j ble_cont.160743
ble_else.160742:
ble_cont.160743:
beq_cont.160719:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160796
    slt r28 r2 r0
    bne r0 r28 ble_else.160798
    j ble_cont.160799
ble_else.160798:
    or r2 r0 r0
ble_cont.160799:
    j ble_cont.160797
ble_else.160796:
    addi r2 r0 255
ble_cont.160797:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160800
    slt r28 r2 r0
    bne r0 r28 ble_else.160802
    j ble_cont.160803
ble_else.160802:
    or r2 r0 r0
ble_cont.160803:
    j ble_cont.160801
ble_else.160800:
    addi r2 r0 255
ble_cont.160801:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160804
    slt r28 r2 r0
    bne r0 r28 ble_else.160806
    j ble_cont.160807
ble_else.160806:
    or r2 r0 r0
ble_cont.160807:
    j ble_cont.160805
ble_else.160804:
    addi r2 r0 255
ble_cont.160805:
    out r2 0
    lw r2 r29 44
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.160808
    jr r31
beq_else.160808:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.160810
    or r4 r0 r0
    j ble_cont.160811
ble_else.160810:
    slt r28 r0 r6
    bne r0 r28 ble_else.160812
    or r4 r0 r0
    j ble_cont.160813
ble_else.160812:
    lw r4 r3 0
    addi r7 r2 1
    slt r28 r7 r4
    bne r0 r28 ble_else.160814
    or r4 r0 r0
    j ble_cont.160815
ble_else.160814:
    slt r28 r0 r2
    bne r0 r28 ble_else.160816
    or r4 r0 r0
    j ble_cont.160817
ble_else.160816:
    addi r4 r0 1
ble_cont.160817:
ble_cont.160815:
ble_cont.160813:
ble_cont.160811:
    sw r2 r29 96
    bne r4 r0 beq_else.160818
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.160820
    lw r7 r4 12
    lw r7 r7 0
    sw r4 r29 100
    bne r7 r0 beq_else.160822
    j beq_cont.160823
beq_else.160822:
    lw r7 r4 20
    lw r8 r4 28
    lw r9 r4 4
    lw r10 r4 16
    lw r7 r7 0
    lwcZ f0 r7 0
    lw r11 r29 28
    swcZ f0 r11 0
    lwcZ f0 r7 4
    swcZ f0 r11 4
    lwcZ f0 r7 8
    swcZ f0 r11 8
    lw r7 r4 24
    lw r7 r7 0
    lw r8 r8 0
    lw r9 r9 0
    lw r25 r29 24
    sw r10 r29 104
    mv r3 r9
    mv r2 r8
    mv r1 r7
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 104
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.160823:
    addi r2 r0 1
    lw r1 r29 100
    lw r3 r1 8
    lw r3 r3 4
    slt r28 r3 r0
    bne r0 r28 ble_else.160824
    lw r3 r1 12
    lw r3 r3 4
    bne r3 r0 beq_else.160826
    j beq_cont.160827
beq_else.160826:
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.160827:
    addi r2 r0 2
    lw r1 r29 100
    lw r25 r29 16
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j ble_cont.160825
ble_else.160824:
ble_cont.160825:
    j ble_cont.160821
ble_else.160820:
ble_cont.160821:
    j beq_cont.160819
beq_else.160818:
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.160828
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 8
    lw r7 r7 0
    sll r8 r2 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160830
    sll r8 r2 2
    lw r10 r29 8
    add r27 r10 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160832
    subi r8 r2 1
    sll r8 r8 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160834
    addi r8 r2 1
    sll r8 r8 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160836
    addi r7 r0 1
    j beq_cont.160837
beq_else.160836:
    or r7 r0 r0
beq_cont.160837:
    j beq_cont.160835
beq_else.160834:
    or r7 r0 r0
beq_cont.160835:
    j beq_cont.160833
beq_else.160832:
    or r7 r0 r0
beq_cont.160833:
    j beq_cont.160831
beq_else.160830:
    or r7 r0 r0
beq_cont.160831:
    bne r7 r0 beq_else.160838
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.160840
    lw r7 r4 12
    lw r7 r7 0
    sw r4 r29 108
    bne r7 r0 beq_else.160842
    j beq_cont.160843
beq_else.160842:
    lw r25 r29 20
    mv r2 r0
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160843:
    addi r2 r0 1
    lw r1 r29 108
    lw r25 r29 16
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j ble_cont.160841
ble_else.160840:
ble_cont.160841:
    j beq_cont.160839
beq_else.160838:
    lw r4 r4 12
    lw r4 r4 0
    bne r4 r0 beq_else.160844
    j beq_cont.160845
beq_else.160844:
    sll r4 r2 2
    add r27 r9 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r10 r2 1
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 0
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 0
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.160845:
    addi r4 r0 1
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r8 r7 8
    lw r8 r8 4
    slt r28 r8 r0
    bne r0 r28 ble_else.160846
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 4
    sll r10 r2 2
    add r27 r9 r10
    lw r10 r27 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160848
    sll r10 r2 2
    lw r11 r29 8
    add r27 r11 r10
    lw r10 r27 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160850
    subi r10 r2 1
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160852
    addi r10 r2 1
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160854
    addi r8 r0 1
    j beq_cont.160855
beq_else.160854:
    or r8 r0 r0
beq_cont.160855:
    j beq_cont.160853
beq_else.160852:
    or r8 r0 r0
beq_cont.160853:
    j beq_cont.160851
beq_else.160850:
    or r8 r0 r0
beq_cont.160851:
    j beq_cont.160849
beq_else.160848:
    or r8 r0 r0
beq_cont.160849:
    bne r8 r0 beq_else.160856
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r25 r29 16
    mv r2 r4
    mv r1 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.160857
beq_else.160856:
    lw r4 r7 12
    lw r4 r4 4
    bne r4 r0 beq_else.160858
    j beq_cont.160859
beq_else.160858:
    sll r4 r2 2
    add r27 r9 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r10 r2 1
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 4
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r10 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 4
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.160859:
    addi r4 r0 2
    lw r7 r29 8
    lw r25 r29 4
    mv r3 r9
    mv r1 r2
    mv r2 r6
    mv r6 r4
    mv r4 r5
    mv r5 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160857:
    j ble_cont.160847
ble_else.160846:
ble_cont.160847:
beq_cont.160839:
    j ble_cont.160829
ble_else.160828:
ble_cont.160829:
beq_cont.160819:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160860
    slt r28 r2 r0
    bne r0 r28 ble_else.160862
    j ble_cont.160863
ble_else.160862:
    or r2 r0 r0
ble_cont.160863:
    j ble_cont.160861
ble_else.160860:
    addi r2 r0 255
ble_cont.160861:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160864
    slt r28 r2 r0
    bne r0 r28 ble_else.160866
    j ble_cont.160867
ble_else.160866:
    or r2 r0 r0
ble_cont.160867:
    j ble_cont.160865
ble_else.160864:
    addi r2 r0 255
ble_cont.160865:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160868
    slt r28 r2 r0
    bne r0 r28 ble_else.160870
    j ble_cont.160871
ble_else.160870:
    or r2 r0 r0
ble_cont.160871:
    j ble_cont.160869
ble_else.160868:
    addi r2 r0 255
ble_cont.160869:
    out r2 0
    lw r2 r29 96
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.160872
    jr r31
beq_else.160872:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.160874
    or r4 r0 r0
    j ble_cont.160875
ble_else.160874:
    slt r28 r0 r6
    bne r0 r28 ble_else.160876
    or r4 r0 r0
    j ble_cont.160877
ble_else.160876:
    lw r4 r3 0
    addi r7 r2 1
    slt r28 r7 r4
    bne r0 r28 ble_else.160878
    or r4 r0 r0
    j ble_cont.160879
ble_else.160878:
    slt r28 r0 r2
    bne r0 r28 ble_else.160880
    or r4 r0 r0
    j ble_cont.160881
ble_else.160880:
    addi r4 r0 1
ble_cont.160881:
ble_cont.160879:
ble_cont.160877:
ble_cont.160875:
    sw r2 r29 112
    bne r4 r0 beq_else.160882
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.160884
    lw r7 r4 12
    lw r7 r7 0
    sw r4 r29 116
    bne r7 r0 beq_else.160886
    j beq_cont.160887
beq_else.160886:
    lw r25 r29 20
    mv r2 r0
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.160887:
    addi r2 r0 1
    lw r1 r29 116
    lw r25 r29 16
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j ble_cont.160885
ble_else.160884:
ble_cont.160885:
    j beq_cont.160883
beq_else.160882:
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.160888
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 8
    lw r7 r7 0
    sll r8 r2 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160890
    sll r8 r2 2
    lw r10 r29 8
    add r27 r10 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160892
    subi r8 r2 1
    sll r8 r8 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160894
    addi r8 r2 1
    sll r8 r8 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r7 beq_else.160896
    addi r7 r0 1
    j beq_cont.160897
beq_else.160896:
    or r7 r0 r0
beq_cont.160897:
    j beq_cont.160895
beq_else.160894:
    or r7 r0 r0
beq_cont.160895:
    j beq_cont.160893
beq_else.160892:
    or r7 r0 r0
beq_cont.160893:
    j beq_cont.160891
beq_else.160890:
    or r7 r0 r0
beq_cont.160891:
    bne r7 r0 beq_else.160898
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r25 r29 16
    mv r2 r0
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.160899
beq_else.160898:
    lw r4 r4 12
    lw r4 r4 0
    bne r4 r0 beq_else.160900
    j beq_cont.160901
beq_else.160900:
    sll r4 r2 2
    add r27 r9 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r10 r2 1
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 0
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 0
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.160901:
    addi r4 r0 1
    lw r7 r29 8
    lw r25 r29 4
    mv r3 r9
    mv r1 r2
    mv r2 r6
    mv r6 r4
    mv r4 r5
    mv r5 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.160899:
    j ble_cont.160889
ble_else.160888:
ble_cont.160889:
beq_cont.160883:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160902
    slt r28 r2 r0
    bne r0 r28 ble_else.160904
    j ble_cont.160905
ble_else.160904:
    or r2 r0 r0
ble_cont.160905:
    j ble_cont.160903
ble_else.160902:
    addi r2 r0 255
ble_cont.160903:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160906
    slt r28 r2 r0
    bne r0 r28 ble_else.160908
    j ble_cont.160909
ble_else.160908:
    or r2 r0 r0
ble_cont.160909:
    j ble_cont.160907
ble_else.160906:
    addi r2 r0 255
ble_cont.160907:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160910
    slt r28 r2 r0
    bne r0 r28 ble_else.160912
    j ble_cont.160913
ble_else.160912:
    or r2 r0 r0
ble_cont.160913:
    j ble_cont.160911
ble_else.160910:
    addi r2 r0 255
ble_cont.160911:
    out r2 0
    lw r2 r29 112
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.160914
    jr r31
beq_else.160914:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.160916
    or r3 r0 r0
    j ble_cont.160917
ble_else.160916:
    slt r28 r0 r6
    bne r0 r28 ble_else.160918
    or r3 r0 r0
    j ble_cont.160919
ble_else.160918:
    lw r3 r3 0
    addi r4 r2 1
    slt r28 r4 r3
    bne r0 r28 ble_else.160920
    or r3 r0 r0
    j ble_cont.160921
ble_else.160920:
    slt r28 r0 r2
    bne r0 r28 ble_else.160922
    or r3 r0 r0
    j ble_cont.160923
ble_else.160922:
    addi r3 r0 1
ble_cont.160923:
ble_cont.160921:
ble_cont.160919:
ble_cont.160917:
    sw r2 r29 120
    bne r3 r0 beq_else.160924
    sll r3 r2 2
    add r27 r5 r3
    lw r3 r27 0
    lw r25 r29 16
    mv r2 r0
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.160925
beq_else.160924:
    lw r3 r29 12
    lw r4 r29 8
    lw r25 r29 4
    mv r1 r2
    mv r2 r6
    mv r6 r0
    mv r24 r5
    mv r5 r4
    mv r4 r24
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.160925:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160926
    slt r28 r2 r0
    bne r0 r28 ble_else.160928
    j ble_cont.160929
ble_else.160928:
    or r2 r0 r0
ble_cont.160929:
    j ble_cont.160927
ble_else.160926:
    addi r2 r0 255
ble_cont.160927:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160930
    slt r28 r2 r0
    bne r0 r28 ble_else.160932
    j ble_cont.160933
ble_else.160932:
    or r2 r0 r0
ble_cont.160933:
    j ble_cont.160931
ble_else.160930:
    addi r2 r0 255
ble_cont.160931:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.160934
    slt r28 r1 r0
    bne r0 r28 ble_else.160936
    j ble_cont.160937
ble_else.160936:
    or r1 r0 r0
ble_cont.160937:
    j ble_cont.160935
ble_else.160934:
    addi r1 r0 255
ble_cont.160935:
    out r1 0
    lw r1 r29 120
    addi r1 r1 1
    lw r2 r29 32
    lw r3 r29 12
    lw r4 r29 36
    lw r5 r29 8
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
scan_line.3022:
    lw r6 r25 80
    lw r7 r25 76
    lw r8 r25 72
    lw r9 r25 68
    lw r10 r25 64
    lw r11 r25 60
    lw r12 r25 56
    lw r13 r25 52
    lw r14 r25 48
    lw r15 r25 44
    lw r16 r25 40
    lw r17 r25 36
    lw r18 r25 32
    lw r19 r25 28
    lw r20 r25 24
    lw r21 r25 20
    lw r22 r25 16
    lw r23 r25 12
    lw r24 r25 8
    sw r25 r29 0
    lw r25 r25 4
    sw r19 r29 4
    lw r19 r21 4
    slt r28 r1 r19
    bne r0 r28 beq_else.160938
    jr r31
beq_else.160938:
    lw r19 r21 4
    subi r19 r19 1
    sw r18 r29 8
    sw r20 r29 12
    sw r8 r29 16
    sw r10 r29 20
    sw r6 r29 24
    sw r17 r29 28
    sw r13 r29 32
    sw r11 r29 36
    sw r12 r29 40
    sw r22 r29 44
    sw r15 r29 48
    sw r5 r29 52
    sw r14 r29 56
    sw r7 r29 60
    sw r4 r29 64
    sw r2 r29 68
    sw r23 r29 72
    sw r25 r29 76
    sw r9 r29 80
    sw r24 r29 84
    sw r1 r29 88
    sw r16 r29 92
    sw r3 r29 96
    sw r21 r29 100
    slt r28 r1 r19
    bne r0 r28 ble_else.160940
    j ble_cont.160941
ble_else.160940:
    addi r19 r1 1
    lwcZ f0 r15 0
    lw r20 r22 4
    sub r19 r19 r20
    itof f1 r19
    fmul f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f0 f1
    lwcZ f2 r11 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f0 f2
    lwcZ f3 r11 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f0 f0 f3
    lwcZ f3 r11 8
    fadd f0 f0 f3
    lw r19 r21 0
    subi r19 r19 1
    mv r3 r5
    mv r2 r19
    mv r1 r4
    mv r25 r18
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
ble_cont.160941:
    lw r1 r29 100
    lw r2 r1 0
    slt r28 r0 r2
    bne r0 r28 ble_else.160942
    j ble_cont.160943
ble_else.160942:
    lw r4 r29 96
    lw r2 r4 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r2 r1 4
    lw r5 r29 88
    addi r6 r5 1
    slt r28 r6 r2
    bne r0 r28 ble_else.160944
    or r2 r0 r0
    j ble_cont.160945
ble_else.160944:
    slt r28 r0 r5
    bne r0 r28 ble_else.160946
    or r2 r0 r0
    j ble_cont.160947
ble_else.160946:
    lw r2 r1 0
    addi r28 r0 1
    slt r28 r28 r2
    bne r0 r28 ble_else.160948
    or r2 r0 r0
    j ble_cont.160949
ble_else.160948:
    or r2 r0 r0
ble_cont.160949:
ble_cont.160947:
ble_cont.160945:
    bne r2 r0 beq_else.160950
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.160952
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 104
    bne r6 r0 beq_else.160954
    j beq_cont.160955
beq_else.160954:
    lw r6 r2 20
    lw r7 r2 28
    lw r8 r2 4
    lw r9 r2 16
    lw r6 r6 0
    lwcZ f0 r6 0
    lw r10 r29 84
    swcZ f0 r10 0
    lwcZ f0 r6 4
    swcZ f0 r10 4
    lwcZ f0 r6 8
    swcZ f0 r10 8
    lw r6 r2 24
    lw r6 r6 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 80
    sw r9 r29 108
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r1 r1 0
    lw r2 r29 92
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 84
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.160955:
    addi r2 r0 1
    lw r1 r29 104
    lw r3 r1 8
    lw r3 r3 4
    slt r28 r3 r0
    bne r0 r28 ble_else.160956
    lw r3 r1 12
    lw r3 r3 4
    bne r3 r0 beq_else.160958
    j beq_cont.160959
beq_else.160958:
    lw r25 r29 76
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160959:
    addi r2 r0 2
    lw r1 r29 104
    lw r25 r29 72
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j ble_cont.160957
ble_else.160956:
ble_cont.160957:
    j ble_cont.160953
ble_else.160952:
ble_cont.160953:
    j beq_cont.160951
beq_else.160950:
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.160960
    lw r6 r4 0
    lw r6 r6 8
    lw r6 r6 0
    lw r7 r29 68
    lw r8 r7 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r6 beq_else.160962
    lw r8 r29 64
    lw r9 r8 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.160964
    lw r9 r4 -4
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.160966
    lw r9 r4 4
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.160968
    addi r6 r0 1
    j beq_cont.160969
beq_else.160968:
    or r6 r0 r0
beq_cont.160969:
    j beq_cont.160967
beq_else.160966:
    or r6 r0 r0
beq_cont.160967:
    j beq_cont.160965
beq_else.160964:
    or r6 r0 r0
beq_cont.160965:
    j beq_cont.160963
beq_else.160962:
    or r6 r0 r0
beq_cont.160963:
    bne r6 r0 beq_else.160970
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.160972
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 112
    bne r6 r0 beq_else.160974
    j beq_cont.160975
beq_else.160974:
    lw r25 r29 76
    mv r1 r2
    mv r2 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160975:
    addi r2 r0 1
    lw r1 r29 112
    lw r25 r29 72
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j ble_cont.160973
ble_else.160972:
ble_cont.160973:
    j beq_cont.160971
beq_else.160970:
    lw r2 r2 12
    lw r2 r2 0
    bne r2 r0 beq_else.160976
    j beq_cont.160977
beq_else.160976:
    lw r2 r7 0
    lw r2 r2 20
    lw r6 r4 -4
    lw r6 r6 20
    lw r8 r4 0
    lw r8 r8 20
    lw r9 r4 4
    lw r9 r9 20
    lw r10 r29 64
    lw r11 r10 0
    lw r11 r11 20
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r12 r29 84
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r6 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r8 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r9 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r11 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r4 0
    lw r2 r2 16
    lw r2 r2 0
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160977:
    addi r2 r0 1
    lw r6 r4 0
    lw r8 r6 8
    lw r8 r8 4
    slt r28 r8 r0
    bne r0 r28 ble_else.160978
    lw r8 r4 0
    lw r8 r8 8
    lw r8 r8 4
    lw r9 r7 0
    lw r9 r9 8
    lw r9 r9 4
    bne r9 r8 beq_else.160980
    lw r9 r29 64
    lw r10 r9 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160982
    lw r10 r4 -4
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160984
    lw r10 r4 4
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.160986
    addi r8 r0 1
    j beq_cont.160987
beq_else.160986:
    or r8 r0 r0
beq_cont.160987:
    j beq_cont.160985
beq_else.160984:
    or r8 r0 r0
beq_cont.160985:
    j beq_cont.160983
beq_else.160982:
    or r8 r0 r0
beq_cont.160983:
    j beq_cont.160981
beq_else.160980:
    or r8 r0 r0
beq_cont.160981:
    bne r8 r0 beq_else.160988
    lw r6 r4 0
    lw r25 r29 72
    mv r1 r6
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.160989
beq_else.160988:
    lw r2 r6 12
    lw r2 r2 4
    bne r2 r0 beq_else.160990
    j beq_cont.160991
beq_else.160990:
    lw r2 r7 0
    lw r2 r2 20
    lw r6 r4 -4
    lw r6 r6 20
    lw r8 r4 0
    lw r8 r8 20
    lw r9 r4 4
    lw r9 r9 20
    lw r10 r29 64
    lw r11 r10 0
    lw r11 r11 20
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r12 r29 84
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r6 4
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r8 4
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r9 4
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r11 4
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r4 0
    lw r2 r2 16
    lw r2 r2 4
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.160991:
    addi r6 r0 2
    lw r2 r29 64
    lw r25 r29 60
    mv r3 r7
    mv r1 r0
    mv r24 r5
    mv r5 r2
    mv r2 r24
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.160989:
    j ble_cont.160979
ble_else.160978:
ble_cont.160979:
beq_cont.160971:
    j ble_cont.160961
ble_else.160960:
ble_cont.160961:
beq_cont.160951:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160992
    slt r28 r2 r0
    bne r0 r28 ble_else.160994
    j ble_cont.160995
ble_else.160994:
    or r2 r0 r0
ble_cont.160995:
    j ble_cont.160993
ble_else.160992:
    addi r2 r0 255
ble_cont.160993:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.160996
    slt r28 r2 r0
    bne r0 r28 ble_else.160998
    j ble_cont.160999
ble_else.160998:
    or r2 r0 r0
ble_cont.160999:
    j ble_cont.160997
ble_else.160996:
    addi r2 r0 255
ble_cont.160997:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161000
    slt r28 r2 r0
    bne r0 r28 ble_else.161002
    j ble_cont.161003
ble_else.161002:
    or r2 r0 r0
ble_cont.161003:
    j ble_cont.161001
ble_else.161000:
    addi r2 r0 255
ble_cont.161001:
    out r2 0
    addi r2 r0 1
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.161004
    j ble_cont.161005
ble_else.161004:
    lw r4 r29 96
    lw r5 r4 4
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 88
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.161006
    or r5 r0 r0
    j ble_cont.161007
ble_else.161006:
    slt r28 r0 r6
    bne r0 r28 ble_else.161008
    or r5 r0 r0
    j ble_cont.161009
ble_else.161008:
    lw r5 r3 0
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.161010
    or r5 r0 r0
    j ble_cont.161011
ble_else.161010:
    addi r5 r0 1
ble_cont.161011:
ble_cont.161009:
ble_cont.161007:
    bne r5 r0 beq_else.161012
    lw r2 r4 4
    lw r5 r2 8
    lw r5 r5 0
    slt r28 r5 r0
    bne r0 r28 ble_else.161014
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 116
    bne r5 r0 beq_else.161016
    j beq_cont.161017
beq_else.161016:
    lw r25 r29 76
    mv r1 r2
    mv r2 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.161017:
    addi r2 r0 1
    lw r1 r29 116
    lw r25 r29 72
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j ble_cont.161015
ble_else.161014:
ble_cont.161015:
    j beq_cont.161013
beq_else.161012:
    lw r5 r4 4
    lw r7 r5 8
    lw r7 r7 0
    slt r28 r7 r0
    bne r0 r28 ble_else.161018
    lw r7 r4 4
    lw r7 r7 8
    lw r7 r7 0
    lw r8 r29 68
    lw r9 r8 4
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r7 beq_else.161020
    lw r9 r29 64
    lw r10 r9 4
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r7 beq_else.161022
    lw r10 r4 0
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r7 beq_else.161024
    lw r10 r4 8
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r7 beq_else.161026
    addi r7 r0 1
    j beq_cont.161027
beq_else.161026:
    or r7 r0 r0
beq_cont.161027:
    j beq_cont.161025
beq_else.161024:
    or r7 r0 r0
beq_cont.161025:
    j beq_cont.161023
beq_else.161022:
    or r7 r0 r0
beq_cont.161023:
    j beq_cont.161021
beq_else.161020:
    or r7 r0 r0
beq_cont.161021:
    bne r7 r0 beq_else.161028
    lw r2 r4 4
    lw r25 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.161029
beq_else.161028:
    lw r5 r5 12
    lw r5 r5 0
    bne r5 r0 beq_else.161030
    j beq_cont.161031
beq_else.161030:
    lw r5 r8 4
    lw r5 r5 20
    lw r7 r4 0
    lw r7 r7 20
    lw r9 r4 4
    lw r9 r9 20
    lw r10 r4 8
    lw r10 r10 20
    lw r11 r29 64
    lw r12 r11 4
    lw r12 r12 20
    lw r5 r5 0
    lwcZ f0 r5 0
    lw r13 r29 84
    swcZ f0 r13 0
    lwcZ f0 r5 4
    swcZ f0 r13 4
    lwcZ f0 r5 8
    swcZ f0 r13 8
    lw r5 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r9 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r4 4
    lw r5 r5 16
    lw r5 r5 0
    lwcZ f0 r1 0
    lwcZ f1 r5 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r5 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r5 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.161031:
    addi r5 r0 1
    lw r7 r29 64
    lw r25 r29 60
    mv r3 r8
    mv r1 r2
    mv r2 r6
    mv r6 r5
    mv r5 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.161029:
    j ble_cont.161019
ble_else.161018:
ble_cont.161019:
beq_cont.161013:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161032
    slt r28 r2 r0
    bne r0 r28 ble_else.161034
    j ble_cont.161035
ble_else.161034:
    or r2 r0 r0
ble_cont.161035:
    j ble_cont.161033
ble_else.161032:
    addi r2 r0 255
ble_cont.161033:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161036
    slt r28 r2 r0
    bne r0 r28 ble_else.161038
    j ble_cont.161039
ble_else.161038:
    or r2 r0 r0
ble_cont.161039:
    j ble_cont.161037
ble_else.161036:
    addi r2 r0 255
ble_cont.161037:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161040
    slt r28 r2 r0
    bne r0 r28 ble_else.161042
    j ble_cont.161043
ble_else.161042:
    or r2 r0 r0
ble_cont.161043:
    j ble_cont.161041
ble_else.161040:
    addi r2 r0 255
ble_cont.161041:
    out r2 0
    addi r2 r0 2
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 2
    slt r28 r28 r4
    bne r0 r28 ble_else.161044
    j ble_cont.161045
ble_else.161044:
    lw r4 r29 96
    lw r5 r4 8
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 88
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.161046
    or r5 r0 r0
    j ble_cont.161047
ble_else.161046:
    slt r28 r0 r6
    bne r0 r28 ble_else.161048
    or r5 r0 r0
    j ble_cont.161049
ble_else.161048:
    lw r5 r3 0
    addi r28 r0 3
    slt r28 r28 r5
    bne r0 r28 ble_else.161050
    or r5 r0 r0
    j ble_cont.161051
ble_else.161050:
    addi r5 r0 1
ble_cont.161051:
ble_cont.161049:
ble_cont.161047:
    bne r5 r0 beq_else.161052
    lw r2 r4 8
    lw r25 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.161053
beq_else.161052:
    lw r5 r29 68
    lw r7 r29 64
    lw r25 r29 60
    mv r3 r5
    mv r1 r2
    mv r5 r7
    mv r2 r6
    mv r6 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.161053:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161054
    slt r28 r2 r0
    bne r0 r28 ble_else.161056
    j ble_cont.161057
ble_else.161056:
    or r2 r0 r0
ble_cont.161057:
    j ble_cont.161055
ble_else.161054:
    addi r2 r0 255
ble_cont.161055:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161058
    slt r28 r2 r0
    bne r0 r28 ble_else.161060
    j ble_cont.161061
ble_else.161060:
    or r2 r0 r0
ble_cont.161061:
    j ble_cont.161059
ble_else.161058:
    addi r2 r0 255
ble_cont.161059:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161062
    slt r28 r2 r0
    bne r0 r28 ble_else.161064
    j ble_cont.161065
ble_else.161064:
    or r2 r0 r0
ble_cont.161065:
    j ble_cont.161063
ble_else.161062:
    addi r2 r0 255
ble_cont.161063:
    out r2 0
    addi r2 r0 3
    lw r3 r29 88
    lw r4 r29 68
    lw r5 r29 96
    lw r6 r29 64
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    mv r3 r4
    mv r4 r5
    mv r5 r6
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
ble_cont.161045:
ble_cont.161005:
ble_cont.160943:
    lw r1 r29 88
    addi r2 r1 1
    lw r1 r29 52
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.161066
    subi r1 r1 5
    j bge_cont.161067
bge_else.161066:
bge_cont.161067:
    lw r3 r29 100
    lw r4 r3 4
    slt r28 r2 r4
    bne r0 r28 beq_else.161068
    jr r31
beq_else.161068:
    lw r4 r3 4
    subi r4 r4 1
    sw r1 r29 120
    sw r2 r29 124
    slt r28 r2 r4
    bne r0 r28 ble_else.161070
    j ble_cont.161071
ble_else.161070:
    addi r4 r2 1
    lw r5 r29 48
    lwcZ f0 r5 0
    lw r6 r29 44
    lw r7 r6 4
    sub r4 r4 r7
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 40
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r7 r29 36
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r8 r3 0
    subi r8 r8 1
    slt r28 r8 r0
    bne r0 r28 ble_else.161072
    lwcZ f3 r5 0
    lw r9 r6 0
    sub r9 r8 r9
    itof f4 r9
    fmul f3 f3 f4
    lw r9 r29 32
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r10 r29 28
    swcZ f4 r10 0
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r10 4
    lwcZ f4 r9 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r10 8
    lwcZ f3 r10 0
    fmul f3 f3 f3
    lwcZ f4 r10 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.161074
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.161075
float_ble_else.161074:
    flui f3 0
    # 0.000000
float_ble_cont.161075:
    fcz f3
    bc1f float_eq0.161076
    flui f3 16256
    # 1.000000
    j float_eq0_cont.161077
float_eq0.161076:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.161077:
    lwcZ f4 r10 0
    fmul f4 f4 f3
    swcZ f4 r10 0
    lwcZ f4 r10 4
    fmul f4 f4 f3
    swcZ f4 r10 4
    lwcZ f4 r10 8
    fmul f3 f4 f3
    swcZ f3 r10 8
    flui f3 0
    # 0.000000
    lw r9 r29 92
    swcZ f3 r9 0
    swcZ f3 r9 4
    swcZ f3 r9 8
    lw r11 r29 24
    lwcZ f3 r11 0
    lw r12 r29 20
    swcZ f3 r12 0
    lwcZ f3 r11 4
    swcZ f3 r12 4
    lwcZ f3 r11 8
    swcZ f3 r12 8
    flui f3 16256
    # 1.000000
    sll r11 r8 2
    lw r12 r29 68
    add r27 r12 r11
    lw r11 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 16
    swcZ f0 r29 128
    swcZ f2 r29 132
    swcZ f1 r29 136
    sw r8 r29 140
    mv r3 r11
    mv r2 r10
    mv r1 r0
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    sll r2 r1 2
    lw r3 r29 68
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 92
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 120
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 12
    mv r1 r2
    mv r2 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    subi r2 r1 1
    lw r1 r29 120
    addi r3 r1 1
    slti r28 r3 5
    bne r0 r28 bge_else.161078
    subi r3 r3 5
    j bge_cont.161079
bge_else.161078:
bge_cont.161079:
    lwcZ f0 r29 136
    lwcZ f1 r29 132
    lwcZ f2 r29 128
    lw r4 r29 68
    lw r25 r29 8
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j ble_cont.161073
ble_else.161072:
ble_cont.161073:
ble_cont.161071:
    lw r1 r29 100
    lw r2 r1 0
    slt r28 r0 r2
    bne r0 r28 ble_else.161080
    j ble_cont.161081
ble_else.161080:
    lw r4 r29 64
    lw r2 r4 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r2 r1 4
    lw r5 r29 124
    addi r6 r5 1
    slt r28 r6 r2
    bne r0 r28 ble_else.161082
    or r2 r0 r0
    j ble_cont.161083
ble_else.161082:
    slt r28 r0 r5
    bne r0 r28 ble_else.161084
    or r2 r0 r0
    j ble_cont.161085
ble_else.161084:
    lw r2 r1 0
    addi r28 r0 1
    slt r28 r28 r2
    bne r0 r28 ble_else.161086
    or r2 r0 r0
    j ble_cont.161087
ble_else.161086:
    or r2 r0 r0
ble_cont.161087:
ble_cont.161085:
ble_cont.161083:
    bne r2 r0 beq_else.161088
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.161090
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 144
    bne r6 r0 beq_else.161092
    j beq_cont.161093
beq_else.161092:
    lw r25 r29 76
    mv r1 r2
    mv r2 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.161093:
    addi r2 r0 1
    lw r1 r29 144
    lw r25 r29 72
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j ble_cont.161091
ble_else.161090:
ble_cont.161091:
    j beq_cont.161089
beq_else.161088:
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.161094
    lw r6 r4 0
    lw r6 r6 8
    lw r6 r6 0
    lw r7 r29 96
    lw r8 r7 0
    lw r8 r8 8
    lw r8 r8 0
    bne r8 r6 beq_else.161096
    lw r8 r29 68
    lw r9 r8 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.161098
    lw r9 r4 -4
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.161100
    lw r9 r4 4
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r6 beq_else.161102
    addi r6 r0 1
    j beq_cont.161103
beq_else.161102:
    or r6 r0 r0
beq_cont.161103:
    j beq_cont.161101
beq_else.161100:
    or r6 r0 r0
beq_cont.161101:
    j beq_cont.161099
beq_else.161098:
    or r6 r0 r0
beq_cont.161099:
    j beq_cont.161097
beq_else.161096:
    or r6 r0 r0
beq_cont.161097:
    bne r6 r0 beq_else.161104
    lw r2 r4 0
    lw r25 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.161105
beq_else.161104:
    lw r2 r2 12
    lw r2 r2 0
    bne r2 r0 beq_else.161106
    j beq_cont.161107
beq_else.161106:
    lw r2 r7 0
    lw r2 r2 20
    lw r6 r4 -4
    lw r6 r6 20
    lw r8 r4 0
    lw r8 r8 20
    lw r9 r4 4
    lw r9 r9 20
    lw r10 r29 68
    lw r11 r10 0
    lw r11 r11 20
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r12 r29 84
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r6 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r8 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r9 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r11 0
    lwcZ f0 r12 0
    lwcZ f1 r2 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r2 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r2 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    lw r2 r4 0
    lw r2 r2 16
    lw r2 r2 0
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.161107:
    addi r6 r0 1
    lw r2 r29 68
    lw r25 r29 60
    mv r3 r7
    mv r1 r0
    mv r24 r5
    mv r5 r2
    mv r2 r24
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.161105:
    j ble_cont.161095
ble_else.161094:
ble_cont.161095:
beq_cont.161089:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161108
    slt r28 r2 r0
    bne r0 r28 ble_else.161110
    j ble_cont.161111
ble_else.161110:
    or r2 r0 r0
ble_cont.161111:
    j ble_cont.161109
ble_else.161108:
    addi r2 r0 255
ble_cont.161109:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161112
    slt r28 r2 r0
    bne r0 r28 ble_else.161114
    j ble_cont.161115
ble_else.161114:
    or r2 r0 r0
ble_cont.161115:
    j ble_cont.161113
ble_else.161112:
    addi r2 r0 255
ble_cont.161113:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161116
    slt r28 r2 r0
    bne r0 r28 ble_else.161118
    j ble_cont.161119
ble_else.161118:
    or r2 r0 r0
ble_cont.161119:
    j ble_cont.161117
ble_else.161116:
    addi r2 r0 255
ble_cont.161117:
    out r2 0
    addi r2 r0 1
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.161120
    j ble_cont.161121
ble_else.161120:
    lw r4 r29 64
    lw r5 r4 4
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 124
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.161122
    or r5 r0 r0
    j ble_cont.161123
ble_else.161122:
    slt r28 r0 r6
    bne r0 r28 ble_else.161124
    or r5 r0 r0
    j ble_cont.161125
ble_else.161124:
    lw r5 r3 0
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.161126
    or r5 r0 r0
    j ble_cont.161127
ble_else.161126:
    addi r5 r0 1
ble_cont.161127:
ble_cont.161125:
ble_cont.161123:
    bne r5 r0 beq_else.161128
    lw r2 r4 4
    lw r25 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.161129
beq_else.161128:
    lw r5 r29 96
    lw r7 r29 68
    lw r25 r29 60
    mv r3 r5
    mv r1 r2
    mv r5 r7
    mv r2 r6
    mv r6 r0
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.161129:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161130
    slt r28 r2 r0
    bne r0 r28 ble_else.161132
    j ble_cont.161133
ble_else.161132:
    or r2 r0 r0
ble_cont.161133:
    j ble_cont.161131
ble_else.161130:
    addi r2 r0 255
ble_cont.161131:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161134
    slt r28 r2 r0
    bne r0 r28 ble_else.161136
    j ble_cont.161137
ble_else.161136:
    or r2 r0 r0
ble_cont.161137:
    j ble_cont.161135
ble_else.161134:
    addi r2 r0 255
ble_cont.161135:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161138
    slt r28 r2 r0
    bne r0 r28 ble_else.161140
    j ble_cont.161141
ble_else.161140:
    or r2 r0 r0
ble_cont.161141:
    j ble_cont.161139
ble_else.161138:
    addi r2 r0 255
ble_cont.161139:
    out r2 0
    addi r2 r0 2
    lw r3 r29 124
    lw r4 r29 96
    lw r5 r29 64
    lw r6 r29 68
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    mv r3 r4
    mv r4 r5
    mv r5 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
ble_cont.161121:
ble_cont.161081:
    lw r1 r29 124
    addi r2 r1 1
    lw r1 r29 120
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.161142
    subi r3 r1 5
    j bge_cont.161143
bge_else.161142:
    or r3 r1 r0
bge_cont.161143:
    lw r1 r29 100
    lw r4 r1 4
    slt r28 r2 r4
    bne r0 r28 beq_else.161144
    jr r31
beq_else.161144:
    lw r4 r1 4
    subi r4 r4 1
    sw r3 r29 148
    sw r2 r29 152
    slt r28 r2 r4
    bne r0 r28 ble_else.161146
    j ble_cont.161147
ble_else.161146:
    addi r4 r2 1
    lw r5 r29 48
    lwcZ f0 r5 0
    lw r5 r29 44
    lw r5 r5 4
    sub r4 r4 r5
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 40
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r5 r29 36
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r5 8
    fadd f0 f0 f3
    lw r4 r1 0
    subi r4 r4 1
    lw r5 r29 96
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
ble_cont.161147:
    lw r1 r29 100
    lw r2 r1 0
    slt r28 r0 r2
    bne r0 r28 ble_else.161148
    j ble_cont.161149
ble_else.161148:
    lw r4 r29 68
    lw r2 r4 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r2 r1 4
    lw r5 r29 152
    addi r6 r5 1
    slt r28 r6 r2
    bne r0 r28 ble_else.161150
    or r2 r0 r0
    j ble_cont.161151
ble_else.161150:
    slt r28 r0 r5
    bne r0 r28 ble_else.161152
    or r2 r0 r0
    j ble_cont.161153
ble_else.161152:
    lw r2 r1 0
    addi r28 r0 1
    slt r28 r28 r2
    bne r0 r28 ble_else.161154
    or r2 r0 r0
    j ble_cont.161155
ble_else.161154:
    or r2 r0 r0
ble_cont.161155:
ble_cont.161153:
ble_cont.161151:
    bne r2 r0 beq_else.161156
    lw r2 r4 0
    lw r25 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.161157
beq_else.161156:
    lw r2 r29 64
    lw r6 r29 96
    lw r25 r29 60
    mv r3 r2
    mv r1 r0
    mv r2 r5
    mv r5 r6
    mv r6 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.161157:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161158
    slt r28 r2 r0
    bne r0 r28 ble_else.161160
    j ble_cont.161161
ble_else.161160:
    or r2 r0 r0
ble_cont.161161:
    j ble_cont.161159
ble_else.161158:
    addi r2 r0 255
ble_cont.161159:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.161162
    slt r28 r2 r0
    bne r0 r28 ble_else.161164
    j ble_cont.161165
ble_else.161164:
    or r2 r0 r0
ble_cont.161165:
    j ble_cont.161163
ble_else.161162:
    addi r2 r0 255
ble_cont.161163:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.161166
    slt r28 r1 r0
    bne r0 r28 ble_else.161168
    j ble_cont.161169
ble_else.161168:
    or r1 r0 r0
ble_cont.161169:
    j ble_cont.161167
ble_else.161166:
    addi r1 r0 255
ble_cont.161167:
    out r1 0
    addi r1 r0 1
    lw r2 r29 152
    lw r3 r29 64
    lw r4 r29 68
    lw r5 r29 96
    lw r25 r29 56
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
ble_cont.161149:
    lw r1 r29 152
    addi r2 r1 1
    lw r1 r29 148
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.161170
    subi r3 r1 5
    j bge_cont.161171
bge_else.161170:
    or r3 r1 r0
bge_cont.161171:
    lw r1 r29 100
    lw r4 r1 4
    slt r28 r2 r4
    bne r0 r28 beq_else.161172
    jr r31
beq_else.161172:
    lw r1 r1 4
    subi r1 r1 1
    sw r3 r29 156
    sw r2 r29 160
    slt r28 r2 r1
    bne r0 r28 ble_else.161174
    j ble_cont.161175
ble_else.161174:
    addi r1 r2 1
    lw r4 r29 64
    lw r25 r29 4
    mv r2 r1
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
ble_cont.161175:
    lw r2 r29 160
    lw r3 r29 68
    lw r4 r29 96
    lw r5 r29 64
    lw r25 r29 56
    mv r1 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    addi r1 r1 1
    lw r2 r29 156
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.161176
    subi r5 r2 5
    j bge_cont.161177
bge_else.161176:
    or r5 r2 r0
bge_cont.161177:
    lw r2 r29 96
    lw r3 r29 64
    lw r4 r29 68
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
init_line_elements.3032:
    slt r28 r2 r0
    bne r0 r28 beq_else.161178
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 5
    sw r1 r29 16
    mv r1 r2
    mv r2 r0
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 32
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 32
    sw r2 r1 24
    lw r2 r29 28
    sw r2 r1 20
    lw r2 r29 24
    sw r2 r1 16
    lw r2 r29 20
    sw r2 r1 12
    lw r2 r29 16
    sw r2 r1 8
    lw r2 r29 12
    sw r2 r1 4
    lw r2 r29 8
    sw r2 r1 0
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.161179
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 5
    sw r1 r29 52
    mv r1 r2
    mv r2 r0
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 72
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 68
    sw r2 r1 24
    lw r2 r29 64
    sw r2 r1 20
    lw r2 r29 60
    sw r2 r1 16
    lw r2 r29 56
    sw r2 r1 12
    lw r2 r29 52
    sw r2 r1 8
    lw r2 r29 48
    sw r2 r1 4
    lw r2 r29 44
    sw r2 r1 0
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.161180
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 76
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 5
    sw r1 r29 88
    mv r1 r2
    mv r2 r0
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 104
    sw r2 r1 24
    lw r2 r29 100
    sw r2 r1 20
    lw r2 r29 96
    sw r2 r1 16
    lw r2 r29 92
    sw r2 r1 12
    lw r2 r29 88
    sw r2 r1 8
    lw r2 r29 84
    sw r2 r1 4
    lw r2 r29 80
    sw r2 r1 0
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.161181
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 112
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 5
    sw r1 r29 124
    mv r1 r2
    mv r2 r0
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 128
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 136
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 140
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 144
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 140
    sw r2 r1 24
    lw r2 r29 136
    sw r2 r1 20
    lw r2 r29 132
    sw r2 r1 16
    lw r2 r29 128
    sw r2 r1 12
    lw r2 r29 124
    sw r2 r1 8
    lw r2 r29 120
    sw r2 r1 4
    lw r2 r29 116
    sw r2 r1 0
    lw r2 r29 112
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    j init_line_elements.3032
beq_else.161181:
    or r1 r4 r0
    jr r31
beq_else.161180:
    or r1 r4 r0
    jr r31
beq_else.161179:
    or r1 r4 r0
    jr r31
beq_else.161178:
    jr r31
adjust_position.3039:
    fmul f0 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f0 f0 f2
    flui f2 0
    # 0.000000
    fclt f2 f0
    bc1f float_ble_else.161182
    sqrt_init f2 f0
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f0 f3 f0
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f0 f0 f2
    j float_ble_cont.161183
float_ble_else.161182:
    flui f0 0
    # 0.000000
float_ble_cont.161183:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.161184
    addi r1 r0 1
    j float_ble_cont.161185
float_ble_else.161184:
    or r1 r0 r0
float_ble_cont.161185:
    bne r1 r0 beq_else.161186
    fneg f2 f2
    j beq_cont.161187
beq_else.161186:
beq_cont.161187:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.161188
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.161189
float_ble_else.161188:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.161190
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.161191
float_ble_else.161190:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.161191:
float_ble_cont.161189:
    bne r1 r0 beq_else.161192
    fneg f2 f2
    j beq_cont.161193
beq_else.161192:
beq_cont.161193:
    fmul f1 f2 f1
    addi r1 r0 3
    swcZ f0 r29 0
    swcZ f1 r29 4
    fmv  f0 f1
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.161194
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161195
float_ble_else.161194:
float_ble_cont.161195:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 8
    fclt f0 f2
    bc1f float_ble_else.161196
    j float_ble_cont.161197
float_ble_else.161196:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161198
    j float_ble_cont.161199
float_ble_else.161198:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161200
    j float_ble_cont.161201
float_ble_else.161200:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161202
    j float_ble_cont.161203
float_ble_else.161202:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161204
    j float_ble_cont.161205
float_ble_else.161204:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161206
    j float_ble_cont.161207
float_ble_else.161206:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161208
    j float_ble_cont.161209
float_ble_else.161208:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161210
    j float_ble_cont.161211
float_ble_else.161210:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161212
    j float_ble_cont.161213
float_ble_else.161212:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161214
    j float_ble_cont.161215
float_ble_else.161214:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161216
    j float_ble_cont.161217
float_ble_else.161216:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161218
    j float_ble_cont.161219
float_ble_else.161218:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2540
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.161219:
float_ble_cont.161217:
float_ble_cont.161215:
float_ble_cont.161213:
float_ble_cont.161211:
float_ble_cont.161209:
float_ble_cont.161207:
float_ble_cont.161205:
float_ble_cont.161203:
float_ble_cont.161201:
float_ble_cont.161199:
float_ble_cont.161197:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161220
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161222
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161223
float_ble_else.161222:
float_ble_cont.161223:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161224
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161226
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161227
float_ble_else.161226:
float_ble_cont.161227:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161228
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161230
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161231
float_ble_else.161230:
float_ble_cont.161231:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161232
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161234
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161235
float_ble_else.161234:
float_ble_cont.161235:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161236
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161238
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161239
float_ble_else.161238:
float_ble_cont.161239:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161240
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161242
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161243
float_ble_else.161242:
float_ble_cont.161243:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161244
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161246
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161247
float_ble_else.161246:
float_ble_cont.161247:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161248
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161250
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161251
float_ble_else.161250:
float_ble_cont.161251:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161252
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161254
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161255
float_ble_else.161254:
float_ble_cont.161255:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161256
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161258
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161259
float_ble_else.161258:
float_ble_cont.161259:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161260
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161262
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161263
float_ble_else.161262:
float_ble_cont.161263:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161264
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161266
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161267
float_ble_else.161266:
float_ble_cont.161267:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2542
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.161265
float_ble_else.161264:
float_ble_cont.161265:
    j float_ble_cont.161261
float_ble_else.161260:
float_ble_cont.161261:
    j float_ble_cont.161257
float_ble_else.161256:
float_ble_cont.161257:
    j float_ble_cont.161253
float_ble_else.161252:
float_ble_cont.161253:
    j float_ble_cont.161249
float_ble_else.161248:
float_ble_cont.161249:
    j float_ble_cont.161245
float_ble_else.161244:
float_ble_cont.161245:
    j float_ble_cont.161241
float_ble_else.161240:
float_ble_cont.161241:
    j float_ble_cont.161237
float_ble_else.161236:
float_ble_cont.161237:
    j float_ble_cont.161233
float_ble_else.161232:
float_ble_cont.161233:
    j float_ble_cont.161229
float_ble_else.161228:
float_ble_cont.161229:
    j float_ble_cont.161225
float_ble_else.161224:
float_ble_cont.161225:
    j float_ble_cont.161221
float_ble_else.161220:
float_ble_cont.161221:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161268
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161269
float_ble_else.161268:
float_ble_cont.161269:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161270
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161271
float_ble_else.161270:
float_ble_cont.161271:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161272
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161273
float_ble_else.161272:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161273:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161274
    fneg f0 f0
    j float_ble_cont.161275
float_ble_else.161274:
float_ble_cont.161275:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 4
    fclt f2 f1
    bc1f float_ble_else.161276
    fneg f1 f2
    j float_ble_cont.161277
float_ble_else.161276:
    fmv f1 f2
float_ble_cont.161277:
    addi r1 r0 3
    swcZ f0 r29 12
    fmv  f0 f1
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 16
    fclt f0 f1
    bc1f float_ble_else.161278
    j float_ble_cont.161279
float_ble_else.161278:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161280
    j float_ble_cont.161281
float_ble_else.161280:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161282
    j float_ble_cont.161283
float_ble_else.161282:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161284
    j float_ble_cont.161285
float_ble_else.161284:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161286
    j float_ble_cont.161287
float_ble_else.161286:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161288
    j float_ble_cont.161289
float_ble_else.161288:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161290
    j float_ble_cont.161291
float_ble_else.161290:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161292
    j float_ble_cont.161293
float_ble_else.161292:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161294
    j float_ble_cont.161295
float_ble_else.161294:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161296
    j float_ble_cont.161297
float_ble_else.161296:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161298
    j float_ble_cont.161299
float_ble_else.161298:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161300
    j float_ble_cont.161301
float_ble_else.161300:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub1.2540
    subi r29 r29 24
    lw r31 r29 20
float_ble_cont.161301:
float_ble_cont.161299:
float_ble_cont.161297:
float_ble_cont.161295:
float_ble_cont.161293:
float_ble_cont.161291:
float_ble_cont.161289:
float_ble_cont.161287:
float_ble_cont.161285:
float_ble_cont.161283:
float_ble_cont.161281:
float_ble_cont.161279:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 16
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161302
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161304
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161305
float_ble_else.161304:
float_ble_cont.161305:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161306
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161308
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161309
float_ble_else.161308:
float_ble_cont.161309:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161310
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161312
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161313
float_ble_else.161312:
float_ble_cont.161313:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161314
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161316
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161317
float_ble_else.161316:
float_ble_cont.161317:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161318
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161320
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161321
float_ble_else.161320:
float_ble_cont.161321:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161322
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161324
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161325
float_ble_else.161324:
float_ble_cont.161325:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161326
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161328
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161329
float_ble_else.161328:
float_ble_cont.161329:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161330
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161332
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161333
float_ble_else.161332:
float_ble_cont.161333:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161334
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161336
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161337
float_ble_else.161336:
float_ble_cont.161337:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161338
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161340
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161341
float_ble_else.161340:
float_ble_cont.161341:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161342
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161344
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161345
float_ble_else.161344:
float_ble_cont.161345:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161346
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161348
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161349
float_ble_else.161348:
float_ble_cont.161349:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub2.2542
    subi r29 r29 24
    lw r31 r29 20
    j float_ble_cont.161347
float_ble_else.161346:
float_ble_cont.161347:
    j float_ble_cont.161343
float_ble_else.161342:
float_ble_cont.161343:
    j float_ble_cont.161339
float_ble_else.161338:
float_ble_cont.161339:
    j float_ble_cont.161335
float_ble_else.161334:
float_ble_cont.161335:
    j float_ble_cont.161331
float_ble_else.161330:
float_ble_cont.161331:
    j float_ble_cont.161327
float_ble_else.161326:
float_ble_cont.161327:
    j float_ble_cont.161323
float_ble_else.161322:
float_ble_cont.161323:
    j float_ble_cont.161319
float_ble_else.161318:
float_ble_cont.161319:
    j float_ble_cont.161315
float_ble_else.161314:
float_ble_cont.161315:
    j float_ble_cont.161311
float_ble_else.161310:
float_ble_cont.161311:
    j float_ble_cont.161307
float_ble_else.161306:
float_ble_cont.161307:
    j float_ble_cont.161303
float_ble_else.161302:
float_ble_cont.161303:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 16
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161350
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.161351
float_ble_else.161350:
float_ble_cont.161351:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161352
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161353
float_ble_else.161352:
float_ble_cont.161353:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.161354
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161355
float_ble_else.161354:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161355:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161356
    fneg f0 f0
    j float_ble_cont.161357
float_ble_else.161356:
float_ble_cont.161357:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 12
    fmul f0 f1 f0
    lwcZ f1 r29 0
    fmul f0 f0 f1
    jr r31
calc_dirvec.3042:
    lw r4 r25 4
    slti r28 r1 5
    bne r0 r28 bge_else.161358
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.161359
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.161360
float_ble_else.161359:
    flui f2 0
    # 0.000000
float_ble_cont.161360:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f0 f0 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f1 f1 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    sll r2 r3 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    swcZ f0 r2 0
    swcZ f1 r2 4
    swcZ f2 r2 8
    addi r2 r3 40
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f1
    swcZ f0 r2 0
    swcZ f2 r2 4
    swcZ f3 r2 8
    addi r2 r3 80
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    swcZ f2 r2 0
    swcZ f3 r2 4
    swcZ f4 r2 8
    addi r2 r3 1
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    fneg f5 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f5 r2 8
    addi r2 r3 41
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f1 r2 8
    addi r2 r3 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f0 r1 4
    swcZ f1 r1 8
    jr r31
bge_else.161358:
    fmul f0 f1 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.161362
    sqrt_init f1 f0
    #unknown instruction
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f0 f4 f0
    fadd f1 f1 f1
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f0 f0 f1
    j float_ble_cont.161363
float_ble_else.161362:
    flui f0 0
    # 0.000000
float_ble_cont.161363:
    finv_init f1 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f1
    fsub f5 f4 f5
    fmul f1 f1 f5
    fmul f5 f0 f1
    fsub f4 f4 f5
    fmul f1 f1 f4
    flui f4 0
    # 0.000000
    fclt f4 f1
    bc1f float_ble_else.161364
    addi r5 r0 1
    j float_ble_cont.161365
float_ble_else.161364:
    or r5 r0 r0
float_ble_cont.161365:
    bne r5 r0 beq_else.161366
    fneg f1 f1
    j beq_cont.161367
beq_else.161366:
beq_cont.161367:
    flui f4 16096
    # 0.437500
    fclt f1 f4
    bc1f float_ble_else.161368
    fmul f4 f1 f1
    fmul f5 f4 f1
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f1 f1 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f1 f1 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f1 f1 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f1 f1 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f1 f1 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f1 f1 f4
    j float_ble_cont.161369
float_ble_else.161368:
    flui f4 16412
    # 2.437500
    fclt f1 f4
    bc1f float_ble_else.161370
    flui f4 16201
    # 0.785398
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fsub f5 f1 f5
    flui f6 16256
    # 1.000000
    fadd f1 f1 f6
    finv_init f6 f1
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fadd f1 f4 f1
    j float_ble_cont.161371
float_ble_else.161370:
    flui f4 16329
    # 1.570796
    fori f4 f4 4059
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fsub f1 f4 f1
float_ble_cont.161371:
float_ble_cont.161369:
    bne r5 r0 beq_else.161372
    fneg f1 f1
    j beq_cont.161373
beq_else.161372:
beq_cont.161373:
    fmul f1 f1 f2
    addi r5 r0 3
    sw r25 r29 0
    swcZ f2 r29 4
    sw r3 r29 8
    sw r4 r29 12
    sw r2 r29 16
    swcZ f3 r29 20
    sw r1 r29 24
    swcZ f0 r29 28
    swcZ f1 r29 32
    mv r1 r5
    fmv  f0 f1
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.161374
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161375
float_ble_else.161374:
float_ble_cont.161375:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.161376
    j float_ble_cont.161377
float_ble_else.161376:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161378
    j float_ble_cont.161379
float_ble_else.161378:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161380
    j float_ble_cont.161381
float_ble_else.161380:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161382
    j float_ble_cont.161383
float_ble_else.161382:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161384
    j float_ble_cont.161385
float_ble_else.161384:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161386
    j float_ble_cont.161387
float_ble_else.161386:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161388
    j float_ble_cont.161389
float_ble_else.161388:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161390
    j float_ble_cont.161391
float_ble_else.161390:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161392
    j float_ble_cont.161393
float_ble_else.161392:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161394
    j float_ble_cont.161395
float_ble_else.161394:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161396
    j float_ble_cont.161397
float_ble_else.161396:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2540
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.161397:
float_ble_cont.161395:
float_ble_cont.161393:
float_ble_cont.161391:
float_ble_cont.161389:
float_ble_cont.161387:
float_ble_cont.161385:
float_ble_cont.161383:
float_ble_cont.161381:
float_ble_cont.161379:
float_ble_cont.161377:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161398
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161400
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161401
float_ble_else.161400:
float_ble_cont.161401:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161402
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161404
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161405
float_ble_else.161404:
float_ble_cont.161405:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161406
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161408
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161409
float_ble_else.161408:
float_ble_cont.161409:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161410
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161412
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161413
float_ble_else.161412:
float_ble_cont.161413:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161414
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161416
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161417
float_ble_else.161416:
float_ble_cont.161417:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161418
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161420
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161421
float_ble_else.161420:
float_ble_cont.161421:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161422
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161424
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161425
float_ble_else.161424:
float_ble_cont.161425:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161426
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161428
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161429
float_ble_else.161428:
float_ble_cont.161429:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161430
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161432
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161433
float_ble_else.161432:
float_ble_cont.161433:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161434
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161436
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161437
float_ble_else.161436:
float_ble_cont.161437:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161438
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161440
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161441
float_ble_else.161440:
float_ble_cont.161441:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2542
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.161439
float_ble_else.161438:
float_ble_cont.161439:
    j float_ble_cont.161435
float_ble_else.161434:
float_ble_cont.161435:
    j float_ble_cont.161431
float_ble_else.161430:
float_ble_cont.161431:
    j float_ble_cont.161427
float_ble_else.161426:
float_ble_cont.161427:
    j float_ble_cont.161423
float_ble_else.161422:
float_ble_cont.161423:
    j float_ble_cont.161419
float_ble_else.161418:
float_ble_cont.161419:
    j float_ble_cont.161415
float_ble_else.161414:
float_ble_cont.161415:
    j float_ble_cont.161411
float_ble_else.161410:
float_ble_cont.161411:
    j float_ble_cont.161407
float_ble_else.161406:
float_ble_cont.161407:
    j float_ble_cont.161403
float_ble_else.161402:
float_ble_cont.161403:
    j float_ble_cont.161399
float_ble_else.161398:
float_ble_cont.161399:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161442
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161443
float_ble_else.161442:
float_ble_cont.161443:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161444
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161445
float_ble_else.161444:
float_ble_cont.161445:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161446
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161447
float_ble_else.161446:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161447:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161448
    fneg f0 f0
    j float_ble_cont.161449
float_ble_else.161448:
float_ble_cont.161449:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.161450
    fneg f1 f2
    j float_ble_cont.161451
float_ble_else.161450:
    fmv f1 f2
float_ble_cont.161451:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.161452
    j float_ble_cont.161453
float_ble_else.161452:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161454
    j float_ble_cont.161455
float_ble_else.161454:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161456
    j float_ble_cont.161457
float_ble_else.161456:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161458
    j float_ble_cont.161459
float_ble_else.161458:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161460
    j float_ble_cont.161461
float_ble_else.161460:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161462
    j float_ble_cont.161463
float_ble_else.161462:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161464
    j float_ble_cont.161465
float_ble_else.161464:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161466
    j float_ble_cont.161467
float_ble_else.161466:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161468
    j float_ble_cont.161469
float_ble_else.161468:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161470
    j float_ble_cont.161471
float_ble_else.161470:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161472
    j float_ble_cont.161473
float_ble_else.161472:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2540
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.161473:
float_ble_cont.161471:
float_ble_cont.161469:
float_ble_cont.161467:
float_ble_cont.161465:
float_ble_cont.161463:
float_ble_cont.161461:
float_ble_cont.161459:
float_ble_cont.161457:
float_ble_cont.161455:
float_ble_cont.161453:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161474
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161476
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161477
float_ble_else.161476:
float_ble_cont.161477:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161478
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161480
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161481
float_ble_else.161480:
float_ble_cont.161481:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161482
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161484
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161485
float_ble_else.161484:
float_ble_cont.161485:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161486
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161488
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161489
float_ble_else.161488:
float_ble_cont.161489:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161490
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161492
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161493
float_ble_else.161492:
float_ble_cont.161493:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161494
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161496
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161497
float_ble_else.161496:
float_ble_cont.161497:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161498
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161500
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161501
float_ble_else.161500:
float_ble_cont.161501:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161502
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161504
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161505
float_ble_else.161504:
float_ble_cont.161505:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161506
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161508
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161509
float_ble_else.161508:
float_ble_cont.161509:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161510
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161512
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161513
float_ble_else.161512:
float_ble_cont.161513:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161514
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161516
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161517
float_ble_else.161516:
float_ble_cont.161517:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2542
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.161515
float_ble_else.161514:
float_ble_cont.161515:
    j float_ble_cont.161511
float_ble_else.161510:
float_ble_cont.161511:
    j float_ble_cont.161507
float_ble_else.161506:
float_ble_cont.161507:
    j float_ble_cont.161503
float_ble_else.161502:
float_ble_cont.161503:
    j float_ble_cont.161499
float_ble_else.161498:
float_ble_cont.161499:
    j float_ble_cont.161495
float_ble_else.161494:
float_ble_cont.161495:
    j float_ble_cont.161491
float_ble_else.161490:
float_ble_cont.161491:
    j float_ble_cont.161487
float_ble_else.161486:
float_ble_cont.161487:
    j float_ble_cont.161483
float_ble_else.161482:
float_ble_cont.161483:
    j float_ble_cont.161479
float_ble_else.161478:
float_ble_cont.161479:
    j float_ble_cont.161475
float_ble_else.161474:
float_ble_cont.161475:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161518
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.161519
float_ble_else.161518:
float_ble_cont.161519:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161520
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161521
float_ble_else.161520:
float_ble_cont.161521:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.161522
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161523
float_ble_else.161522:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161523:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161524
    fneg f0 f0
    j float_ble_cont.161525
float_ble_else.161524:
float_ble_cont.161525:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    lw r1 r29 24
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.161526
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.161527
float_ble_else.161526:
    flui f1 0
    # 0.000000
float_ble_cont.161527:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.161528
    addi r2 r0 1
    j float_ble_cont.161529
float_ble_else.161528:
    or r2 r0 r0
float_ble_cont.161529:
    bne r2 r0 beq_else.161530
    fneg f2 f2
    j beq_cont.161531
beq_else.161530:
beq_cont.161531:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.161532
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.161533
float_ble_else.161532:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.161534
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.161535
float_ble_else.161534:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.161535:
float_ble_cont.161533:
    bne r2 r0 beq_else.161536
    fneg f2 f2
    j beq_cont.161537
beq_else.161536:
beq_cont.161537:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.161538
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161539
float_ble_else.161538:
float_ble_cont.161539:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.161540
    j float_ble_cont.161541
float_ble_else.161540:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161542
    j float_ble_cont.161543
float_ble_else.161542:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161544
    j float_ble_cont.161545
float_ble_else.161544:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161546
    j float_ble_cont.161547
float_ble_else.161546:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161548
    j float_ble_cont.161549
float_ble_else.161548:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161550
    j float_ble_cont.161551
float_ble_else.161550:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161552
    j float_ble_cont.161553
float_ble_else.161552:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161554
    j float_ble_cont.161555
float_ble_else.161554:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161556
    j float_ble_cont.161557
float_ble_else.161556:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161558
    j float_ble_cont.161559
float_ble_else.161558:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161560
    j float_ble_cont.161561
float_ble_else.161560:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2540
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.161561:
float_ble_cont.161559:
float_ble_cont.161557:
float_ble_cont.161555:
float_ble_cont.161553:
float_ble_cont.161551:
float_ble_cont.161549:
float_ble_cont.161547:
float_ble_cont.161545:
float_ble_cont.161543:
float_ble_cont.161541:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161562
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161564
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161565
float_ble_else.161564:
float_ble_cont.161565:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161566
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161568
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161569
float_ble_else.161568:
float_ble_cont.161569:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161570
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161572
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161573
float_ble_else.161572:
float_ble_cont.161573:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161574
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161576
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161577
float_ble_else.161576:
float_ble_cont.161577:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161578
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161580
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161581
float_ble_else.161580:
float_ble_cont.161581:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161582
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161584
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161585
float_ble_else.161584:
float_ble_cont.161585:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161586
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161588
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161589
float_ble_else.161588:
float_ble_cont.161589:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161590
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161592
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161593
float_ble_else.161592:
float_ble_cont.161593:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161594
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161596
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161597
float_ble_else.161596:
float_ble_cont.161597:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161598
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161600
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161601
float_ble_else.161600:
float_ble_cont.161601:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161602
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161604
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161605
float_ble_else.161604:
float_ble_cont.161605:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2542
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.161603
float_ble_else.161602:
float_ble_cont.161603:
    j float_ble_cont.161599
float_ble_else.161598:
float_ble_cont.161599:
    j float_ble_cont.161595
float_ble_else.161594:
float_ble_cont.161595:
    j float_ble_cont.161591
float_ble_else.161590:
float_ble_cont.161591:
    j float_ble_cont.161587
float_ble_else.161586:
float_ble_cont.161587:
    j float_ble_cont.161583
float_ble_else.161582:
float_ble_cont.161583:
    j float_ble_cont.161579
float_ble_else.161578:
float_ble_cont.161579:
    j float_ble_cont.161575
float_ble_else.161574:
float_ble_cont.161575:
    j float_ble_cont.161571
float_ble_else.161570:
float_ble_cont.161571:
    j float_ble_cont.161567
float_ble_else.161566:
float_ble_cont.161567:
    j float_ble_cont.161563
float_ble_else.161562:
float_ble_cont.161563:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161606
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161607
float_ble_else.161606:
float_ble_cont.161607:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161608
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161609
float_ble_else.161608:
float_ble_cont.161609:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161610
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161611
float_ble_else.161610:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161611:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161612
    fneg f0 f0
    j float_ble_cont.161613
float_ble_else.161612:
float_ble_cont.161613:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.161614
    fneg f1 f2
    j float_ble_cont.161615
float_ble_else.161614:
    fmv f1 f2
float_ble_cont.161615:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.161616
    j float_ble_cont.161617
float_ble_else.161616:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161618
    j float_ble_cont.161619
float_ble_else.161618:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161620
    j float_ble_cont.161621
float_ble_else.161620:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161622
    j float_ble_cont.161623
float_ble_else.161622:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161624
    j float_ble_cont.161625
float_ble_else.161624:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161626
    j float_ble_cont.161627
float_ble_else.161626:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161628
    j float_ble_cont.161629
float_ble_else.161628:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161630
    j float_ble_cont.161631
float_ble_else.161630:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161632
    j float_ble_cont.161633
float_ble_else.161632:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161634
    j float_ble_cont.161635
float_ble_else.161634:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161636
    j float_ble_cont.161637
float_ble_else.161636:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2540
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.161637:
float_ble_cont.161635:
float_ble_cont.161633:
float_ble_cont.161631:
float_ble_cont.161629:
float_ble_cont.161627:
float_ble_cont.161625:
float_ble_cont.161623:
float_ble_cont.161621:
float_ble_cont.161619:
float_ble_cont.161617:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161638
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161640
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161641
float_ble_else.161640:
float_ble_cont.161641:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161642
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161644
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161645
float_ble_else.161644:
float_ble_cont.161645:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161646
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161648
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161649
float_ble_else.161648:
float_ble_cont.161649:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161650
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161652
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161653
float_ble_else.161652:
float_ble_cont.161653:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161654
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161656
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161657
float_ble_else.161656:
float_ble_cont.161657:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161658
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161660
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161661
float_ble_else.161660:
float_ble_cont.161661:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161662
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161664
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161665
float_ble_else.161664:
float_ble_cont.161665:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161666
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161668
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161669
float_ble_else.161668:
float_ble_cont.161669:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161670
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161672
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161673
float_ble_else.161672:
float_ble_cont.161673:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161674
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161676
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161677
float_ble_else.161676:
float_ble_cont.161677:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161678
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161680
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161681
float_ble_else.161680:
float_ble_cont.161681:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2542
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.161679
float_ble_else.161678:
float_ble_cont.161679:
    j float_ble_cont.161675
float_ble_else.161674:
float_ble_cont.161675:
    j float_ble_cont.161671
float_ble_else.161670:
float_ble_cont.161671:
    j float_ble_cont.161667
float_ble_else.161666:
float_ble_cont.161667:
    j float_ble_cont.161663
float_ble_else.161662:
float_ble_cont.161663:
    j float_ble_cont.161659
float_ble_else.161658:
float_ble_cont.161659:
    j float_ble_cont.161655
float_ble_else.161654:
float_ble_cont.161655:
    j float_ble_cont.161651
float_ble_else.161650:
float_ble_cont.161651:
    j float_ble_cont.161647
float_ble_else.161646:
float_ble_cont.161647:
    j float_ble_cont.161643
float_ble_else.161642:
float_ble_cont.161643:
    j float_ble_cont.161639
float_ble_else.161638:
float_ble_cont.161639:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161682
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.161683
float_ble_else.161682:
float_ble_cont.161683:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161684
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161685
float_ble_else.161684:
float_ble_cont.161685:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.161686
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161687
float_ble_else.161686:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161687:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161688
    fneg f0 f0
    j float_ble_cont.161689
float_ble_else.161688:
float_ble_cont.161689:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f0 f0 f1
    lw r1 r29 52
    slti r28 r1 5
    bne r0 r28 bge_else.161690
    lwcZ f1 r29 48
    fmul f2 f1 f1
    fmul f3 f0 f0
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.161691
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.161692
float_ble_else.161691:
    flui f2 0
    # 0.000000
float_ble_cont.161692:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f1 f1 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f0 f0 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    lw r1 r29 16
    sll r1 r1 2
    lw r2 r29 12
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 8
    sll r3 r2 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    swcZ f1 r3 0
    swcZ f0 r3 4
    swcZ f2 r3 8
    addi r3 r2 40
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f0
    swcZ f1 r3 0
    swcZ f2 r3 4
    swcZ f3 r3 8
    addi r3 r2 80
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    swcZ f2 r3 0
    swcZ f3 r3 4
    swcZ f4 r3 8
    addi r3 r2 1
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    fneg f5 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    addi r3 r2 41
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f0 r3 8
    addi r2 r2 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f1 r1 4
    swcZ f0 r1 8
    jr r31
bge_else.161690:
    fmul f0 f0 f0
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.161694
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.161695
float_ble_else.161694:
    flui f0 0
    # 0.000000
float_ble_cont.161695:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.161696
    addi r2 r0 1
    j float_ble_cont.161697
float_ble_else.161696:
    or r2 r0 r0
float_ble_cont.161697:
    bne r2 r0 beq_else.161698
    fneg f1 f1
    j beq_cont.161699
beq_else.161698:
beq_cont.161699:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.161700
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.161701
float_ble_else.161700:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.161702
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.161703
float_ble_else.161702:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.161703:
float_ble_cont.161701:
    bne r2 r0 beq_else.161704
    fneg f1 f1
    j beq_cont.161705
beq_else.161704:
beq_cont.161705:
    lwcZ f2 r29 4
    fmul f1 f1 f2
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.161706
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161707
float_ble_else.161706:
float_ble_cont.161707:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 84
    fclt f0 f2
    bc1f float_ble_else.161708
    j float_ble_cont.161709
float_ble_else.161708:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161710
    j float_ble_cont.161711
float_ble_else.161710:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161712
    j float_ble_cont.161713
float_ble_else.161712:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161714
    j float_ble_cont.161715
float_ble_else.161714:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161716
    j float_ble_cont.161717
float_ble_else.161716:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161718
    j float_ble_cont.161719
float_ble_else.161718:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161720
    j float_ble_cont.161721
float_ble_else.161720:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161722
    j float_ble_cont.161723
float_ble_else.161722:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161724
    j float_ble_cont.161725
float_ble_else.161724:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161726
    j float_ble_cont.161727
float_ble_else.161726:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub1.2540
    subi r29 r29 96
    lw r31 r29 92
float_ble_cont.161727:
float_ble_cont.161725:
float_ble_cont.161723:
float_ble_cont.161721:
float_ble_cont.161719:
float_ble_cont.161717:
float_ble_cont.161715:
float_ble_cont.161713:
float_ble_cont.161711:
float_ble_cont.161709:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161728
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161730
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161731
float_ble_else.161730:
float_ble_cont.161731:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161732
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161734
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161735
float_ble_else.161734:
float_ble_cont.161735:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161736
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161738
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161739
float_ble_else.161738:
float_ble_cont.161739:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161740
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161742
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161743
float_ble_else.161742:
float_ble_cont.161743:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161744
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161746
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161747
float_ble_else.161746:
float_ble_cont.161747:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161748
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161750
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161751
float_ble_else.161750:
float_ble_cont.161751:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161752
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161754
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161755
float_ble_else.161754:
float_ble_cont.161755:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161756
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161758
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161759
float_ble_else.161758:
float_ble_cont.161759:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161760
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161762
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161763
float_ble_else.161762:
float_ble_cont.161763:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161764
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161766
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161767
float_ble_else.161766:
float_ble_cont.161767:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub2.2542
    subi r29 r29 96
    lw r31 r29 92
    j float_ble_cont.161765
float_ble_else.161764:
float_ble_cont.161765:
    j float_ble_cont.161761
float_ble_else.161760:
float_ble_cont.161761:
    j float_ble_cont.161757
float_ble_else.161756:
float_ble_cont.161757:
    j float_ble_cont.161753
float_ble_else.161752:
float_ble_cont.161753:
    j float_ble_cont.161749
float_ble_else.161748:
float_ble_cont.161749:
    j float_ble_cont.161745
float_ble_else.161744:
float_ble_cont.161745:
    j float_ble_cont.161741
float_ble_else.161740:
float_ble_cont.161741:
    j float_ble_cont.161737
float_ble_else.161736:
float_ble_cont.161737:
    j float_ble_cont.161733
float_ble_else.161732:
float_ble_cont.161733:
    j float_ble_cont.161729
float_ble_else.161728:
float_ble_cont.161729:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161768
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161769
float_ble_else.161768:
float_ble_cont.161769:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161770
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161771
float_ble_else.161770:
float_ble_cont.161771:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161772
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161773
float_ble_else.161772:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161773:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161774
    fneg f0 f0
    j float_ble_cont.161775
float_ble_else.161774:
float_ble_cont.161775:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 80
    fclt f2 f1
    bc1f float_ble_else.161776
    fneg f1 f2
    j float_ble_cont.161777
float_ble_else.161776:
    fmv f1 f2
float_ble_cont.161777:
    addi r1 r0 3
    swcZ f0 r29 88
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.161778
    j float_ble_cont.161779
float_ble_else.161778:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161780
    j float_ble_cont.161781
float_ble_else.161780:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161782
    j float_ble_cont.161783
float_ble_else.161782:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161784
    j float_ble_cont.161785
float_ble_else.161784:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161786
    j float_ble_cont.161787
float_ble_else.161786:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161788
    j float_ble_cont.161789
float_ble_else.161788:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161790
    j float_ble_cont.161791
float_ble_else.161790:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161792
    j float_ble_cont.161793
float_ble_else.161792:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161794
    j float_ble_cont.161795
float_ble_else.161794:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161796
    j float_ble_cont.161797
float_ble_else.161796:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2540
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.161797:
float_ble_cont.161795:
float_ble_cont.161793:
float_ble_cont.161791:
float_ble_cont.161789:
float_ble_cont.161787:
float_ble_cont.161785:
float_ble_cont.161783:
float_ble_cont.161781:
float_ble_cont.161779:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161798
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161800
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161801
float_ble_else.161800:
float_ble_cont.161801:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161802
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161804
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161805
float_ble_else.161804:
float_ble_cont.161805:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161806
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161808
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161809
float_ble_else.161808:
float_ble_cont.161809:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161810
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161812
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161813
float_ble_else.161812:
float_ble_cont.161813:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161814
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161816
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161817
float_ble_else.161816:
float_ble_cont.161817:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161818
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161820
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161821
float_ble_else.161820:
float_ble_cont.161821:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161822
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161824
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161825
float_ble_else.161824:
float_ble_cont.161825:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161826
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161828
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161829
float_ble_else.161828:
float_ble_cont.161829:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161830
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161832
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161833
float_ble_else.161832:
float_ble_cont.161833:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161834
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161836
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161837
float_ble_else.161836:
float_ble_cont.161837:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2542
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.161835
float_ble_else.161834:
float_ble_cont.161835:
    j float_ble_cont.161831
float_ble_else.161830:
float_ble_cont.161831:
    j float_ble_cont.161827
float_ble_else.161826:
float_ble_cont.161827:
    j float_ble_cont.161823
float_ble_else.161822:
float_ble_cont.161823:
    j float_ble_cont.161819
float_ble_else.161818:
float_ble_cont.161819:
    j float_ble_cont.161815
float_ble_else.161814:
float_ble_cont.161815:
    j float_ble_cont.161811
float_ble_else.161810:
float_ble_cont.161811:
    j float_ble_cont.161807
float_ble_else.161806:
float_ble_cont.161807:
    j float_ble_cont.161803
float_ble_else.161802:
float_ble_cont.161803:
    j float_ble_cont.161799
float_ble_else.161798:
float_ble_cont.161799:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161838
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.161839
float_ble_else.161838:
float_ble_cont.161839:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161840
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161841
float_ble_else.161840:
float_ble_cont.161841:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.161842
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161843
float_ble_else.161842:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161843:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161844
    fneg f0 f0
    j float_ble_cont.161845
float_ble_else.161844:
float_ble_cont.161845:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 88
    fmul f0 f1 f0
    lwcZ f1 r29 76
    fmul f0 f0 f1
    lw r1 r29 52
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.161846
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.161847
float_ble_else.161846:
    flui f1 0
    # 0.000000
float_ble_cont.161847:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.161848
    addi r2 r0 1
    j float_ble_cont.161849
float_ble_else.161848:
    or r2 r0 r0
float_ble_cont.161849:
    bne r2 r0 beq_else.161850
    fneg f2 f2
    j beq_cont.161851
beq_else.161850:
beq_cont.161851:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.161852
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.161853
float_ble_else.161852:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.161854
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.161855
float_ble_else.161854:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.161855:
float_ble_cont.161853:
    bne r2 r0 beq_else.161856
    fneg f2 f2
    j beq_cont.161857
beq_else.161856:
beq_cont.161857:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 96
    sw r1 r29 100
    swcZ f1 r29 104
    swcZ f2 r29 108
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    flui f0 0
    # 0.000000
    lwcZ f1 r29 108
    fclt f1 f0
    bc1f float_ble_else.161858
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161859
float_ble_else.161858:
float_ble_cont.161859:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 112
    fclt f0 f2
    bc1f float_ble_else.161860
    j float_ble_cont.161861
float_ble_else.161860:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161862
    j float_ble_cont.161863
float_ble_else.161862:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161864
    j float_ble_cont.161865
float_ble_else.161864:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161866
    j float_ble_cont.161867
float_ble_else.161866:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161868
    j float_ble_cont.161869
float_ble_else.161868:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161870
    j float_ble_cont.161871
float_ble_else.161870:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161872
    j float_ble_cont.161873
float_ble_else.161872:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161874
    j float_ble_cont.161875
float_ble_else.161874:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161876
    j float_ble_cont.161877
float_ble_else.161876:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.161878
    j float_ble_cont.161879
float_ble_else.161878:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub1.2540
    subi r29 r29 120
    lw r31 r29 116
float_ble_cont.161879:
float_ble_cont.161877:
float_ble_cont.161875:
float_ble_cont.161873:
float_ble_cont.161871:
float_ble_cont.161869:
float_ble_cont.161867:
float_ble_cont.161865:
float_ble_cont.161863:
float_ble_cont.161861:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161880
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161882
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161883
float_ble_else.161882:
float_ble_cont.161883:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161884
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161886
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161887
float_ble_else.161886:
float_ble_cont.161887:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161888
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161890
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161891
float_ble_else.161890:
float_ble_cont.161891:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161892
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161894
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161895
float_ble_else.161894:
float_ble_cont.161895:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161896
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161898
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161899
float_ble_else.161898:
float_ble_cont.161899:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161900
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161902
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161903
float_ble_else.161902:
float_ble_cont.161903:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161904
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161906
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161907
float_ble_else.161906:
float_ble_cont.161907:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161908
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161910
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161911
float_ble_else.161910:
float_ble_cont.161911:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161912
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161914
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161915
float_ble_else.161914:
float_ble_cont.161915:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161916
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161918
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161919
float_ble_else.161918:
float_ble_cont.161919:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub2.2542
    subi r29 r29 120
    lw r31 r29 116
    j float_ble_cont.161917
float_ble_else.161916:
float_ble_cont.161917:
    j float_ble_cont.161913
float_ble_else.161912:
float_ble_cont.161913:
    j float_ble_cont.161909
float_ble_else.161908:
float_ble_cont.161909:
    j float_ble_cont.161905
float_ble_else.161904:
float_ble_cont.161905:
    j float_ble_cont.161901
float_ble_else.161900:
float_ble_cont.161901:
    j float_ble_cont.161897
float_ble_else.161896:
float_ble_cont.161897:
    j float_ble_cont.161893
float_ble_else.161892:
float_ble_cont.161893:
    j float_ble_cont.161889
float_ble_else.161888:
float_ble_cont.161889:
    j float_ble_cont.161885
float_ble_else.161884:
float_ble_cont.161885:
    j float_ble_cont.161881
float_ble_else.161880:
float_ble_cont.161881:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161920
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161921
float_ble_else.161920:
float_ble_cont.161921:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161922
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161923
float_ble_else.161922:
float_ble_cont.161923:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161924
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161925
float_ble_else.161924:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161925:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161926
    fneg f0 f0
    j float_ble_cont.161927
float_ble_else.161926:
float_ble_cont.161927:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 108
    fclt f2 f1
    bc1f float_ble_else.161928
    fneg f1 f2
    j float_ble_cont.161929
float_ble_else.161928:
    fmv f1 f2
float_ble_cont.161929:
    addi r1 r0 3
    swcZ f0 r29 116
    fmv  f0 f1
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 120
    fclt f0 f1
    bc1f float_ble_else.161930
    j float_ble_cont.161931
float_ble_else.161930:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161932
    j float_ble_cont.161933
float_ble_else.161932:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161934
    j float_ble_cont.161935
float_ble_else.161934:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161936
    j float_ble_cont.161937
float_ble_else.161936:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161938
    j float_ble_cont.161939
float_ble_else.161938:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161940
    j float_ble_cont.161941
float_ble_else.161940:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161942
    j float_ble_cont.161943
float_ble_else.161942:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161944
    j float_ble_cont.161945
float_ble_else.161944:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161946
    j float_ble_cont.161947
float_ble_else.161946:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.161948
    j float_ble_cont.161949
float_ble_else.161948:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2540
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.161949:
float_ble_cont.161947:
float_ble_cont.161945:
float_ble_cont.161943:
float_ble_cont.161941:
float_ble_cont.161939:
float_ble_cont.161937:
float_ble_cont.161935:
float_ble_cont.161933:
float_ble_cont.161931:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161950
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161952
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161953
float_ble_else.161952:
float_ble_cont.161953:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161954
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161956
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161957
float_ble_else.161956:
float_ble_cont.161957:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161958
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161960
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161961
float_ble_else.161960:
float_ble_cont.161961:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161962
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161964
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161965
float_ble_else.161964:
float_ble_cont.161965:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161966
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161968
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161969
float_ble_else.161968:
float_ble_cont.161969:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161970
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161972
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161973
float_ble_else.161972:
float_ble_cont.161973:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161974
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161976
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161977
float_ble_else.161976:
float_ble_cont.161977:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161978
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161980
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161981
float_ble_else.161980:
float_ble_cont.161981:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161982
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161984
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161985
float_ble_else.161984:
float_ble_cont.161985:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161986
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161988
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.161989
float_ble_else.161988:
float_ble_cont.161989:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2542
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.161987
float_ble_else.161986:
float_ble_cont.161987:
    j float_ble_cont.161983
float_ble_else.161982:
float_ble_cont.161983:
    j float_ble_cont.161979
float_ble_else.161978:
float_ble_cont.161979:
    j float_ble_cont.161975
float_ble_else.161974:
float_ble_cont.161975:
    j float_ble_cont.161971
float_ble_else.161970:
float_ble_cont.161971:
    j float_ble_cont.161967
float_ble_else.161966:
float_ble_cont.161967:
    j float_ble_cont.161963
float_ble_else.161962:
float_ble_cont.161963:
    j float_ble_cont.161959
float_ble_else.161958:
float_ble_cont.161959:
    j float_ble_cont.161955
float_ble_else.161954:
float_ble_cont.161955:
    j float_ble_cont.161951
float_ble_else.161950:
float_ble_cont.161951:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161990
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.161991
float_ble_else.161990:
float_ble_cont.161991:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.161992
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.161993
float_ble_else.161992:
float_ble_cont.161993:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.161994
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.161995
float_ble_else.161994:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.161995:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.161996
    fneg f0 f0
    j float_ble_cont.161997
float_ble_else.161996:
float_ble_cont.161997:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lwcZ f1 r29 104
    fmul f1 f0 f1
    lwcZ f0 r29 96
    lwcZ f2 r29 4
    lwcZ f3 r29 20
    lw r1 r29 100
    lw r2 r29 16
    lw r3 r29 8
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
calc_dirvecs.3050:
    lw r4 r25 4
    slt r28 r1 r0
    bne r0 r28 beq_else.161998
    itof f1 r1
    flui f2 15948
    # 0.200000
    fori f2 f2 -13107
    fmul f1 f1 f2
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    fsub f1 f1 f2
    flui f2 16033
    # 0.316228
    fori f2 f2 -5989
    flui f3 16289
    # 1.264519
    fori f3 f3 -9278
    fmul f3 f3 f1
    addi r5 r0 3
    sw r25 r29 0
    sw r1 r29 4
    swcZ f1 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r4 r29 20
    swcZ f0 r29 24
    swcZ f2 r29 28
    swcZ f3 r29 32
    mv r1 r5
    fmv  f0 f3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.161999
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162000
float_ble_else.161999:
float_ble_cont.162000:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.162001
    j float_ble_cont.162002
float_ble_else.162001:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162003
    j float_ble_cont.162004
float_ble_else.162003:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162005
    j float_ble_cont.162006
float_ble_else.162005:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162007
    j float_ble_cont.162008
float_ble_else.162007:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162009
    j float_ble_cont.162010
float_ble_else.162009:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162011
    j float_ble_cont.162012
float_ble_else.162011:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162013
    j float_ble_cont.162014
float_ble_else.162013:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162015
    j float_ble_cont.162016
float_ble_else.162015:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162017
    j float_ble_cont.162018
float_ble_else.162017:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162019
    j float_ble_cont.162020
float_ble_else.162019:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2540
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.162020:
float_ble_cont.162018:
float_ble_cont.162016:
float_ble_cont.162014:
float_ble_cont.162012:
float_ble_cont.162010:
float_ble_cont.162008:
float_ble_cont.162006:
float_ble_cont.162004:
float_ble_cont.162002:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162021
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162023
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162024
float_ble_else.162023:
float_ble_cont.162024:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162025
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162027
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162028
float_ble_else.162027:
float_ble_cont.162028:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162029
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162031
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162032
float_ble_else.162031:
float_ble_cont.162032:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162033
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162035
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162036
float_ble_else.162035:
float_ble_cont.162036:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162037
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162039
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162040
float_ble_else.162039:
float_ble_cont.162040:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162041
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162043
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162044
float_ble_else.162043:
float_ble_cont.162044:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162045
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162047
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162048
float_ble_else.162047:
float_ble_cont.162048:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162049
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162051
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162052
float_ble_else.162051:
float_ble_cont.162052:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162053
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162055
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162056
float_ble_else.162055:
float_ble_cont.162056:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162057
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162059
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162060
float_ble_else.162059:
float_ble_cont.162060:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2542
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.162058
float_ble_else.162057:
float_ble_cont.162058:
    j float_ble_cont.162054
float_ble_else.162053:
float_ble_cont.162054:
    j float_ble_cont.162050
float_ble_else.162049:
float_ble_cont.162050:
    j float_ble_cont.162046
float_ble_else.162045:
float_ble_cont.162046:
    j float_ble_cont.162042
float_ble_else.162041:
float_ble_cont.162042:
    j float_ble_cont.162038
float_ble_else.162037:
float_ble_cont.162038:
    j float_ble_cont.162034
float_ble_else.162033:
float_ble_cont.162034:
    j float_ble_cont.162030
float_ble_else.162029:
float_ble_cont.162030:
    j float_ble_cont.162026
float_ble_else.162025:
float_ble_cont.162026:
    j float_ble_cont.162022
float_ble_else.162021:
float_ble_cont.162022:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162061
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162062
float_ble_else.162061:
float_ble_cont.162062:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162063
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162064
float_ble_else.162063:
float_ble_cont.162064:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162065
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162066
float_ble_else.162065:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162066:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162067
    fneg f0 f0
    j float_ble_cont.162068
float_ble_else.162067:
float_ble_cont.162068:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.162069
    fneg f1 f2
    j float_ble_cont.162070
float_ble_else.162069:
    fmv f1 f2
float_ble_cont.162070:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.162071
    j float_ble_cont.162072
float_ble_else.162071:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162073
    j float_ble_cont.162074
float_ble_else.162073:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162075
    j float_ble_cont.162076
float_ble_else.162075:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162077
    j float_ble_cont.162078
float_ble_else.162077:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162079
    j float_ble_cont.162080
float_ble_else.162079:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162081
    j float_ble_cont.162082
float_ble_else.162081:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162083
    j float_ble_cont.162084
float_ble_else.162083:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162085
    j float_ble_cont.162086
float_ble_else.162085:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162087
    j float_ble_cont.162088
float_ble_else.162087:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162089
    j float_ble_cont.162090
float_ble_else.162089:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2540
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.162090:
float_ble_cont.162088:
float_ble_cont.162086:
float_ble_cont.162084:
float_ble_cont.162082:
float_ble_cont.162080:
float_ble_cont.162078:
float_ble_cont.162076:
float_ble_cont.162074:
float_ble_cont.162072:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162091
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162093
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162094
float_ble_else.162093:
float_ble_cont.162094:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162095
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162097
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162098
float_ble_else.162097:
float_ble_cont.162098:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162099
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162101
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162102
float_ble_else.162101:
float_ble_cont.162102:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162103
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162105
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162106
float_ble_else.162105:
float_ble_cont.162106:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162107
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162109
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162110
float_ble_else.162109:
float_ble_cont.162110:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162111
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162113
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162114
float_ble_else.162113:
float_ble_cont.162114:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162115
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162117
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162118
float_ble_else.162117:
float_ble_cont.162118:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162119
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162121
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162122
float_ble_else.162121:
float_ble_cont.162122:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162123
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162125
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162126
float_ble_else.162125:
float_ble_cont.162126:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162127
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162129
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162130
float_ble_else.162129:
float_ble_cont.162130:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2542
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.162128
float_ble_else.162127:
float_ble_cont.162128:
    j float_ble_cont.162124
float_ble_else.162123:
float_ble_cont.162124:
    j float_ble_cont.162120
float_ble_else.162119:
float_ble_cont.162120:
    j float_ble_cont.162116
float_ble_else.162115:
float_ble_cont.162116:
    j float_ble_cont.162112
float_ble_else.162111:
float_ble_cont.162112:
    j float_ble_cont.162108
float_ble_else.162107:
float_ble_cont.162108:
    j float_ble_cont.162104
float_ble_else.162103:
float_ble_cont.162104:
    j float_ble_cont.162100
float_ble_else.162099:
float_ble_cont.162100:
    j float_ble_cont.162096
float_ble_else.162095:
float_ble_cont.162096:
    j float_ble_cont.162092
float_ble_else.162091:
float_ble_cont.162092:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162131
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.162132
float_ble_else.162131:
float_ble_cont.162132:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162133
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162134
float_ble_else.162133:
float_ble_cont.162134:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.162135
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162136
float_ble_else.162135:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162136:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162137
    fneg f0 f0
    j float_ble_cont.162138
float_ble_else.162137:
float_ble_cont.162138:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.162139
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.162140
float_ble_else.162139:
    flui f1 0
    # 0.000000
float_ble_cont.162140:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.162141
    addi r2 r0 1
    j float_ble_cont.162142
float_ble_else.162141:
    or r2 r0 r0
float_ble_cont.162142:
    bne r2 r0 beq_else.162143
    fneg f2 f2
    j beq_cont.162144
beq_else.162143:
beq_cont.162144:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.162145
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.162146
float_ble_else.162145:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.162147
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.162148
float_ble_else.162147:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.162148:
float_ble_cont.162146:
    bne r2 r0 beq_else.162149
    fneg f2 f2
    j beq_cont.162150
beq_else.162149:
beq_cont.162150:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.162151
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162152
float_ble_else.162151:
float_ble_cont.162152:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.162153
    j float_ble_cont.162154
float_ble_else.162153:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162155
    j float_ble_cont.162156
float_ble_else.162155:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162157
    j float_ble_cont.162158
float_ble_else.162157:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162159
    j float_ble_cont.162160
float_ble_else.162159:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162161
    j float_ble_cont.162162
float_ble_else.162161:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162163
    j float_ble_cont.162164
float_ble_else.162163:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162165
    j float_ble_cont.162166
float_ble_else.162165:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162167
    j float_ble_cont.162168
float_ble_else.162167:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162169
    j float_ble_cont.162170
float_ble_else.162169:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162171
    j float_ble_cont.162172
float_ble_else.162171:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2540
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.162172:
float_ble_cont.162170:
float_ble_cont.162168:
float_ble_cont.162166:
float_ble_cont.162164:
float_ble_cont.162162:
float_ble_cont.162160:
float_ble_cont.162158:
float_ble_cont.162156:
float_ble_cont.162154:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162173
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162175
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162176
float_ble_else.162175:
float_ble_cont.162176:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162177
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162179
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162180
float_ble_else.162179:
float_ble_cont.162180:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162181
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162183
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162184
float_ble_else.162183:
float_ble_cont.162184:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162185
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162187
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162188
float_ble_else.162187:
float_ble_cont.162188:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162189
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162191
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162192
float_ble_else.162191:
float_ble_cont.162192:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162193
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162195
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162196
float_ble_else.162195:
float_ble_cont.162196:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162197
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162199
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162200
float_ble_else.162199:
float_ble_cont.162200:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162201
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162203
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162204
float_ble_else.162203:
float_ble_cont.162204:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162205
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162207
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162208
float_ble_else.162207:
float_ble_cont.162208:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162209
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162211
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162212
float_ble_else.162211:
float_ble_cont.162212:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2542
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.162210
float_ble_else.162209:
float_ble_cont.162210:
    j float_ble_cont.162206
float_ble_else.162205:
float_ble_cont.162206:
    j float_ble_cont.162202
float_ble_else.162201:
float_ble_cont.162202:
    j float_ble_cont.162198
float_ble_else.162197:
float_ble_cont.162198:
    j float_ble_cont.162194
float_ble_else.162193:
float_ble_cont.162194:
    j float_ble_cont.162190
float_ble_else.162189:
float_ble_cont.162190:
    j float_ble_cont.162186
float_ble_else.162185:
float_ble_cont.162186:
    j float_ble_cont.162182
float_ble_else.162181:
float_ble_cont.162182:
    j float_ble_cont.162178
float_ble_else.162177:
float_ble_cont.162178:
    j float_ble_cont.162174
float_ble_else.162173:
float_ble_cont.162174:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162213
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162214
float_ble_else.162213:
float_ble_cont.162214:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162215
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162216
float_ble_else.162215:
float_ble_cont.162216:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162217
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162218
float_ble_else.162217:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162218:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162219
    fneg f0 f0
    j float_ble_cont.162220
float_ble_else.162219:
float_ble_cont.162220:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.162221
    fneg f1 f2
    j float_ble_cont.162222
float_ble_else.162221:
    fmv f1 f2
float_ble_cont.162222:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.162223
    j float_ble_cont.162224
float_ble_else.162223:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162225
    j float_ble_cont.162226
float_ble_else.162225:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162227
    j float_ble_cont.162228
float_ble_else.162227:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162229
    j float_ble_cont.162230
float_ble_else.162229:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162231
    j float_ble_cont.162232
float_ble_else.162231:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162233
    j float_ble_cont.162234
float_ble_else.162233:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162235
    j float_ble_cont.162236
float_ble_else.162235:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162237
    j float_ble_cont.162238
float_ble_else.162237:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162239
    j float_ble_cont.162240
float_ble_else.162239:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162241
    j float_ble_cont.162242
float_ble_else.162241:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2540
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.162242:
float_ble_cont.162240:
float_ble_cont.162238:
float_ble_cont.162236:
float_ble_cont.162234:
float_ble_cont.162232:
float_ble_cont.162230:
float_ble_cont.162228:
float_ble_cont.162226:
float_ble_cont.162224:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162243
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162245
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162246
float_ble_else.162245:
float_ble_cont.162246:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162247
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162249
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162250
float_ble_else.162249:
float_ble_cont.162250:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162251
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162253
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162254
float_ble_else.162253:
float_ble_cont.162254:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162255
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162257
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162258
float_ble_else.162257:
float_ble_cont.162258:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162259
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162261
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162262
float_ble_else.162261:
float_ble_cont.162262:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162263
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162265
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162266
float_ble_else.162265:
float_ble_cont.162266:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162267
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162269
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162270
float_ble_else.162269:
float_ble_cont.162270:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162271
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162273
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162274
float_ble_else.162273:
float_ble_cont.162274:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162275
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162277
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162278
float_ble_else.162277:
float_ble_cont.162278:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162279
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162281
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162282
float_ble_else.162281:
float_ble_cont.162282:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2542
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.162280
float_ble_else.162279:
float_ble_cont.162280:
    j float_ble_cont.162276
float_ble_else.162275:
float_ble_cont.162276:
    j float_ble_cont.162272
float_ble_else.162271:
float_ble_cont.162272:
    j float_ble_cont.162268
float_ble_else.162267:
float_ble_cont.162268:
    j float_ble_cont.162264
float_ble_else.162263:
float_ble_cont.162264:
    j float_ble_cont.162260
float_ble_else.162259:
float_ble_cont.162260:
    j float_ble_cont.162256
float_ble_else.162255:
float_ble_cont.162256:
    j float_ble_cont.162252
float_ble_else.162251:
float_ble_cont.162252:
    j float_ble_cont.162248
float_ble_else.162247:
float_ble_cont.162248:
    j float_ble_cont.162244
float_ble_else.162243:
float_ble_cont.162244:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162283
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.162284
float_ble_else.162283:
float_ble_cont.162284:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162285
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162286
float_ble_else.162285:
float_ble_cont.162286:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.162287
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162288
float_ble_else.162287:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162288:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162289
    fneg f0 f0
    j float_ble_cont.162290
float_ble_else.162289:
float_ble_cont.162290:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f1 f0 f1
    lwcZ f0 r29 48
    lwcZ f2 r29 8
    lwcZ f3 r29 24
    lw r1 r29 52
    lw r2 r29 16
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 4
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    lw r2 r29 12
    addi r3 r2 2
    flui f1 16033
    # 0.316228
    fori f1 f1 -5989
    flui f2 16289
    # 1.264519
    fori f2 f2 -9278
    fmul f2 f2 f0
    addi r4 r0 3
    swcZ f0 r29 76
    sw r3 r29 80
    swcZ f1 r29 84
    swcZ f2 r29 88
    mv r1 r4
    fmv  f0 f2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 0
    # 0.000000
    lwcZ f1 r29 88
    fclt f1 f0
    bc1f float_ble_else.162291
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162292
float_ble_else.162291:
float_ble_cont.162292:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 92
    fclt f0 f2
    bc1f float_ble_else.162293
    j float_ble_cont.162294
float_ble_else.162293:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162295
    j float_ble_cont.162296
float_ble_else.162295:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162297
    j float_ble_cont.162298
float_ble_else.162297:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162299
    j float_ble_cont.162300
float_ble_else.162299:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162301
    j float_ble_cont.162302
float_ble_else.162301:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162303
    j float_ble_cont.162304
float_ble_else.162303:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162305
    j float_ble_cont.162306
float_ble_else.162305:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162307
    j float_ble_cont.162308
float_ble_else.162307:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162309
    j float_ble_cont.162310
float_ble_else.162309:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162311
    j float_ble_cont.162312
float_ble_else.162311:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2540
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.162312:
float_ble_cont.162310:
float_ble_cont.162308:
float_ble_cont.162306:
float_ble_cont.162304:
float_ble_cont.162302:
float_ble_cont.162300:
float_ble_cont.162298:
float_ble_cont.162296:
float_ble_cont.162294:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162313
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162315
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162316
float_ble_else.162315:
float_ble_cont.162316:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162317
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162319
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162320
float_ble_else.162319:
float_ble_cont.162320:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162321
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162323
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162324
float_ble_else.162323:
float_ble_cont.162324:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162325
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162327
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162328
float_ble_else.162327:
float_ble_cont.162328:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162329
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162331
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162332
float_ble_else.162331:
float_ble_cont.162332:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162333
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162335
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162336
float_ble_else.162335:
float_ble_cont.162336:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162337
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162339
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162340
float_ble_else.162339:
float_ble_cont.162340:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162341
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162343
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162344
float_ble_else.162343:
float_ble_cont.162344:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162345
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162347
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162348
float_ble_else.162347:
float_ble_cont.162348:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162349
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162351
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162352
float_ble_else.162351:
float_ble_cont.162352:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2542
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.162350
float_ble_else.162349:
float_ble_cont.162350:
    j float_ble_cont.162346
float_ble_else.162345:
float_ble_cont.162346:
    j float_ble_cont.162342
float_ble_else.162341:
float_ble_cont.162342:
    j float_ble_cont.162338
float_ble_else.162337:
float_ble_cont.162338:
    j float_ble_cont.162334
float_ble_else.162333:
float_ble_cont.162334:
    j float_ble_cont.162330
float_ble_else.162329:
float_ble_cont.162330:
    j float_ble_cont.162326
float_ble_else.162325:
float_ble_cont.162326:
    j float_ble_cont.162322
float_ble_else.162321:
float_ble_cont.162322:
    j float_ble_cont.162318
float_ble_else.162317:
float_ble_cont.162318:
    j float_ble_cont.162314
float_ble_else.162313:
float_ble_cont.162314:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162353
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162354
float_ble_else.162353:
float_ble_cont.162354:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162355
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162356
float_ble_else.162355:
float_ble_cont.162356:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162357
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162358
float_ble_else.162357:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162358:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162359
    fneg f0 f0
    j float_ble_cont.162360
float_ble_else.162359:
float_ble_cont.162360:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 88
    fclt f2 f1
    bc1f float_ble_else.162361
    fneg f1 f2
    j float_ble_cont.162362
float_ble_else.162361:
    fmv f1 f2
float_ble_cont.162362:
    addi r1 r0 3
    swcZ f0 r29 96
    fmv  f0 f1
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 100
    fclt f0 f1
    bc1f float_ble_else.162363
    j float_ble_cont.162364
float_ble_else.162363:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162365
    j float_ble_cont.162366
float_ble_else.162365:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162367
    j float_ble_cont.162368
float_ble_else.162367:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162369
    j float_ble_cont.162370
float_ble_else.162369:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162371
    j float_ble_cont.162372
float_ble_else.162371:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162373
    j float_ble_cont.162374
float_ble_else.162373:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162375
    j float_ble_cont.162376
float_ble_else.162375:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162377
    j float_ble_cont.162378
float_ble_else.162377:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162379
    j float_ble_cont.162380
float_ble_else.162379:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162381
    j float_ble_cont.162382
float_ble_else.162381:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub1.2540
    subi r29 r29 112
    lw r31 r29 108
float_ble_cont.162382:
float_ble_cont.162380:
float_ble_cont.162378:
float_ble_cont.162376:
float_ble_cont.162374:
float_ble_cont.162372:
float_ble_cont.162370:
float_ble_cont.162368:
float_ble_cont.162366:
float_ble_cont.162364:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162383
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162385
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162386
float_ble_else.162385:
float_ble_cont.162386:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162387
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162389
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162390
float_ble_else.162389:
float_ble_cont.162390:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162391
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162393
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162394
float_ble_else.162393:
float_ble_cont.162394:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162395
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162397
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162398
float_ble_else.162397:
float_ble_cont.162398:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162399
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162401
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162402
float_ble_else.162401:
float_ble_cont.162402:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162403
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162405
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162406
float_ble_else.162405:
float_ble_cont.162406:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162407
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162409
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162410
float_ble_else.162409:
float_ble_cont.162410:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162411
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162413
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162414
float_ble_else.162413:
float_ble_cont.162414:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162415
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162417
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162418
float_ble_else.162417:
float_ble_cont.162418:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162419
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162421
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162422
float_ble_else.162421:
float_ble_cont.162422:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub2.2542
    subi r29 r29 112
    lw r31 r29 108
    j float_ble_cont.162420
float_ble_else.162419:
float_ble_cont.162420:
    j float_ble_cont.162416
float_ble_else.162415:
float_ble_cont.162416:
    j float_ble_cont.162412
float_ble_else.162411:
float_ble_cont.162412:
    j float_ble_cont.162408
float_ble_else.162407:
float_ble_cont.162408:
    j float_ble_cont.162404
float_ble_else.162403:
float_ble_cont.162404:
    j float_ble_cont.162400
float_ble_else.162399:
float_ble_cont.162400:
    j float_ble_cont.162396
float_ble_else.162395:
float_ble_cont.162396:
    j float_ble_cont.162392
float_ble_else.162391:
float_ble_cont.162392:
    j float_ble_cont.162388
float_ble_else.162387:
float_ble_cont.162388:
    j float_ble_cont.162384
float_ble_else.162383:
float_ble_cont.162384:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162423
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.162424
float_ble_else.162423:
float_ble_cont.162424:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162425
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162426
float_ble_else.162425:
float_ble_cont.162426:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.162427
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162428
float_ble_else.162427:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162428:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162429
    fneg f0 f0
    j float_ble_cont.162430
float_ble_else.162429:
float_ble_cont.162430:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 96
    fmul f0 f1 f0
    lwcZ f1 r29 84
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.162431
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.162432
float_ble_else.162431:
    flui f1 0
    # 0.000000
float_ble_cont.162432:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.162433
    addi r2 r0 1
    j float_ble_cont.162434
float_ble_else.162433:
    or r2 r0 r0
float_ble_cont.162434:
    bne r2 r0 beq_else.162435
    fneg f2 f2
    j beq_cont.162436
beq_else.162435:
beq_cont.162436:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.162437
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.162438
float_ble_else.162437:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.162439
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.162440
float_ble_else.162439:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.162440:
float_ble_cont.162438:
    bne r2 r0 beq_else.162441
    fneg f2 f2
    j beq_cont.162442
beq_else.162441:
beq_cont.162442:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 104
    sw r1 r29 108
    swcZ f1 r29 112
    swcZ f2 r29 116
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    flui f0 0
    # 0.000000
    lwcZ f1 r29 116
    fclt f1 f0
    bc1f float_ble_else.162443
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162444
float_ble_else.162443:
float_ble_cont.162444:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 120
    fclt f0 f2
    bc1f float_ble_else.162445
    j float_ble_cont.162446
float_ble_else.162445:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162447
    j float_ble_cont.162448
float_ble_else.162447:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162449
    j float_ble_cont.162450
float_ble_else.162449:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162451
    j float_ble_cont.162452
float_ble_else.162451:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162453
    j float_ble_cont.162454
float_ble_else.162453:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162455
    j float_ble_cont.162456
float_ble_else.162455:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162457
    j float_ble_cont.162458
float_ble_else.162457:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162459
    j float_ble_cont.162460
float_ble_else.162459:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162461
    j float_ble_cont.162462
float_ble_else.162461:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.162463
    j float_ble_cont.162464
float_ble_else.162463:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2540
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.162464:
float_ble_cont.162462:
float_ble_cont.162460:
float_ble_cont.162458:
float_ble_cont.162456:
float_ble_cont.162454:
float_ble_cont.162452:
float_ble_cont.162450:
float_ble_cont.162448:
float_ble_cont.162446:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162465
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162467
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162468
float_ble_else.162467:
float_ble_cont.162468:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162469
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162471
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162472
float_ble_else.162471:
float_ble_cont.162472:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162473
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162475
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162476
float_ble_else.162475:
float_ble_cont.162476:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162477
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162479
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162480
float_ble_else.162479:
float_ble_cont.162480:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162481
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162483
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162484
float_ble_else.162483:
float_ble_cont.162484:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162485
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162487
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162488
float_ble_else.162487:
float_ble_cont.162488:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162489
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162491
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162492
float_ble_else.162491:
float_ble_cont.162492:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162493
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162495
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162496
float_ble_else.162495:
float_ble_cont.162496:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162497
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162499
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162500
float_ble_else.162499:
float_ble_cont.162500:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162501
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162503
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162504
float_ble_else.162503:
float_ble_cont.162504:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2542
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.162502
float_ble_else.162501:
float_ble_cont.162502:
    j float_ble_cont.162498
float_ble_else.162497:
float_ble_cont.162498:
    j float_ble_cont.162494
float_ble_else.162493:
float_ble_cont.162494:
    j float_ble_cont.162490
float_ble_else.162489:
float_ble_cont.162490:
    j float_ble_cont.162486
float_ble_else.162485:
float_ble_cont.162486:
    j float_ble_cont.162482
float_ble_else.162481:
float_ble_cont.162482:
    j float_ble_cont.162478
float_ble_else.162477:
float_ble_cont.162478:
    j float_ble_cont.162474
float_ble_else.162473:
float_ble_cont.162474:
    j float_ble_cont.162470
float_ble_else.162469:
float_ble_cont.162470:
    j float_ble_cont.162466
float_ble_else.162465:
float_ble_cont.162466:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162505
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162506
float_ble_else.162505:
float_ble_cont.162506:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162507
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162508
float_ble_else.162507:
float_ble_cont.162508:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162509
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162510
float_ble_else.162509:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162510:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162511
    fneg f0 f0
    j float_ble_cont.162512
float_ble_else.162511:
float_ble_cont.162512:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 116
    fclt f2 f1
    bc1f float_ble_else.162513
    fneg f1 f2
    j float_ble_cont.162514
float_ble_else.162513:
    fmv f1 f2
float_ble_cont.162514:
    addi r1 r0 3
    swcZ f0 r29 124
    fmv  f0 f1
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 128
    fclt f0 f1
    bc1f float_ble_else.162515
    j float_ble_cont.162516
float_ble_else.162515:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162517
    j float_ble_cont.162518
float_ble_else.162517:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162519
    j float_ble_cont.162520
float_ble_else.162519:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162521
    j float_ble_cont.162522
float_ble_else.162521:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162523
    j float_ble_cont.162524
float_ble_else.162523:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162525
    j float_ble_cont.162526
float_ble_else.162525:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162527
    j float_ble_cont.162528
float_ble_else.162527:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162529
    j float_ble_cont.162530
float_ble_else.162529:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162531
    j float_ble_cont.162532
float_ble_else.162531:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.162533
    j float_ble_cont.162534
float_ble_else.162533:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub1.2540
    subi r29 r29 136
    lw r31 r29 132
float_ble_cont.162534:
float_ble_cont.162532:
float_ble_cont.162530:
float_ble_cont.162528:
float_ble_cont.162526:
float_ble_cont.162524:
float_ble_cont.162522:
float_ble_cont.162520:
float_ble_cont.162518:
float_ble_cont.162516:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162535
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162537
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162538
float_ble_else.162537:
float_ble_cont.162538:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162539
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162541
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162542
float_ble_else.162541:
float_ble_cont.162542:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162543
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162545
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162546
float_ble_else.162545:
float_ble_cont.162546:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162547
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162549
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162550
float_ble_else.162549:
float_ble_cont.162550:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162551
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162553
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162554
float_ble_else.162553:
float_ble_cont.162554:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162555
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162557
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162558
float_ble_else.162557:
float_ble_cont.162558:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162559
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162561
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162562
float_ble_else.162561:
float_ble_cont.162562:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162563
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162565
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162566
float_ble_else.162565:
float_ble_cont.162566:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162567
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162569
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162570
float_ble_else.162569:
float_ble_cont.162570:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162571
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162573
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.162574
float_ble_else.162573:
float_ble_cont.162574:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub2.2542
    subi r29 r29 136
    lw r31 r29 132
    j float_ble_cont.162572
float_ble_else.162571:
float_ble_cont.162572:
    j float_ble_cont.162568
float_ble_else.162567:
float_ble_cont.162568:
    j float_ble_cont.162564
float_ble_else.162563:
float_ble_cont.162564:
    j float_ble_cont.162560
float_ble_else.162559:
float_ble_cont.162560:
    j float_ble_cont.162556
float_ble_else.162555:
float_ble_cont.162556:
    j float_ble_cont.162552
float_ble_else.162551:
float_ble_cont.162552:
    j float_ble_cont.162548
float_ble_else.162547:
float_ble_cont.162548:
    j float_ble_cont.162544
float_ble_else.162543:
float_ble_cont.162544:
    j float_ble_cont.162540
float_ble_else.162539:
float_ble_cont.162540:
    j float_ble_cont.162536
float_ble_else.162535:
float_ble_cont.162536:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162575
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.162576
float_ble_else.162575:
float_ble_cont.162576:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.162577
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.162578
float_ble_else.162577:
float_ble_cont.162578:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.162579
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.162580
float_ble_else.162579:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.162580:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.162581
    fneg f0 f0
    j float_ble_cont.162582
float_ble_else.162581:
float_ble_cont.162582:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 124
    fmul f0 f1 f0
    lwcZ f1 r29 112
    fmul f1 f0 f1
    lwcZ f0 r29 104
    lwcZ f2 r29 76
    lwcZ f3 r29 24
    lw r1 r29 108
    lw r2 r29 16
    lw r3 r29 80
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162583
    subi r2 r2 5
    j bge_cont.162584
bge_else.162583:
bge_cont.162584:
    slt r28 r1 r0
    bne r0 r28 beq_else.162585
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r3 r29 12
    lw r25 r29 20
    sw r2 r29 132
    sw r1 r29 136
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    lwcZ f3 r29 24
    lw r4 r29 132
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    subi r1 r1 1
    lw r2 r29 132
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162586
    subi r2 r2 5
    j bge_cont.162587
bge_else.162586:
bge_cont.162587:
    slt r28 r1 r0
    bne r0 r28 beq_else.162588
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f1 f0 f1
    flui f0 0
    # 0.000000
    sw r1 r29 140
    swcZ f1 r29 144
    sw r2 r29 148
    sw r31 r29 156
    addi r29 r29 160
    jal adjust_position.3039
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 152
    sw r1 r29 156
    sw r31 r29 164
    addi r29 r29 168
    jal adjust_position.3039
    subi r29 r29 168
    lw r31 r29 164
    fmv f1 f0
    lwcZ f0 r29 152
    lwcZ f2 r29 144
    lwcZ f3 r29 24
    lw r1 r29 156
    lw r2 r29 148
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 140
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f1 f0 f1
    flui f0 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    swcZ f1 r29 160
    sw r3 r29 164
    sw r31 r29 172
    addi r29 r29 176
    jal adjust_position.3039
    subi r29 r29 176
    lw r31 r29 172
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 168
    sw r1 r29 172
    sw r31 r29 180
    addi r29 r29 184
    jal adjust_position.3039
    subi r29 r29 184
    lw r31 r29 180
    fmv f1 f0
    lwcZ f0 r29 168
    lwcZ f2 r29 160
    lwcZ f3 r29 24
    lw r1 r29 172
    lw r2 r29 148
    lw r3 r29 164
    lw r25 r29 20
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r1 r29 140
    subi r1 r1 1
    lw r2 r29 148
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162589
    subi r2 r2 5
    j bge_cont.162590
bge_else.162589:
bge_cont.162590:
    slt r28 r1 r0
    bne r0 r28 beq_else.162591
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r3 r29 12
    lw r25 r29 20
    sw r2 r29 176
    sw r1 r29 180
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 180
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    lwcZ f3 r29 24
    lw r4 r29 176
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 180
    subi r1 r1 1
    lw r2 r29 176
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162592
    subi r2 r2 5
    j bge_cont.162593
bge_else.162592:
bge_cont.162593:
    lwcZ f0 r29 24
    lw r3 r29 12
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.162591:
    jr r31
beq_else.162588:
    jr r31
beq_else.162585:
    jr r31
beq_else.161998:
    jr r31
calc_dirvec_rows.3055:
    lw r4 r25 8
    lw r5 r25 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162598
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    flui f2 -16948
    # -0.100000
    fori f2 f2 -13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r4 r29 8
    swcZ f3 r29 12
    sw r2 r29 16
    sw r5 r29 20
    sw r3 r29 24
    mv r1 r0
    mv r25 r5
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 24
    addi r3 r1 2
    lwcZ f3 r29 12
    lw r2 r29 16
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    lw r1 r29 16
    addi r2 r1 1
    slti r28 r2 5
    bne r0 r28 bge_else.162599
    subi r2 r2 5
    j bge_cont.162600
bge_else.162599:
bge_cont.162600:
    flui f1 -16743
    # -0.300000
    fori f1 f1 -26214
    flui f0 0
    # 0.000000
    swcZ f1 r29 28
    sw r2 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal adjust_position.3039
    subi r29 r29 40
    lw r31 r29 36
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 36
    sw r1 r29 40
    sw r31 r29 44
    addi r29 r29 48
    jal adjust_position.3039
    subi r29 r29 48
    lw r31 r29 44
    fmv f1 f0
    lwcZ f0 r29 36
    lwcZ f2 r29 28
    lwcZ f3 r29 12
    lw r1 r29 40
    lw r2 r29 32
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 44
    addi r29 r29 48
    lw r26 r25 0
    jalr r26
    subi r29 r29 48
    lw r31 r29 44
    flui f1 16179
    # 0.700000
    fori f1 f1 13107
    flui f0 0
    # 0.000000
    lw r1 r29 24
    addi r2 r1 2
    swcZ f1 r29 44
    sw r2 r29 48
    sw r31 r29 52
    addi r29 r29 56
    jal adjust_position.3039
    subi r29 r29 56
    lw r31 r29 52
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 52
    sw r1 r29 56
    sw r31 r29 60
    addi r29 r29 64
    jal adjust_position.3039
    subi r29 r29 64
    lw r31 r29 60
    fmv f1 f0
    lwcZ f0 r29 52
    lwcZ f2 r29 44
    lwcZ f3 r29 12
    lw r1 r29 56
    lw r2 r29 32
    lw r3 r29 48
    lw r25 r29 20
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.162601
    subi r2 r1 5
    j bge_cont.162602
bge_else.162601:
    or r2 r1 r0
bge_cont.162602:
    flui f2 -16640
    # -0.500000
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 12
    lw r3 r29 24
    lw r25 r29 20
    sw r2 r29 60
    mv r1 r0
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    flui f2 16128
    # 0.500000
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 24
    addi r3 r1 2
    lwcZ f3 r29 12
    lw r2 r29 60
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r1 r0 1
    lw r2 r29 60
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162603
    subi r2 r2 5
    j bge_cont.162604
bge_else.162603:
bge_cont.162604:
    lwcZ f0 r29 12
    lw r3 r29 24
    lw r25 r29 8
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.162605
    subi r2 r2 5
    j bge_cont.162606
bge_else.162605:
bge_cont.162606:
    lw r3 r29 24
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162607
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    flui f2 0
    # 0.000000
    sw r1 r29 64
    swcZ f1 r29 68
    sw r3 r29 72
    sw r2 r29 76
    swcZ f0 r29 80
    fmv  f0 f2
    sw r31 r29 84
    addi r29 r29 88
    jal adjust_position.3039
    subi r29 r29 88
    lw r31 r29 84
    addi r1 r0 1
    lwcZ f1 r29 80
    swcZ f0 r29 84
    sw r1 r29 88
    sw r31 r29 92
    addi r29 r29 96
    jal adjust_position.3039
    subi r29 r29 96
    lw r31 r29 92
    fmv f1 f0
    lwcZ f0 r29 84
    lwcZ f2 r29 68
    lwcZ f3 r29 80
    lw r1 r29 88
    lw r2 r29 76
    lw r3 r29 72
    lw r25 r29 20
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    flui f0 0
    # 0.000000
    lw r1 r29 72
    addi r2 r1 2
    swcZ f1 r29 92
    sw r2 r29 96
    sw r31 r29 100
    addi r29 r29 104
    jal adjust_position.3039
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 1
    lwcZ f1 r29 80
    swcZ f0 r29 100
    sw r1 r29 104
    sw r31 r29 108
    addi r29 r29 112
    jal adjust_position.3039
    subi r29 r29 112
    lw r31 r29 108
    fmv f1 f0
    lwcZ f0 r29 100
    lwcZ f2 r29 92
    lwcZ f3 r29 80
    lw r1 r29 104
    lw r2 r29 76
    lw r3 r29 96
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 76
    addi r2 r1 1
    slti r28 r2 5
    bne r0 r28 bge_else.162608
    subi r2 r2 5
    j bge_cont.162609
bge_else.162608:
bge_cont.162609:
    flui f2 -16743
    # -0.300000
    fori f2 f2 -26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 80
    lw r3 r29 72
    lw r25 r29 20
    sw r2 r29 108
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    flui f2 16179
    # 0.700000
    fori f2 f2 13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 72
    addi r3 r1 2
    lwcZ f3 r29 80
    lw r2 r29 108
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 2
    lw r2 r29 108
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.162610
    subi r2 r2 5
    j bge_cont.162611
bge_else.162610:
bge_cont.162611:
    lwcZ f0 r29 80
    lw r3 r29 72
    lw r25 r29 8
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 64
    subi r1 r1 1
    lw r2 r29 76
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.162612
    subi r2 r2 5
    j bge_cont.162613
bge_else.162612:
bge_cont.162613:
    lw r3 r29 72
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162614
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    flui f2 -16948
    # -0.100000
    fori f2 f2 -13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r25 r29 20
    sw r1 r29 112
    swcZ f3 r29 116
    sw r2 r29 120
    sw r3 r29 124
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 124
    addi r3 r1 2
    lwcZ f3 r29 116
    lw r2 r29 120
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 3
    lw r2 r29 120
    addi r3 r2 1
    slti r28 r3 5
    bne r0 r28 bge_else.162615
    subi r3 r3 5
    j bge_cont.162616
bge_else.162615:
bge_cont.162616:
    lwcZ f0 r29 116
    lw r4 r29 124
    lw r25 r29 8
    mv r2 r3
    mv r3 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 112
    subi r1 r1 1
    lw r2 r29 120
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.162617
    subi r2 r2 5
    j bge_cont.162618
bge_else.162617:
bge_cont.162618:
    lw r3 r29 124
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162619
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r4 r0 4
    lw r25 r29 8
    sw r3 r29 128
    sw r2 r29 132
    sw r1 r29 136
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    subi r1 r1 1
    lw r2 r29 132
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.162620
    subi r2 r2 5
    j bge_cont.162621
bge_else.162620:
bge_cont.162621:
    lw r3 r29 128
    addi r3 r3 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.162619:
    jr r31
beq_else.162614:
    jr r31
beq_else.162607:
    jr r31
beq_else.162598:
    jr r31
create_dirvec_elements.3061:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 beq_else.162626
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r2 r29 8
    sw r3 r29 12
    mv r1 r4
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 16
    mv r1 r3
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 16
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162627
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 20
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162628
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162629
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 36
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162630
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162631
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 52
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162632
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 64
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 60
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162633
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 72
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 72
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 68
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162634
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 76
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 80
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 80
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162635
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 88
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 88
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 84
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162636
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 96
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162637
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 104
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 104
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 100
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162638
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 112
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 108
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162639
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 120
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 120
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 116
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162640
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 124
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 128
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 128
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 124
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162641
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 12
    lw r1 r1 0
    sw r2 r29 136
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 132
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    lw r25 r29 0
    mv r1 r4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.162641:
    jr r31
beq_else.162640:
    jr r31
beq_else.162639:
    jr r31
beq_else.162638:
    jr r31
beq_else.162637:
    jr r31
beq_else.162636:
    jr r31
beq_else.162635:
    jr r31
beq_else.162634:
    jr r31
beq_else.162633:
    jr r31
beq_else.162632:
    jr r31
beq_else.162631:
    jr r31
beq_else.162630:
    jr r31
beq_else.162629:
    jr r31
beq_else.162628:
    jr r31
beq_else.162627:
    jr r31
beq_else.162626:
    jr r31
create_dirvecs.3064:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162658
    addi r5 r0 120
    addi r6 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r4 r29 4
    sw r3 r29 8
    sw r1 r29 12
    sw r5 r29 16
    sw r2 r29 20
    mv r1 r6
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    lw r1 r29 16
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 36
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 36
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 44
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 52
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 52
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 60
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 60
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 64
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 68
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 68
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 72
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 72
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 76
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 76
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 80
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 80
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 424
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 84
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 84
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 420
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 88
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 88
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 416
    addi r1 r0 103
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 12
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162659
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 100
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 100
    sw r1 r2 0
    lw r1 r29 96
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 108
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 108
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 112
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 116
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 116
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 120
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 120
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 124
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 124
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 128
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 128
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 132
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 132
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 136
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 140
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 140
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 144
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 144
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 148
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 148
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_float_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 152
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 152
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_float_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 156
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 156
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 424
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 160
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 160
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 420
    addi r1 r0 104
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 92
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162660
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 164
    sw r2 r29 168
    mv r1 r3
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_float_array
    subi r29 r29 176
    lw r31 r29 172
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 172
    mv r1 r3
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 172
    sw r1 r2 0
    lw r1 r29 168
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    lw r2 r29 164
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 176
    mv r1 r3
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_float_array
    subi r29 r29 184
    lw r31 r29 180
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 180
    mv r1 r3
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 180
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 184
    mv r1 r3
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 184
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 188
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 188
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_float_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 192
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 192
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_float_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 196
    mv r1 r3
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 196
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_float_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 200
    mv r1 r3
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 200
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_float_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 204
    mv r1 r3
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 204
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_float_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 208
    mv r1 r3
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 208
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_float_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 212
    mv r1 r3
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 212
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_float_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 216
    mv r1 r3
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 216
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_float_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 220
    mv r1 r3
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 220
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_float_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 224
    mv r1 r3
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 224
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_float_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 228
    mv r1 r3
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 228
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 424
    addi r1 r0 105
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 164
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162661
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 232
    sw r2 r29 236
    mv r1 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 240
    mv r1 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 240
    sw r1 r2 0
    lw r1 r29 236
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 232
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 244
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_float_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 248
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 248
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_float_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 252
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 252
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 256
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 256
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 260
    mv r1 r3
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 260
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 264
    mv r1 r3
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 264
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 268
    mv r1 r3
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 268
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_float_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 272
    mv r1 r3
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 272
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_float_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 276
    mv r1 r3
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 276
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 280
    mv r1 r3
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 280
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 284
    mv r1 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 284
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_float_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 288
    mv r1 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 288
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_float_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 292
    mv r1 r3
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 292
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 428
    addi r1 r0 106
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 300
    addi r29 r29 304
    lw r26 r25 0
    jalr r26
    subi r29 r29 304
    lw r31 r29 300
    lw r1 r29 232
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162662
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 296
    sw r2 r29 300
    mv r1 r3
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 304
    mv r1 r3
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 304
    sw r1 r2 0
    lw r1 r29 300
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 296
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 308
    mv r1 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 312
    mv r1 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 312
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 316
    mv r1 r3
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 316
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 320
    mv r1 r3
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 320
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 324
    mv r1 r3
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 324
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 328
    mv r1 r3
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 328
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 332
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 332
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 336
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 336
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 340
    mv r1 r3
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 340
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 344
    mv r1 r3
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 344
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 348
    mv r1 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 348
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 352
    mv r1 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 352
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 432
    addi r1 r0 107
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    lw r1 r29 296
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162663
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 356
    sw r2 r29 360
    mv r1 r3
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 364
    mv r1 r3
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 364
    sw r1 r2 0
    lw r1 r29 360
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 356
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 368
    mv r1 r3
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 372
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 372
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 376
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 376
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 380
    mv r1 r3
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 380
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 384
    mv r1 r3
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 384
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 388
    mv r1 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 388
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 392
    mv r1 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 392
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 396
    mv r1 r3
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 396
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 400
    mv r1 r3
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 400
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 404
    mv r1 r3
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 404
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 408
    mv r1 r3
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 408
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 436
    addi r1 r0 108
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 412
    addi r29 r29 416
    lw r26 r25 0
    jalr r26
    subi r29 r29 416
    lw r31 r29 412
    lw r1 r29 356
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162664
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 412
    sw r2 r29 416
    mv r1 r3
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 420
    mv r1 r3
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 420
    sw r1 r2 0
    lw r1 r29 416
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 412
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 424
    mv r1 r3
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 428
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 428
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 432
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 432
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 436
    mv r1 r3
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 436
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 440
    mv r1 r3
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 440
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 444
    mv r1 r3
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 444
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 448
    mv r1 r3
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 448
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 452
    mv r1 r3
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 452
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 456
    mv r1 r3
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 456
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 460
    mv r1 r3
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_array
    subi r29 r29 472
    lw r31 r29 468
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 460
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 440
    addi r1 r0 109
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 468
    addi r29 r29 472
    lw r26 r25 0
    jalr r26
    subi r29 r29 472
    lw r31 r29 468
    lw r1 r29 412
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162665
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 464
    sw r2 r29 468
    mv r1 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 472
    mv r1 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 472
    sw r1 r2 0
    lw r1 r29 468
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 464
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 476
    mv r1 r3
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 480
    mv r1 r3
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 480
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 484
    mv r1 r3
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 484
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 488
    mv r1 r3
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 488
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 492
    mv r1 r3
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 492
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 496
    mv r1 r3
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 496
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 500
    mv r1 r3
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 500
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 504
    mv r1 r3
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 504
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r0 r1
    lw r1 r29 20
    lw r1 r1 0
    sw r2 r29 508
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 508
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 444
    addi r1 r0 110
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 516
    addi r29 r29 520
    lw r26 r25 0
    jalr r26
    subi r29 r29 520
    lw r31 r29 516
    lw r1 r29 464
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.162665:
    jr r31
beq_else.162664:
    jr r31
beq_else.162663:
    jr r31
beq_else.162662:
    jr r31
beq_else.162661:
    jr r31
beq_else.162660:
    jr r31
beq_else.162659:
    jr r31
beq_else.162658:
    jr r31
init_dirvec_constants.3066:
    lw r3 r25 16
    lw r4 r25 12
    lw r5 r25 8
    lw r6 r25 4
    slt r28 r2 r0
    bne r0 r28 beq_else.162674
    sll r7 r2 2
    add r27 r1 r7
    lw r7 r27 0
    lw r8 r5 0
    subi r8 r8 1
    sw r25 r29 0
    sw r3 r29 4
    sw r6 r29 8
    sw r4 r29 12
    sw r5 r29 16
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r8
    mv r1 r7
    mv r25 r6
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    lw r1 r29 24
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162675
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 28
    slt r28 r5 r0
    bne r0 r28 ble_else.162676
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r2 4
    lw r9 r2 0
    lw r10 r6 4
    sw r2 r29 32
    addi r28 r0 1
    bne r10 r28 beq_else.162678
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162680
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162681
float_eq0.162680:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162682
    addi r5 r0 1
    j float_ble_cont.162683
float_ble_else.162682:
    or r5 r0 r0
float_ble_cont.162683:
    bne r4 r0 beq_else.162684
    or r4 r5 r0
    j beq_cont.162685
beq_else.162684:
    bne r5 r0 beq_else.162686
    addi r4 r0 1
    j beq_cont.162687
beq_else.162686:
    or r4 r0 r0
beq_cont.162687:
beq_cont.162685:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162688
    fneg f0 f0
    j beq_cont.162689
beq_else.162688:
beq_cont.162689:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162681:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162690
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162691
float_eq0.162690:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162692
    addi r5 r0 1
    j float_ble_cont.162693
float_ble_else.162692:
    or r5 r0 r0
float_ble_cont.162693:
    bne r4 r0 beq_else.162694
    or r4 r5 r0
    j beq_cont.162695
beq_else.162694:
    bne r5 r0 beq_else.162696
    addi r4 r0 1
    j beq_cont.162697
beq_else.162696:
    or r4 r0 r0
beq_cont.162697:
beq_cont.162695:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162698
    fneg f0 f0
    j beq_cont.162699
beq_else.162698:
beq_cont.162699:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162691:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162700
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162701
float_eq0.162700:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162702
    addi r5 r0 1
    j float_ble_cont.162703
float_ble_else.162702:
    or r5 r0 r0
float_ble_cont.162703:
    bne r4 r0 beq_else.162704
    or r4 r5 r0
    j beq_cont.162705
beq_else.162704:
    bne r5 r0 beq_else.162706
    addi r4 r0 1
    j beq_cont.162707
beq_else.162706:
    or r4 r0 r0
beq_cont.162707:
beq_cont.162705:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162708
    fneg f0 f0
    j beq_cont.162709
beq_else.162708:
beq_cont.162709:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162701:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162679
beq_else.162678:
    addi r28 r0 2
    bne r10 r28 beq_else.162710
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162712
    addi r2 r0 1
    j float_ble_cont.162713
float_ble_else.162712:
    or r2 r0 r0
float_ble_cont.162713:
    bne r2 r0 beq_else.162714
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162715
beq_else.162714:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162715:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162711
beq_else.162710:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162716
    fmv f0 f3
    j beq_cont.162717
beq_else.162716:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162717:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162718
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162719
beq_else.162718:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162719:
    fcz f0
    bc1f float_eq0.162720
    j float_eq0_cont.162721
float_eq0.162720:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162721:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162711:
beq_cont.162679:
    subi r2 r2 1
    lw r1 r29 32
    lw r25 r29 8
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j ble_cont.162677
ble_else.162676:
ble_cont.162677:
    lw r1 r29 28
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162722
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 52
    mv r1 r2
    mv r2 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162723
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162724
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 60
    mv r1 r2
    mv r2 r5
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 60
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162725
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 64
    slt r28 r5 r0
    bne r0 r28 ble_else.162726
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r6 4
    sw r2 r29 68
    addi r28 r0 1
    bne r9 r28 beq_else.162728
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162730
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162731
float_eq0.162730:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162732
    addi r5 r0 1
    j float_ble_cont.162733
float_ble_else.162732:
    or r5 r0 r0
float_ble_cont.162733:
    bne r4 r0 beq_else.162734
    or r4 r5 r0
    j beq_cont.162735
beq_else.162734:
    bne r5 r0 beq_else.162736
    addi r4 r0 1
    j beq_cont.162737
beq_else.162736:
    or r4 r0 r0
beq_cont.162737:
beq_cont.162735:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162738
    fneg f0 f0
    j beq_cont.162739
beq_else.162738:
beq_cont.162739:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162731:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162740
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162741
float_eq0.162740:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162742
    addi r5 r0 1
    j float_ble_cont.162743
float_ble_else.162742:
    or r5 r0 r0
float_ble_cont.162743:
    bne r4 r0 beq_else.162744
    or r4 r5 r0
    j beq_cont.162745
beq_else.162744:
    bne r5 r0 beq_else.162746
    addi r4 r0 1
    j beq_cont.162747
beq_else.162746:
    or r4 r0 r0
beq_cont.162747:
beq_cont.162745:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162748
    fneg f0 f0
    j beq_cont.162749
beq_else.162748:
beq_cont.162749:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162741:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162750
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162751
float_eq0.162750:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162752
    addi r5 r0 1
    j float_ble_cont.162753
float_ble_else.162752:
    or r5 r0 r0
float_ble_cont.162753:
    bne r4 r0 beq_else.162754
    or r4 r5 r0
    j beq_cont.162755
beq_else.162754:
    bne r5 r0 beq_else.162756
    addi r4 r0 1
    j beq_cont.162757
beq_else.162756:
    or r4 r0 r0
beq_cont.162757:
beq_cont.162755:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162758
    fneg f0 f0
    j beq_cont.162759
beq_else.162758:
beq_cont.162759:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162751:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162729
beq_else.162728:
    addi r28 r0 2
    bne r9 r28 beq_else.162760
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162762
    addi r2 r0 1
    j float_ble_cont.162763
float_ble_else.162762:
    or r2 r0 r0
float_ble_cont.162763:
    bne r2 r0 beq_else.162764
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162765
beq_else.162764:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162765:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162761
beq_else.162760:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162766
    fmv f0 f3
    j beq_cont.162767
beq_else.162766:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162767:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162768
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162769
beq_else.162768:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162769:
    fcz f0
    bc1f float_eq0.162770
    j float_eq0_cont.162771
float_eq0.162770:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162771:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162761:
beq_cont.162729:
    subi r2 r2 1
    lw r1 r29 68
    lw r25 r29 8
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j ble_cont.162727
ble_else.162726:
ble_cont.162727:
    lw r1 r29 64
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162772
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r4 r4 0
    subi r4 r4 1
    lw r25 r29 8
    sw r1 r29 88
    mv r1 r2
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162773
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 92
    subi r2 r1 1
    lw r1 r29 20
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.162773:
    jr r31
beq_else.162772:
    jr r31
beq_else.162725:
    jr r31
beq_else.162724:
    jr r31
beq_else.162723:
    jr r31
beq_else.162722:
    jr r31
beq_else.162675:
    jr r31
beq_else.162674:
    jr r31
init_vecset_constants.3069:
    lw r2 r25 24
    lw r3 r25 20
    lw r4 r25 16
    lw r5 r25 12
    lw r6 r25 8
    lw r7 r25 4
    slt r28 r1 r0
    bne r0 r28 beq_else.162782
    sll r8 r1 2
    add r27 r7 r8
    lw r8 r27 0
    lw r9 r8 476
    lw r10 r4 0
    subi r10 r10 1
    sw r25 r29 0
    sw r7 r29 4
    sw r1 r29 8
    sw r6 r29 12
    sw r3 r29 16
    sw r2 r29 20
    sw r5 r29 24
    sw r4 r29 28
    sw r8 r29 32
    slt r28 r10 r0
    bne r0 r28 ble_else.162783
    sll r11 r10 2
    add r27 r3 r11
    lw r11 r27 0
    lw r12 r9 4
    lw r13 r9 0
    lw r14 r11 4
    sw r9 r29 36
    addi r28 r0 1
    bne r14 r28 beq_else.162785
    addi r14 r0 6
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162787
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162788
float_eq0.162787:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162789
    addi r5 r0 1
    j float_ble_cont.162790
float_ble_else.162789:
    or r5 r0 r0
float_ble_cont.162790:
    bne r4 r0 beq_else.162791
    or r4 r5 r0
    j beq_cont.162792
beq_else.162791:
    bne r5 r0 beq_else.162793
    addi r4 r0 1
    j beq_cont.162794
beq_else.162793:
    or r4 r0 r0
beq_cont.162794:
beq_cont.162792:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162795
    fneg f0 f0
    j beq_cont.162796
beq_else.162795:
beq_cont.162796:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162788:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162797
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162798
float_eq0.162797:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162799
    addi r5 r0 1
    j float_ble_cont.162800
float_ble_else.162799:
    or r5 r0 r0
float_ble_cont.162800:
    bne r4 r0 beq_else.162801
    or r4 r5 r0
    j beq_cont.162802
beq_else.162801:
    bne r5 r0 beq_else.162803
    addi r4 r0 1
    j beq_cont.162804
beq_else.162803:
    or r4 r0 r0
beq_cont.162804:
beq_cont.162802:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162805
    fneg f0 f0
    j beq_cont.162806
beq_else.162805:
beq_cont.162806:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162798:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162807
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162808
float_eq0.162807:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162809
    addi r5 r0 1
    j float_ble_cont.162810
float_ble_else.162809:
    or r5 r0 r0
float_ble_cont.162810:
    bne r4 r0 beq_else.162811
    or r4 r5 r0
    j beq_cont.162812
beq_else.162811:
    bne r5 r0 beq_else.162813
    addi r4 r0 1
    j beq_cont.162814
beq_else.162813:
    or r4 r0 r0
beq_cont.162814:
beq_cont.162812:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162815
    fneg f0 f0
    j beq_cont.162816
beq_else.162815:
beq_cont.162816:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162808:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162786
beq_else.162785:
    addi r28 r0 2
    bne r14 r28 beq_else.162817
    addi r14 r0 4
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162819
    addi r2 r0 1
    j float_ble_cont.162820
float_ble_else.162819:
    or r2 r0 r0
float_ble_cont.162820:
    bne r2 r0 beq_else.162821
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162822
beq_else.162821:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162822:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162818
beq_else.162817:
    addi r14 r0 5
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162823
    fmv f0 f3
    j beq_cont.162824
beq_else.162823:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162824:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162825
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162826
beq_else.162825:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162826:
    fcz f0
    bc1f float_eq0.162827
    j float_eq0_cont.162828
float_eq0.162827:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162828:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162818:
beq_cont.162786:
    subi r2 r2 1
    lw r1 r29 36
    lw r25 r29 24
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j ble_cont.162784
ble_else.162783:
ble_cont.162784:
    lw r1 r29 32
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.162829
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 56
    addi r28 r0 1
    bne r9 r28 beq_else.162831
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162833
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162834
float_eq0.162833:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162835
    addi r5 r0 1
    j float_ble_cont.162836
float_ble_else.162835:
    or r5 r0 r0
float_ble_cont.162836:
    bne r4 r0 beq_else.162837
    or r4 r5 r0
    j beq_cont.162838
beq_else.162837:
    bne r5 r0 beq_else.162839
    addi r4 r0 1
    j beq_cont.162840
beq_else.162839:
    or r4 r0 r0
beq_cont.162840:
beq_cont.162838:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162841
    fneg f0 f0
    j beq_cont.162842
beq_else.162841:
beq_cont.162842:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162834:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162843
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162844
float_eq0.162843:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162845
    addi r5 r0 1
    j float_ble_cont.162846
float_ble_else.162845:
    or r5 r0 r0
float_ble_cont.162846:
    bne r4 r0 beq_else.162847
    or r4 r5 r0
    j beq_cont.162848
beq_else.162847:
    bne r5 r0 beq_else.162849
    addi r4 r0 1
    j beq_cont.162850
beq_else.162849:
    or r4 r0 r0
beq_cont.162850:
beq_cont.162848:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162851
    fneg f0 f0
    j beq_cont.162852
beq_else.162851:
beq_cont.162852:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162844:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162853
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162854
float_eq0.162853:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162855
    addi r5 r0 1
    j float_ble_cont.162856
float_ble_else.162855:
    or r5 r0 r0
float_ble_cont.162856:
    bne r4 r0 beq_else.162857
    or r4 r5 r0
    j beq_cont.162858
beq_else.162857:
    bne r5 r0 beq_else.162859
    addi r4 r0 1
    j beq_cont.162860
beq_else.162859:
    or r4 r0 r0
beq_cont.162860:
beq_cont.162858:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162861
    fneg f0 f0
    j beq_cont.162862
beq_else.162861:
beq_cont.162862:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162854:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162832
beq_else.162831:
    addi r28 r0 2
    bne r9 r28 beq_else.162863
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162865
    addi r2 r0 1
    j float_ble_cont.162866
float_ble_else.162865:
    or r2 r0 r0
float_ble_cont.162866:
    bne r2 r0 beq_else.162867
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162868
beq_else.162867:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162868:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162864
beq_else.162863:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162869
    fmv f0 f3
    j beq_cont.162870
beq_else.162869:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162870:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162871
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162872
beq_else.162871:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162872:
    fcz f0
    bc1f float_eq0.162873
    j float_eq0_cont.162874
float_eq0.162873:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162874:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162864:
beq_cont.162832:
    subi r2 r2 1
    lw r1 r29 56
    lw r25 r29 24
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j ble_cont.162830
ble_else.162829:
ble_cont.162830:
    lw r1 r29 32
    lw r2 r1 456
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 32
    lw r2 r1 452
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 112
    lw r1 r29 32
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 8
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162875
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 76
    sw r2 r29 80
    mv r2 r6
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.162876
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 84
    addi r28 r0 1
    bne r9 r28 beq_else.162878
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162880
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162881
float_eq0.162880:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162882
    addi r5 r0 1
    j float_ble_cont.162883
float_ble_else.162882:
    or r5 r0 r0
float_ble_cont.162883:
    bne r4 r0 beq_else.162884
    or r4 r5 r0
    j beq_cont.162885
beq_else.162884:
    bne r5 r0 beq_else.162886
    addi r4 r0 1
    j beq_cont.162887
beq_else.162886:
    or r4 r0 r0
beq_cont.162887:
beq_cont.162885:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162888
    fneg f0 f0
    j beq_cont.162889
beq_else.162888:
beq_cont.162889:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162881:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162890
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162891
float_eq0.162890:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162892
    addi r5 r0 1
    j float_ble_cont.162893
float_ble_else.162892:
    or r5 r0 r0
float_ble_cont.162893:
    bne r4 r0 beq_else.162894
    or r4 r5 r0
    j beq_cont.162895
beq_else.162894:
    bne r5 r0 beq_else.162896
    addi r4 r0 1
    j beq_cont.162897
beq_else.162896:
    or r4 r0 r0
beq_cont.162897:
beq_cont.162895:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162898
    fneg f0 f0
    j beq_cont.162899
beq_else.162898:
beq_cont.162899:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162891:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162900
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162901
float_eq0.162900:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162902
    addi r5 r0 1
    j float_ble_cont.162903
float_ble_else.162902:
    or r5 r0 r0
float_ble_cont.162903:
    bne r4 r0 beq_else.162904
    or r4 r5 r0
    j beq_cont.162905
beq_else.162904:
    bne r5 r0 beq_else.162906
    addi r4 r0 1
    j beq_cont.162907
beq_else.162906:
    or r4 r0 r0
beq_cont.162907:
beq_cont.162905:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162908
    fneg f0 f0
    j beq_cont.162909
beq_else.162908:
beq_cont.162909:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162901:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162879
beq_else.162878:
    addi r28 r0 2
    bne r9 r28 beq_else.162910
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162912
    addi r2 r0 1
    j float_ble_cont.162913
float_ble_else.162912:
    or r2 r0 r0
float_ble_cont.162913:
    bne r2 r0 beq_else.162914
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162915
beq_else.162914:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162915:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162911
beq_else.162910:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162916
    fmv f0 f3
    j beq_cont.162917
beq_else.162916:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162917:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162918
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162919
beq_else.162918:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162919:
    fcz f0
    bc1f float_eq0.162920
    j float_eq0_cont.162921
float_eq0.162920:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162921:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162911:
beq_cont.162879:
    subi r2 r2 1
    lw r1 r29 84
    lw r25 r29 24
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j ble_cont.162877
ble_else.162876:
ble_cont.162877:
    lw r1 r29 80
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 80
    lw r2 r1 456
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 113
    lw r1 r29 80
    lw r25 r29 12
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 76
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162922
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 104
    sw r2 r29 108
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.162923
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 112
    addi r28 r0 1
    bne r9 r28 beq_else.162925
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162927
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162928
float_eq0.162927:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162929
    addi r5 r0 1
    j float_ble_cont.162930
float_ble_else.162929:
    or r5 r0 r0
float_ble_cont.162930:
    bne r4 r0 beq_else.162931
    or r4 r5 r0
    j beq_cont.162932
beq_else.162931:
    bne r5 r0 beq_else.162933
    addi r4 r0 1
    j beq_cont.162934
beq_else.162933:
    or r4 r0 r0
beq_cont.162934:
beq_cont.162932:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162935
    fneg f0 f0
    j beq_cont.162936
beq_else.162935:
beq_cont.162936:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162928:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162937
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162938
float_eq0.162937:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162939
    addi r5 r0 1
    j float_ble_cont.162940
float_ble_else.162939:
    or r5 r0 r0
float_ble_cont.162940:
    bne r4 r0 beq_else.162941
    or r4 r5 r0
    j beq_cont.162942
beq_else.162941:
    bne r5 r0 beq_else.162943
    addi r4 r0 1
    j beq_cont.162944
beq_else.162943:
    or r4 r0 r0
beq_cont.162944:
beq_cont.162942:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162945
    fneg f0 f0
    j beq_cont.162946
beq_else.162945:
beq_cont.162946:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162938:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162947
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162948
float_eq0.162947:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162949
    addi r5 r0 1
    j float_ble_cont.162950
float_ble_else.162949:
    or r5 r0 r0
float_ble_cont.162950:
    bne r4 r0 beq_else.162951
    or r4 r5 r0
    j beq_cont.162952
beq_else.162951:
    bne r5 r0 beq_else.162953
    addi r4 r0 1
    j beq_cont.162954
beq_else.162953:
    or r4 r0 r0
beq_cont.162954:
beq_cont.162952:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.162955
    fneg f0 f0
    j beq_cont.162956
beq_else.162955:
beq_cont.162956:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162948:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162926
beq_else.162925:
    addi r28 r0 2
    bne r9 r28 beq_else.162957
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.162959
    addi r2 r0 1
    j float_ble_cont.162960
float_ble_else.162959:
    or r2 r0 r0
float_ble_cont.162960:
    bne r2 r0 beq_else.162961
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.162962
beq_else.162961:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.162962:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162958
beq_else.162957:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.162963
    fmv f0 f3
    j beq_cont.162964
beq_else.162963:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.162964:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.162965
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.162966
beq_else.162965:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.162966:
    fcz f0
    bc1f float_eq0.162967
    j float_eq0_cont.162968
float_eq0.162967:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.162968:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
beq_cont.162958:
beq_cont.162926:
    subi r2 r2 1
    lw r1 r29 112
    lw r25 r29 24
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j ble_cont.162924
ble_else.162923:
ble_cont.162924:
    lw r1 r29 108
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 108
    lw r2 r1 460
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 114
    lw r1 r29 108
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 104
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.162969
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 132
    sw r2 r29 136
    mv r2 r6
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.162970
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 140
    addi r28 r0 1
    bne r9 r28 beq_else.162972
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.162974
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.162975
float_eq0.162974:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162976
    addi r5 r0 1
    j float_ble_cont.162977
float_ble_else.162976:
    or r5 r0 r0
float_ble_cont.162977:
    bne r4 r0 beq_else.162978
    or r4 r5 r0
    j beq_cont.162979
beq_else.162978:
    bne r5 r0 beq_else.162980
    addi r4 r0 1
    j beq_cont.162981
beq_else.162980:
    or r4 r0 r0
beq_cont.162981:
beq_cont.162979:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.162982
    fneg f0 f0
    j beq_cont.162983
beq_else.162982:
beq_cont.162983:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.162975:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.162984
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.162985
float_eq0.162984:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162986
    addi r5 r0 1
    j float_ble_cont.162987
float_ble_else.162986:
    or r5 r0 r0
float_ble_cont.162987:
    bne r4 r0 beq_else.162988
    or r4 r5 r0
    j beq_cont.162989
beq_else.162988:
    bne r5 r0 beq_else.162990
    addi r4 r0 1
    j beq_cont.162991
beq_else.162990:
    or r4 r0 r0
beq_cont.162991:
beq_cont.162989:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.162992
    fneg f0 f0
    j beq_cont.162993
beq_else.162992:
beq_cont.162993:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.162985:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.162994
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.162995
float_eq0.162994:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.162996
    addi r5 r0 1
    j float_ble_cont.162997
float_ble_else.162996:
    or r5 r0 r0
float_ble_cont.162997:
    bne r4 r0 beq_else.162998
    or r4 r5 r0
    j beq_cont.162999
beq_else.162998:
    bne r5 r0 beq_else.163000
    addi r4 r0 1
    j beq_cont.163001
beq_else.163000:
    or r4 r0 r0
beq_cont.163001:
beq_cont.162999:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.163002
    fneg f0 f0
    j beq_cont.163003
beq_else.163002:
beq_cont.163003:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.162995:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.162973
beq_else.162972:
    addi r28 r0 2
    bne r9 r28 beq_else.163004
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.163006
    addi r2 r0 1
    j float_ble_cont.163007
float_ble_else.163006:
    or r2 r0 r0
float_ble_cont.163007:
    bne r2 r0 beq_else.163008
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.163009
beq_else.163008:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.163009:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.163005
beq_else.163004:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.163010
    fmv f0 f3
    j beq_cont.163011
beq_else.163010:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.163011:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.163012
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.163013
beq_else.163012:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.163013:
    fcz f0
    bc1f float_eq0.163014
    j float_eq0_cont.163015
float_eq0.163014:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.163015:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
beq_cont.163005:
beq_cont.162973:
    subi r2 r2 1
    lw r1 r29 140
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j ble_cont.162971
ble_else.162970:
ble_cont.162971:
    lw r1 r29 136
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 136
    lw r2 r1 464
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 115
    lw r1 r29 136
    lw r25 r29 12
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 132
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.163016
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    sw r1 r29 160
    sw r2 r29 164
    slt r28 r6 r0
    bne r0 r28 ble_else.163017
    sll r7 r6 2
    lw r8 r29 16
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    lw r9 r4 0
    lw r10 r7 4
    sw r4 r29 168
    addi r28 r0 1
    bne r10 r28 beq_else.163019
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.163021
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.163022
float_eq0.163021:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.163023
    addi r5 r0 1
    j float_ble_cont.163024
float_ble_else.163023:
    or r5 r0 r0
float_ble_cont.163024:
    bne r4 r0 beq_else.163025
    or r4 r5 r0
    j beq_cont.163026
beq_else.163025:
    bne r5 r0 beq_else.163027
    addi r4 r0 1
    j beq_cont.163028
beq_else.163027:
    or r4 r0 r0
beq_cont.163028:
beq_cont.163026:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.163029
    fneg f0 f0
    j beq_cont.163030
beq_else.163029:
beq_cont.163030:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.163022:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.163031
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.163032
float_eq0.163031:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.163033
    addi r5 r0 1
    j float_ble_cont.163034
float_ble_else.163033:
    or r5 r0 r0
float_ble_cont.163034:
    bne r4 r0 beq_else.163035
    or r4 r5 r0
    j beq_cont.163036
beq_else.163035:
    bne r5 r0 beq_else.163037
    addi r4 r0 1
    j beq_cont.163038
beq_else.163037:
    or r4 r0 r0
beq_cont.163038:
beq_cont.163036:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.163039
    fneg f0 f0
    j beq_cont.163040
beq_else.163039:
beq_cont.163040:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.163032:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.163041
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.163042
float_eq0.163041:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.163043
    addi r5 r0 1
    j float_ble_cont.163044
float_ble_else.163043:
    or r5 r0 r0
float_ble_cont.163044:
    bne r4 r0 beq_else.163045
    or r4 r5 r0
    j beq_cont.163046
beq_else.163045:
    bne r5 r0 beq_else.163047
    addi r4 r0 1
    j beq_cont.163048
beq_else.163047:
    or r4 r0 r0
beq_cont.163048:
beq_cont.163046:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.163049
    fneg f0 f0
    j beq_cont.163050
beq_else.163049:
beq_cont.163050:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.163042:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.163020
beq_else.163019:
    addi r28 r0 2
    bne r10 r28 beq_else.163051
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.163053
    addi r2 r0 1
    j float_ble_cont.163054
float_ble_else.163053:
    or r2 r0 r0
float_ble_cont.163054:
    bne r2 r0 beq_else.163055
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.163056
beq_else.163055:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.163056:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.163052
beq_else.163051:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.163057
    fmv f0 f3
    j beq_cont.163058
beq_else.163057:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.163058:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.163059
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.163060
beq_else.163059:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.163060:
    fcz f0
    bc1f float_eq0.163061
    j float_eq0_cont.163062
float_eq0.163061:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.163062:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
beq_cont.163052:
beq_cont.163020:
    subi r2 r2 1
    lw r1 r29 168
    lw r25 r29 24
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j ble_cont.163018
ble_else.163017:
ble_cont.163018:
    lw r1 r29 164
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 164
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 116
    lw r1 r29 164
    lw r25 r29 12
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 160
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.163063
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r5 r5 0
    subi r5 r5 1
    lw r25 r29 24
    sw r1 r29 188
    sw r2 r29 192
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 192
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 117
    lw r1 r29 192
    lw r25 r29 12
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 188
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.163064
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 196
    sw r2 r29 200
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r2 r0 118
    lw r1 r29 200
    lw r25 r29 12
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 196
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 beq_else.163065
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 119
    lw r25 r29 12
    sw r1 r29 204
    mv r1 r2
    mv r2 r3
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    lw r1 r29 204
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.163065:
    jr r31
beq_else.163064:
    jr r31
beq_else.163063:
    jr r31
beq_else.163016:
    jr r31
beq_else.162969:
    jr r31
beq_else.162922:
    jr r31
beq_else.162875:
    jr r31
beq_else.162782:
    jr r31
#   create_array
#     r1 = pointer in heap
#     r3 = conter
#     r2 = value
#     r31= heap pointer
min_caml_create_array:
    mv r3 r1
    mv r1 r30
create_array_loop:
    bne r3 r0 create_array_cont
create_array_exit:
    jr r31
create_array_cont:
    sw r2 r30 0
    subi r3 r3 1
    addi r30 r30 4
    j create_array_loop
#   create_float_array
#     r1 = pointer in heap
#     r2 = conter
#     f0 = value
#     r31= heap pointer
min_caml_create_float_array:
    mv r2 r1
    mv r1 r30
create_float_array_loop:
    bne r2 r0 create_float_array_cont
    jr r31
create_float_array_cont:
    swcZ f0 r30 0
    subi r2 r2 1
    addi r30 r30 4
    j create_float_array_loop
