Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: task2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "task2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "task2"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : task2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\xilix\exp6\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "D:\xilix\exp6\task2.vf" into library work
Parsing module <CB4CE_HXILINX_task2>.
Parsing module <task2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <task2>.

Elaborating module <CB4CE_HXILINX_task2>.
WARNING:HDLCompiler:413 - "D:\xilix\exp6\task2.vf" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "D:\xilix\exp6\debounce.v" Line 20: Result of 21-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <task2>.
    Related source file is "D:\xilix\exp6\task2.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
INFO:Xst:3210 - "D:\xilix\exp6\task2.vf" line 80: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <task2> synthesized.

Synthesizing Unit <CB4CE_HXILINX_task2>.
    Related source file is "D:\xilix\exp6\task2.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_2_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_task2> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\xilix\exp6\debounce.v".
        delay = 500000
    Found 20-bit register for signal <count>.
    Found 1-bit register for signal <cleanclk>.
    Found 1-bit register for signal <new>.
    Found 20-bit adder for signal <count[19]_GND_3_o_add_3_OUT> created at line 20.
    Found 1-bit comparator equal for signal <n0000> created at line 11
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 6
 20-bit register                                       : 1
# Comparators                                          : 1
 1-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 1
 1-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <task2> ...

Optimizing unit <CB4CE_HXILINX_task2> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <XLXI_2/count_19> (without init value) has a constant value of 0 in block <task2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block task2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : task2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 70
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 3
#      LUT6                        : 3
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 25
#      FD                          : 2
#      FDCE                        : 4
#      FDRE                        : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              25  out of  18224     0%  
 Number of Slice LUTs:                   31  out of   9112     0%  
    Number used as Logic:                31  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:       8  out of     33    24%  
   Number with an unused LUT:             2  out of     33     6%  
   Number of fully used LUT-FF pairs:    23  out of     33    69%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2/cleanclk                    | NONE(XLXI_1/Q3)        | 4     |
SysClk                             | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.055ns (Maximum Frequency: 246.640MHz)
   Minimum input arrival time before clock: 3.669ns
   Maximum output required time after clock: 4.792ns
   Maximum combinational path delay: 5.634ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/cleanclk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_1/Q0 (FF)
  Destination:       XLXI_1/Q0 (FF)
  Source Clock:      XLXI_2/cleanclk rising
  Destination Clock: XLXI_2/cleanclk rising

  Data Path: XLXI_1/Q0 to XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_2_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_2_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysClk'
  Clock period: 4.055ns (frequency: 246.640MHz)
  Total number of paths / destination ports: 593 / 58
-------------------------------------------------------------------------
Delay:               4.055ns (Levels of Logic = 2)
  Source:            XLXI_2/count_15 (FF)
  Destination:       XLXI_2/count_18 (FF)
  Source Clock:      SysClk rising
  Destination Clock: SysClk rising

  Data Path: XLXI_2/count_15 to XLXI_2/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.961  XLXI_2/count_15 (XLXI_2/count_15)
     LUT5:I0->O            2   0.203   0.845  XLXI_2/GND_3_o_GND_3_o_equal_3_o<19>1 (XLXI_2/GND_3_o_GND_3_o_equal_3_o<19>)
     LUT5:I2->O           19   0.205   1.071  XLXI_2/GND_3_o_GND_3_o_equal_3_o_inv1 (XLXI_2/GND_3_o_GND_3_o_equal_3_o_inv)
     FDRE:CE                   0.322          XLXI_2/count_0
    ----------------------------------------
    Total                      4.055ns (1.177ns logic, 2.878ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/cleanclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.335ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       XLXI_1/Q3 (FF)
  Destination Clock: XLXI_2/cleanclk rising

  Data Path: clr to XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  clr_IBUF (clr_IBUF)
     begin scope: 'XLXI_1:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.335ns (1.652ns logic, 0.683ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysClk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       XLXI_2/count_18 (FF)
  Destination Clock: SysClk rising

  Data Path: clk to XLXI_2/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  clk_IBUF (clk_IBUF)
     LUT2:I0->O           20   0.203   1.092  XLXI_2/n0000_inv1 (XLXI_2/n0000_inv)
     FDRE:R                    0.430          XLXI_2/count_0
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.813ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/cleanclk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.792ns (Levels of Logic = 3)
  Source:            XLXI_1/Q0 (FF)
  Destination:       CEO (PAD)
  Source Clock:      XLXI_2/cleanclk rising

  Data Path: XLXI_1/Q0 to CEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  Q0 (Q0)
     LUT5:I1->O            1   0.203   0.579  CEO11 (CEO)
     end scope: 'XLXI_1:CEO'
     OBUF:I->O                 2.571          CEO_OBUF (CEO)
    ----------------------------------------
    Total                      4.792ns (3.221ns logic, 1.571ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.634ns (Levels of Logic = 4)
  Source:            CE (PAD)
  Destination:       CEO (PAD)

  Data Path: CE to CEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  CE_IBUF (CE_IBUF)
     begin scope: 'XLXI_1:CE'
     LUT5:I0->O            1   0.203   0.579  CEO11 (CEO)
     end scope: 'XLXI_1:CEO'
     OBUF:I->O                 2.571          CEO_OBUF (CEO)
    ----------------------------------------
    Total                      5.634ns (3.996ns logic, 1.638ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClk         |    4.055|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/cleanclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/cleanclk|    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.17 secs
 
--> 

Total memory usage is 4486132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

