
010_I2C_STD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fa4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800112c  0800112c  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800112c  0800112c  0001112c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001130  08001130  00011130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08001134  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          000000b4  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000d8  200000d8  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   000054c6  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000fa8  00000000  00000000  0002551a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007a0  00000000  00000000  000264c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006f8  00000000  00000000  00026c68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000290a  00000000  00000000  00027360  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002578  00000000  00000000  00029c6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c1e2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001fcc  00000000  00000000  0002c260  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e22c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001114 	.word	0x08001114

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08001114 	.word	0x08001114

080001c8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001d8:	4b08      	ldr	r3, [pc, #32]	; (80001fc <DAC_SetChannel1Data+0x34>)
 80001da:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001dc:	68fa      	ldr	r2, [r7, #12]
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	4413      	add	r3, r2
 80001e2:	3308      	adds	r3, #8
 80001e4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	461a      	mov	r2, r3
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	6013      	str	r3, [r2, #0]
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40007400 	.word	0x40007400

08000200 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000200:	b480      	push	{r7}
 8000202:	b085      	sub	sp, #20
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	4b25      	ldr	r3, [pc, #148]	; (80002ac <DMA_Init+0xac>)
 8000218:	4013      	ands	r3, r2
 800021a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800022a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	699b      	ldr	r3, [r3, #24]
 8000230:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000236:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000242:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000248:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000254:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	f023 0307 	bic.w	r3, r3, #7
 800026e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000278:	4313      	orrs	r3, r2
 800027a:	68fa      	ldr	r2, [r7, #12]
 800027c:	4313      	orrs	r3, r2
 800027e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	691a      	ldr	r2, [r3, #16]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	685a      	ldr	r2, [r3, #4]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	689a      	ldr	r2, [r3, #8]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	60da      	str	r2, [r3, #12]
}
 800029e:	bf00      	nop
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	f01c803f 	.word	0xf01c803f

080002b0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002bc:	78fb      	ldrb	r3, [r7, #3]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d006      	beq.n	80002d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f043 0201 	orr.w	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002ce:	e005      	b.n	80002dc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f023 0201 	bic.w	r2, r3, #1
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f0:	2300      	movs	r3, #0
 80002f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 0301 	and.w	r3, r3, #1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d002      	beq.n	8000306 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000300:	2301      	movs	r3, #1
 8000302:	73fb      	strb	r3, [r7, #15]
 8000304:	e001      	b.n	800030a <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000306:	2300      	movs	r3, #0
 8000308:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800030a:	7bfb      	ldrb	r3, [r7, #15]
}
 800030c:	4618      	mov	r0, r3
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr

08000318 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000318:	b480      	push	{r7}
 800031a:	b087      	sub	sp, #28
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
 8000320:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000322:	2300      	movs	r3, #0
 8000324:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000326:	2300      	movs	r3, #0
 8000328:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a15      	ldr	r2, [pc, #84]	; (8000384 <DMA_GetFlagStatus+0x6c>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d802      	bhi.n	8000338 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <DMA_GetFlagStatus+0x70>)
 8000334:	613b      	str	r3, [r7, #16]
 8000336:	e001      	b.n	800033c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000338:	4b14      	ldr	r3, [pc, #80]	; (800038c <DMA_GetFlagStatus+0x74>)
 800033a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000342:	2b00      	cmp	r3, #0
 8000344:	d003      	beq.n	800034e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000346:	693b      	ldr	r3, [r7, #16]
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	60fb      	str	r3, [r7, #12]
 800034c:	e002      	b.n	8000354 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800035a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800035e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	4013      	ands	r3, r2
 8000366:	2b00      	cmp	r3, #0
 8000368:	d002      	beq.n	8000370 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800036a:	2301      	movs	r3, #1
 800036c:	75fb      	strb	r3, [r7, #23]
 800036e:	e001      	b.n	8000374 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000370:	2300      	movs	r3, #0
 8000372:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000374:	7dfb      	ldrb	r3, [r7, #23]
}
 8000376:	4618      	mov	r0, r3
 8000378:	371c      	adds	r7, #28
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	4002640f 	.word	0x4002640f
 8000388:	40026000 	.word	0x40026000
 800038c:	40026400 	.word	0x40026400

08000390 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a10      	ldr	r2, [pc, #64]	; (80003e0 <DMA_ClearFlag+0x50>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d802      	bhi.n	80003a8 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <DMA_ClearFlag+0x54>)
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	e001      	b.n	80003ac <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <DMA_ClearFlag+0x58>)
 80003aa:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d007      	beq.n	80003c6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003bc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003c4:	e006      	b.n	80003d4 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003cc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d0:	68fa      	ldr	r2, [r7, #12]
 80003d2:	6093      	str	r3, [r2, #8]
}
 80003d4:	bf00      	nop
 80003d6:	3714      	adds	r7, #20
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	4002640f 	.word	0x4002640f
 80003e4:	40026000 	.word	0x40026000
 80003e8:	40026400 	.word	0x40026400

080003ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b087      	sub	sp, #28
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003f6:	2300      	movs	r3, #0
 80003f8:	617b      	str	r3, [r7, #20]
 80003fa:	2300      	movs	r3, #0
 80003fc:	613b      	str	r3, [r7, #16]
 80003fe:	2300      	movs	r3, #0
 8000400:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000402:	2300      	movs	r3, #0
 8000404:	617b      	str	r3, [r7, #20]
 8000406:	e076      	b.n	80004f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000408:	2201      	movs	r2, #1
 800040a:	697b      	ldr	r3, [r7, #20]
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	693b      	ldr	r3, [r7, #16]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800041c:	68fa      	ldr	r2, [r7, #12]
 800041e:	693b      	ldr	r3, [r7, #16]
 8000420:	429a      	cmp	r2, r3
 8000422:	d165      	bne.n	80004f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681a      	ldr	r2, [r3, #0]
 8000428:	697b      	ldr	r3, [r7, #20]
 800042a:	005b      	lsls	r3, r3, #1
 800042c:	2103      	movs	r1, #3
 800042e:	fa01 f303 	lsl.w	r3, r1, r3
 8000432:	43db      	mvns	r3, r3
 8000434:	401a      	ands	r2, r3
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681a      	ldr	r2, [r3, #0]
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	791b      	ldrb	r3, [r3, #4]
 8000442:	4619      	mov	r1, r3
 8000444:	697b      	ldr	r3, [r7, #20]
 8000446:	005b      	lsls	r3, r3, #1
 8000448:	fa01 f303 	lsl.w	r3, r1, r3
 800044c:	431a      	orrs	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	791b      	ldrb	r3, [r3, #4]
 8000456:	2b01      	cmp	r3, #1
 8000458:	d003      	beq.n	8000462 <GPIO_Init+0x76>
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	2b02      	cmp	r3, #2
 8000460:	d12e      	bne.n	80004c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	689a      	ldr	r2, [r3, #8]
 8000466:	697b      	ldr	r3, [r7, #20]
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	2103      	movs	r1, #3
 800046c:	fa01 f303 	lsl.w	r3, r1, r3
 8000470:	43db      	mvns	r3, r3
 8000472:	401a      	ands	r2, r3
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	689a      	ldr	r2, [r3, #8]
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	795b      	ldrb	r3, [r3, #5]
 8000480:	4619      	mov	r1, r3
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	fa01 f303 	lsl.w	r3, r1, r3
 800048a:	431a      	orrs	r2, r3
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	b29b      	uxth	r3, r3
 8000498:	4619      	mov	r1, r3
 800049a:	2301      	movs	r3, #1
 800049c:	408b      	lsls	r3, r1
 800049e:	43db      	mvns	r3, r3
 80004a0:	401a      	ands	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	7992      	ldrb	r2, [r2, #6]
 80004ae:	4611      	mov	r1, r2
 80004b0:	697a      	ldr	r2, [r7, #20]
 80004b2:	b292      	uxth	r2, r2
 80004b4:	fa01 f202 	lsl.w	r2, r1, r2
 80004b8:	b292      	uxth	r2, r2
 80004ba:	431a      	orrs	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	68da      	ldr	r2, [r3, #12]
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	2103      	movs	r1, #3
 80004cc:	fa01 f303 	lsl.w	r3, r1, r3
 80004d0:	43db      	mvns	r3, r3
 80004d2:	401a      	ands	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	68da      	ldr	r2, [r3, #12]
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	79db      	ldrb	r3, [r3, #7]
 80004e0:	4619      	mov	r1, r3
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	431a      	orrs	r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	3301      	adds	r3, #1
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	2b0f      	cmp	r3, #15
 80004fa:	d985      	bls.n	8000408 <GPIO_Init+0x1c>
    }
  }
}
 80004fc:	bf00      	nop
 80004fe:	371c      	adds	r7, #28
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr

08000508 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	460b      	mov	r3, r1
 8000512:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000514:	2300      	movs	r3, #0
 8000516:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	691a      	ldr	r2, [r3, #16]
 800051c:	887b      	ldrh	r3, [r7, #2]
 800051e:	4013      	ands	r3, r2
 8000520:	2b00      	cmp	r3, #0
 8000522:	d002      	beq.n	800052a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000524:	2301      	movs	r3, #1
 8000526:	73fb      	strb	r3, [r7, #15]
 8000528:	e001      	b.n	800052e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800052a:	2300      	movs	r3, #0
 800052c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800052e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000530:	4618      	mov	r0, r3
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
 8000548:	4613      	mov	r3, r2
 800054a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800054c:	2300      	movs	r3, #0
 800054e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000554:	787a      	ldrb	r2, [r7, #1]
 8000556:	887b      	ldrh	r3, [r7, #2]
 8000558:	f003 0307 	and.w	r3, r3, #7
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	fa02 f303 	lsl.w	r3, r2, r3
 8000562:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000564:	887b      	ldrh	r3, [r7, #2]
 8000566:	08db      	lsrs	r3, r3, #3
 8000568:	b29b      	uxth	r3, r3
 800056a:	4618      	mov	r0, r3
 800056c:	887b      	ldrh	r3, [r7, #2]
 800056e:	08db      	lsrs	r3, r3, #3
 8000570:	b29b      	uxth	r3, r3
 8000572:	461a      	mov	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	3208      	adds	r2, #8
 8000578:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800057c:	887b      	ldrh	r3, [r7, #2]
 800057e:	f003 0307 	and.w	r3, r3, #7
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	210f      	movs	r1, #15
 8000586:	fa01 f303 	lsl.w	r3, r1, r3
 800058a:	43db      	mvns	r3, r3
 800058c:	ea02 0103 	and.w	r1, r2, r3
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f100 0208 	add.w	r2, r0, #8
 8000596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800059a:	887b      	ldrh	r3, [r7, #2]
 800059c:	08db      	lsrs	r3, r3, #3
 800059e:	b29b      	uxth	r3, r3
 80005a0:	461a      	mov	r2, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	3208      	adds	r2, #8
 80005a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	4313      	orrs	r3, r2
 80005ae:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80005b0:	887b      	ldrh	r3, [r7, #2]
 80005b2:	08db      	lsrs	r3, r3, #3
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	461a      	mov	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	3208      	adds	r2, #8
 80005bc:	68b9      	ldr	r1, [r7, #8]
 80005be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005c2:	bf00      	nop
 80005c4:	3714      	adds	r7, #20
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b08a      	sub	sp, #40	; 0x28
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80005de:	2300      	movs	r3, #0
 80005e0:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 80005e2:	2304      	movs	r3, #4
 80005e4:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 80005e6:	4b57      	ldr	r3, [pc, #348]	; (8000744 <I2C_Init+0x174>)
 80005e8:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	889b      	ldrh	r3, [r3, #4]
 80005ee:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 80005f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80005f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80005f6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 f97b 	bl	80008f8 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000606:	69fb      	ldr	r3, [r7, #28]
 8000608:	4a4f      	ldr	r2, [pc, #316]	; (8000748 <I2C_Init+0x178>)
 800060a:	fba2 2303 	umull	r2, r3, r2, r3
 800060e:	0c9b      	lsrs	r3, r3, #18
 8000610:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8000612:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000614:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000616:	4313      	orrs	r3, r2
 8000618:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800061e:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	b29b      	uxth	r3, r3
 8000626:	f023 0301 	bic.w	r3, r3, #1
 800062a:	b29a      	uxth	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a44      	ldr	r2, [pc, #272]	; (800074c <I2C_Init+0x17c>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d815      	bhi.n	800066a <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	69fa      	ldr	r2, [r7, #28]
 8000646:	fbb2 f3f3 	udiv	r3, r2, r3
 800064a:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 800064c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800064e:	2b03      	cmp	r3, #3
 8000650:	d801      	bhi.n	8000656 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8000652:	2304      	movs	r3, #4
 8000654:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8000656:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000658:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800065a:	4313      	orrs	r3, r2
 800065c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800065e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000660:	3301      	adds	r3, #1
 8000662:	b29a      	uxth	r2, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	841a      	strh	r2, [r3, #32]
 8000668:	e040      	b.n	80006ec <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	88db      	ldrh	r3, [r3, #6]
 800066e:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8000672:	4293      	cmp	r3, r2
 8000674:	d109      	bne.n	800068a <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	4613      	mov	r3, r2
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	4413      	add	r3, r2
 8000680:	69fa      	ldr	r2, [r7, #28]
 8000682:	fbb2 f3f3 	udiv	r3, r2, r3
 8000686:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000688:	e00e      	b.n	80006a8 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	681a      	ldr	r2, [r3, #0]
 800068e:	4613      	mov	r3, r2
 8000690:	009b      	lsls	r3, r3, #2
 8000692:	4413      	add	r3, r2
 8000694:	009a      	lsls	r2, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	69fa      	ldr	r2, [r7, #28]
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80006a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a6:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 80006a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d103      	bne.n	80006ba <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80006b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 80006ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80006bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80006be:	4313      	orrs	r3, r2
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80006c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80006ca:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80006cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80006ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80006d2:	fb02 f303 	mul.w	r3, r2, r3
 80006d6:	4a1e      	ldr	r2, [pc, #120]	; (8000750 <I2C_Init+0x180>)
 80006d8:	fb82 1203 	smull	r1, r2, r2, r3
 80006dc:	1192      	asrs	r2, r2, #6
 80006de:	17db      	asrs	r3, r3, #31
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	3301      	adds	r3, #1
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80006f0:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	881b      	ldrh	r3, [r3, #0]
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000708:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800070a:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800070e:	f023 0302 	bic.w	r3, r3, #2
 8000712:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	889a      	ldrh	r2, [r3, #4]
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	895b      	ldrh	r3, [r3, #10]
 800071c:	4313      	orrs	r3, r2
 800071e:	b29a      	uxth	r2, r3
 8000720:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000722:	4313      	orrs	r3, r2
 8000724:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800072a:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	899a      	ldrh	r2, [r3, #12]
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	891b      	ldrh	r3, [r3, #8]
 8000734:	4313      	orrs	r3, r2
 8000736:	b29a      	uxth	r2, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	811a      	strh	r2, [r3, #8]
}
 800073c:	bf00      	nop
 800073e:	3728      	adds	r7, #40	; 0x28
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	007a1200 	.word	0x007a1200
 8000748:	431bde83 	.word	0x431bde83
 800074c:	000186a0 	.word	0x000186a0
 8000750:	10624dd3 	.word	0x10624dd3

08000754 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	460b      	mov	r3, r1
 800075e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000760:	78fb      	ldrb	r3, [r7, #3]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d008      	beq.n	8000778 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	b29b      	uxth	r3, r3
 800076c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000770:	b29a      	uxth	r2, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
  }
}
 8000776:	e007      	b.n	8000788 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	b29b      	uxth	r3, r3
 800077e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000782:	b29a      	uxth	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	801a      	strh	r2, [r3, #0]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	460b      	mov	r3, r1
 800079e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007a0:	78fb      	ldrb	r3, [r7, #3]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d008      	beq.n	80007b8 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 80007b6:	e007      	b.n	80007c8 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	b29b      	uxth	r3, r3
 80007be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	801a      	strh	r2, [r3, #0]
}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	460b      	mov	r3, r1
 80007de:	70fb      	strb	r3, [r7, #3]
 80007e0:	4613      	mov	r3, r2
 80007e2:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80007e4:	78bb      	ldrb	r3, [r7, #2]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d004      	beq.n	80007f4 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 80007ea:	78fb      	ldrb	r3, [r7, #3]
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	70fb      	strb	r3, [r7, #3]
 80007f2:	e003      	b.n	80007fc <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 80007f4:	78fb      	ldrb	r3, [r7, #3]
 80007f6:	f023 0301 	bic.w	r3, r3, #1
 80007fa:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 80007fc:	78fb      	ldrb	r3, [r7, #3]
 80007fe:	b29a      	uxth	r2, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	821a      	strh	r2, [r3, #16]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	b29a      	uxth	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	821a      	strh	r2, [r3, #16]
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  *           - SUCCESS: Last event is equal to the I2C_EVENT
  *           - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8000830:	b480      	push	{r7}
 8000832:	b087      	sub	sp, #28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8000846:	2300      	movs	r3, #0
 8000848:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	8a9b      	ldrh	r3, [r3, #20]
 800084e:	b29b      	uxth	r3, r3
 8000850:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	8b1b      	ldrh	r3, [r3, #24]
 8000856:	b29b      	uxth	r3, r3
 8000858:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	041b      	lsls	r3, r3, #16
 800085e:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8000860:	68fa      	ldr	r2, [r7, #12]
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	4313      	orrs	r3, r2
 8000866:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800086a:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 800086c:	693a      	ldr	r2, [r7, #16]
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	401a      	ands	r2, r3
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	429a      	cmp	r2, r3
 8000876:	d102      	bne.n	800087e <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8000878:	2301      	movs	r3, #1
 800087a:	75fb      	strb	r3, [r7, #23]
 800087c:	e001      	b.n	8000882 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 800087e:	2300      	movs	r3, #0
 8000880:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8000882:	7dfb      	ldrb	r3, [r7, #23]
}
 8000884:	4618      	mov	r0, r3
 8000886:	371c      	adds	r7, #28
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800089a:	2300      	movs	r3, #0
 800089c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	0f1b      	lsrs	r3, r3, #28
 80008ae:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80008b6:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d003      	beq.n	80008c6 <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	3314      	adds	r3, #20
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	e005      	b.n	80008d2 <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	0c1b      	lsrs	r3, r3, #16
 80008ca:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3318      	adds	r3, #24
 80008d0:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	4013      	ands	r3, r2
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d002      	beq.n	80008e4 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80008de:	2301      	movs	r3, #1
 80008e0:	75fb      	strb	r3, [r7, #23]
 80008e2:	e001      	b.n	80008e8 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80008e4:	2300      	movs	r3, #0
 80008e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80008e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	371c      	adds	r7, #28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b089      	sub	sp, #36	; 0x24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000900:	2300      	movs	r3, #0
 8000902:	61bb      	str	r3, [r7, #24]
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
 800090c:	2302      	movs	r3, #2
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	2302      	movs	r3, #2
 8000916:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000918:	4b47      	ldr	r3, [pc, #284]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	f003 030c 	and.w	r3, r3, #12
 8000920:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	2b04      	cmp	r3, #4
 8000926:	d007      	beq.n	8000938 <RCC_GetClocksFreq+0x40>
 8000928:	2b08      	cmp	r3, #8
 800092a:	d009      	beq.n	8000940 <RCC_GetClocksFreq+0x48>
 800092c:	2b00      	cmp	r3, #0
 800092e:	d13d      	bne.n	80009ac <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a42      	ldr	r2, [pc, #264]	; (8000a3c <RCC_GetClocksFreq+0x144>)
 8000934:	601a      	str	r2, [r3, #0]
      break;
 8000936:	e03d      	b.n	80009b4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a41      	ldr	r2, [pc, #260]	; (8000a40 <RCC_GetClocksFreq+0x148>)
 800093c:	601a      	str	r2, [r3, #0]
      break;
 800093e:	e039      	b.n	80009b4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000940:	4b3d      	ldr	r3, [pc, #244]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	0d9b      	lsrs	r3, r3, #22
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800094c:	4b3a      	ldr	r3, [pc, #232]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000954:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d00c      	beq.n	8000976 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800095c:	4a38      	ldr	r2, [pc, #224]	; (8000a40 <RCC_GetClocksFreq+0x148>)
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	fbb2 f3f3 	udiv	r3, r2, r3
 8000964:	4a34      	ldr	r2, [pc, #208]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 8000966:	6852      	ldr	r2, [r2, #4]
 8000968:	0992      	lsrs	r2, r2, #6
 800096a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800096e:	fb02 f303 	mul.w	r3, r2, r3
 8000972:	61fb      	str	r3, [r7, #28]
 8000974:	e00b      	b.n	800098e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000976:	4a31      	ldr	r2, [pc, #196]	; (8000a3c <RCC_GetClocksFreq+0x144>)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	fbb2 f3f3 	udiv	r3, r2, r3
 800097e:	4a2e      	ldr	r2, [pc, #184]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 8000980:	6852      	ldr	r2, [r2, #4]
 8000982:	0992      	lsrs	r2, r2, #6
 8000984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000988:	fb02 f303 	mul.w	r3, r2, r3
 800098c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800098e:	4b2a      	ldr	r3, [pc, #168]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	0c1b      	lsrs	r3, r3, #16
 8000994:	f003 0303 	and.w	r3, r3, #3
 8000998:	3301      	adds	r3, #1
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800099e:	69fa      	ldr	r2, [r7, #28]
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	601a      	str	r2, [r3, #0]
      break;
 80009aa:	e003      	b.n	80009b4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a23      	ldr	r2, [pc, #140]	; (8000a3c <RCC_GetClocksFreq+0x144>)
 80009b0:	601a      	str	r2, [r3, #0]
      break;
 80009b2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80009b4:	4b20      	ldr	r3, [pc, #128]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009bc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80009be:	69bb      	ldr	r3, [r7, #24]
 80009c0:	091b      	lsrs	r3, r3, #4
 80009c2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009c4:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <RCC_GetClocksFreq+0x14c>)
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	40da      	lsrs	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80009dc:	4b16      	ldr	r3, [pc, #88]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80009e4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	0a9b      	lsrs	r3, r3, #10
 80009ea:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009ec:	4a15      	ldr	r2, [pc, #84]	; (8000a44 <RCC_GetClocksFreq+0x14c>)
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	4413      	add	r3, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	685a      	ldr	r2, [r3, #4]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	40da      	lsrs	r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <RCC_GetClocksFreq+0x140>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a0c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	0b5b      	lsrs	r3, r3, #13
 8000a12:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a14:	4a0b      	ldr	r2, [pc, #44]	; (8000a44 <RCC_GetClocksFreq+0x14c>)
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	4413      	add	r3, r2
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	685a      	ldr	r2, [r3, #4]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	40da      	lsrs	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	60da      	str	r2, [r3, #12]
}
 8000a2c:	bf00      	nop
 8000a2e:	3724      	adds	r7, #36	; 0x24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	40023800 	.word	0x40023800
 8000a3c:	00f42400 	.word	0x00f42400
 8000a40:	007a1200 	.word	0x007a1200
 8000a44:	20000000 	.word	0x20000000

08000a48 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	460b      	mov	r3, r1
 8000a52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a54:	78fb      	ldrb	r3, [r7, #3]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a5a:	490a      	ldr	r1, [pc, #40]	; (8000a84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000a66:	e006      	b.n	8000a76 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000a68:	4906      	ldr	r1, [pc, #24]	; (8000a84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	43db      	mvns	r3, r3
 8000a72:	4013      	ands	r3, r2
 8000a74:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	40023800 	.word	0x40023800

08000a88 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d006      	beq.n	8000aa8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000a9a:	490a      	ldr	r1, [pc, #40]	; (8000ac4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000aa6:	e006      	b.n	8000ab6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000aa8:	4906      	ldr	r1, [pc, #24]	; (8000ac4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	40023800 	.word	0x40023800

08000ac8 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	887a      	ldrh	r2, [r7, #2]
 8000ad8:	819a      	strh	r2, [r3, #12]
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b085      	sub	sp, #20
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
 8000aee:	460b      	mov	r3, r1
 8000af0:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000af2:	2300      	movs	r3, #0
 8000af4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	891b      	ldrh	r3, [r3, #8]
 8000afa:	b29a      	uxth	r2, r3
 8000afc:	887b      	ldrh	r3, [r7, #2]
 8000afe:	4013      	ands	r3, r2
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d002      	beq.n	8000b0c <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000b06:	2301      	movs	r3, #1
 8000b08:	73fb      	strb	r3, [r7, #15]
 8000b0a:	e001      	b.n	8000b10 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000b24:	4b38      	ldr	r3, [pc, #224]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b38      	ldr	r3, [pc, #224]	; (8000c0c <Audio_MAL_IRQHandler+0xec>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4610      	mov	r0, r2
 8000b30:	f7ff fbf2 	bl	8000318 <DMA_GetFlagStatus>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d064      	beq.n	8000c04 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000b3a:	4b35      	ldr	r3, [pc, #212]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d04c      	beq.n	8000bdc <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000b42:	bf00      	nop
 8000b44:	4b30      	ldr	r3, [pc, #192]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff fbcd 	bl	80002e8 <DMA_GetCmdStatus>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1f7      	bne.n	8000b44 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000b54:	4b2c      	ldr	r3, [pc, #176]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b2c      	ldr	r3, [pc, #176]	; (8000c0c <Audio_MAL_IRQHandler+0xec>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4610      	mov	r0, r2
 8000b60:	f7ff fc16 	bl	8000390 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000b64:	4b2b      	ldr	r3, [pc, #172]	; (8000c14 <Audio_MAL_IRQHandler+0xf4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b2b      	ldr	r3, [pc, #172]	; (8000c18 <Audio_MAL_IRQHandler+0xf8>)
 8000b6c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000b6e:	4b28      	ldr	r3, [pc, #160]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b76:	4293      	cmp	r3, r2
 8000b78:	bf28      	it	cs
 8000b7a:	4613      	movcs	r3, r2
 8000b7c:	4a26      	ldr	r2, [pc, #152]	; (8000c18 <Audio_MAL_IRQHandler+0xf8>)
 8000b7e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000b80:	4b21      	ldr	r3, [pc, #132]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4924      	ldr	r1, [pc, #144]	; (8000c18 <Audio_MAL_IRQHandler+0xf8>)
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fb3a 	bl	8000200 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000b8c:	4b1e      	ldr	r3, [pc, #120]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2101      	movs	r1, #1
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fb8c 	bl	80002b0 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000b98:	4b1e      	ldr	r3, [pc, #120]	; (8000c14 <Audio_MAL_IRQHandler+0xf4>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b1c      	ldr	r3, [pc, #112]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	d203      	bcs.n	8000bae <Audio_MAL_IRQHandler+0x8e>
 8000ba6:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	e000      	b.n	8000bb0 <Audio_MAL_IRQHandler+0x90>
 8000bae:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <Audio_MAL_IRQHandler+0xfc>)
 8000bb0:	4413      	add	r3, r2
 8000bb2:	4a18      	ldr	r2, [pc, #96]	; (8000c14 <Audio_MAL_IRQHandler+0xf4>)
 8000bb4:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000bb6:	4b16      	ldr	r3, [pc, #88]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	bf28      	it	cs
 8000bc6:	460b      	movcs	r3, r1
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	4a11      	ldr	r2, [pc, #68]	; (8000c10 <Audio_MAL_IRQHandler+0xf0>)
 8000bcc:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000bce:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fb6b 	bl	80002b0 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000bda:	e013      	b.n	8000c04 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2100      	movs	r1, #0
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fb64 	bl	80002b0 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <Audio_MAL_IRQHandler+0xe8>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <Audio_MAL_IRQHandler+0xec>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4610      	mov	r0, r2
 8000bf4:	f7ff fbcc 	bl	8000390 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <Audio_MAL_IRQHandler+0xf4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f946 	bl	8000e90 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000c04:	bf00      	nop
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000018 	.word	0x20000018
 8000c0c:	2000001c 	.word	0x2000001c
 8000c10:	20000010 	.word	0x20000010
 8000c14:	20000040 	.word	0x20000040
 8000c18:	20000080 	.word	0x20000080
 8000c1c:	0001fffe 	.word	0x0001fffe

08000c20 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000c24:	f7ff ff7c 	bl	8000b20 <Audio_MAL_IRQHandler>
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000c30:	f7ff ff76 	bl	8000b20 <Audio_MAL_IRQHandler>
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000c3c:	2102      	movs	r1, #2
 8000c3e:	480d      	ldr	r0, [pc, #52]	; (8000c74 <SPI3_IRQHandler+0x3c>)
 8000c40:	f7ff ff51 	bl	8000ae6 <SPI_I2S_GetFlagStatus>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d011      	beq.n	8000c6e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <SPI3_IRQHandler+0x40>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d106      	bne.n	8000c60 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000c52:	f000 f928 	bl	8000ea6 <EVAL_AUDIO_GetSampleCallBack>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4619      	mov	r1, r3
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f7ff fab4 	bl	80001c8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000c60:	f000 f921 	bl	8000ea6 <EVAL_AUDIO_GetSampleCallBack>
 8000c64:	4603      	mov	r3, r0
 8000c66:	4619      	mov	r1, r3
 8000c68:	4802      	ldr	r0, [pc, #8]	; (8000c74 <SPI3_IRQHandler+0x3c>)
 8000c6a:	f7ff ff2d 	bl	8000ac8 <SPI_I2S_SendData>
  }
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40003c00 	.word	0x40003c00
 8000c78:	20000014 	.word	0x20000014

08000c7c <GPIO_Config>:
I2C_InitTypeDef  I2C_InitStruct;

uint8_t m_adress=0x4E;
int i;

void GPIO_Config(){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);//BUTTON
 8000c80:	2101      	movs	r1, #1
 8000c82:	2001      	movs	r0, #1
 8000c84:	f7ff fee0 	bl	8000a48 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);//I2C
 8000c88:	2101      	movs	r1, #1
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	f7ff fedc 	bl	8000a48 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode=GPIO_Mode_IN;
 8000c90:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <GPIO_Config+0x78>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 8000c96:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <GPIO_Config+0x78>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin=GPIO_Pin_0;
 8000c9c:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <GPIO_Config+0x78>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_DOWN;
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <GPIO_Config+0x78>)
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 8000ca8:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <GPIO_Config+0x78>)
 8000caa:	2203      	movs	r2, #3
 8000cac:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000cae:	4911      	ldr	r1, [pc, #68]	; (8000cf4 <GPIO_Config+0x78>)
 8000cb0:	4811      	ldr	r0, [pc, #68]	; (8000cf8 <GPIO_Config+0x7c>)
 8000cb2:	f7ff fb9b 	bl	80003ec <GPIO_Init>

	GPIO_PinAFConfig(GPIOB,GPIO_PinSource6,GPIO_AF_I2C1); //SCL PN PB6
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	2106      	movs	r1, #6
 8000cba:	4810      	ldr	r0, [pc, #64]	; (8000cfc <GPIO_Config+0x80>)
 8000cbc:	f7ff fc3e 	bl	800053c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB,GPIO_PinSource7,GPIO_AF_I2C1); //SDA PN PB7
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	2107      	movs	r1, #7
 8000cc4:	480d      	ldr	r0, [pc, #52]	; (8000cfc <GPIO_Config+0x80>)
 8000cc6:	f7ff fc39 	bl	800053c <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Mode=GPIO_Mode_AF;
 8000cca:	4b0a      	ldr	r3, [pc, #40]	; (8000cf4 <GPIO_Config+0x78>)
 8000ccc:	2202      	movs	r2, #2
 8000cce:	711a      	strb	r2, [r3, #4]
		GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <GPIO_Config+0x78>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	719a      	strb	r2, [r3, #6]
		GPIO_InitStruct.GPIO_Pin=GPIO_Pin_6|GPIO_Pin_7;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <GPIO_Config+0x78>)
 8000cd8:	22c0      	movs	r2, #192	; 0xc0
 8000cda:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_NOPULL;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <GPIO_Config+0x78>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	71da      	strb	r2, [r3, #7]
		GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 8000ce2:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <GPIO_Config+0x78>)
 8000ce4:	2203      	movs	r2, #3
 8000ce6:	715a      	strb	r2, [r3, #5]
		GPIO_Init(GPIOB,&GPIO_InitStruct);
 8000ce8:	4902      	ldr	r1, [pc, #8]	; (8000cf4 <GPIO_Config+0x78>)
 8000cea:	4804      	ldr	r0, [pc, #16]	; (8000cfc <GPIO_Config+0x80>)
 8000cec:	f7ff fb7e 	bl	80003ec <GPIO_Init>
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200000c0 	.word	0x200000c0
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	40020400 	.word	0x40020400

08000d00 <I2C_Config>:

void I2C_Config(){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1,ENABLE);
 8000d04:	2101      	movs	r1, #1
 8000d06:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000d0a:	f7ff febd 	bl	8000a88 <RCC_APB1PeriphClockCmd>

	I2C_InitStruct.I2C_Ack=ENABLE;
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <I2C_Config+0x44>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	815a      	strh	r2, [r3, #10]
	I2C_InitStruct.I2C_AcknowledgedAddress=I2C_AcknowledgedAddress_7bit;
 8000d14:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <I2C_Config+0x44>)
 8000d16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d1a:	819a      	strh	r2, [r3, #12]
	I2C_InitStruct.I2C_ClockSpeed=400000;
 8000d1c:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <I2C_Config+0x44>)
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <I2C_Config+0x48>)
 8000d20:	601a      	str	r2, [r3, #0]
	I2C_InitStruct.I2C_DutyCycle=I2C_DutyCycle_2;
 8000d22:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <I2C_Config+0x44>)
 8000d24:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8000d28:	80da      	strh	r2, [r3, #6]
	I2C_InitStruct.I2C_Mode=I2C_Mode_I2C;
 8000d2a:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <I2C_Config+0x44>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	809a      	strh	r2, [r3, #4]
	I2C_InitStruct.I2C_OwnAddress1=0x00;
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <I2C_Config+0x44>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	811a      	strh	r2, [r3, #8]

	I2C_Init(I2C1,ENABLE);
 8000d36:	2101      	movs	r1, #1
 8000d38:	4804      	ldr	r0, [pc, #16]	; (8000d4c <I2C_Config+0x4c>)
 8000d3a:	f7ff fc49 	bl	80005d0 <I2C_Init>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200000c8 	.word	0x200000c8
 8000d48:	00061a80 	.word	0x00061a80
 8000d4c:	40005400 	.word	0x40005400

08000d50 <I2C_Write>:

void I2C_Write(uint8_t adress, uint8_t data){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	460a      	mov	r2, r1
 8000d5a:	71fb      	strb	r3, [r7, #7]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	71bb      	strb	r3, [r7, #6]

	while(I2C_GetFlagStatus(I2C1,I2C_FLAG_BUSY)); //I2C BAYRAI UYGUN MU HAT BO MU
 8000d60:	bf00      	nop
 8000d62:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8000d66:	4816      	ldr	r0, [pc, #88]	; (8000dc0 <I2C_Write+0x70>)
 8000d68:	f7ff fd92 	bl	8000890 <I2C_GetFlagStatus>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1f7      	bne.n	8000d62 <I2C_Write+0x12>

	I2C_GenerateSTART(I2C1,ENABLE);
 8000d72:	2101      	movs	r1, #1
 8000d74:	4812      	ldr	r0, [pc, #72]	; (8000dc0 <I2C_Write+0x70>)
 8000d76:	f7ff fced 	bl	8000754 <I2C_GenerateSTART>

	while(!(I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT)));//ben master mod muyum?
 8000d7a:	bf00      	nop
 8000d7c:	4911      	ldr	r1, [pc, #68]	; (8000dc4 <I2C_Write+0x74>)
 8000d7e:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <I2C_Write+0x70>)
 8000d80:	f7ff fd56 	bl	8000830 <I2C_CheckEvent>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f8      	beq.n	8000d7c <I2C_Write+0x2c>

	I2C_Send7bitAddress(I2C1,adress,I2C_Direction_Transmitter);//gnderici olarak sana geliyorum
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4619      	mov	r1, r3
 8000d90:	480b      	ldr	r0, [pc, #44]	; (8000dc0 <I2C_Write+0x70>)
 8000d92:	f7ff fd1f 	bl	80007d4 <I2C_Send7bitAddress>

	while(!(I2C_CheckEvent(I2C1,I2C_EVENT_MASTER_BYTE_TRANSMITTED)));//gnderici olarak hazr mym
 8000d96:	bf00      	nop
 8000d98:	490b      	ldr	r1, [pc, #44]	; (8000dc8 <I2C_Write+0x78>)
 8000d9a:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <I2C_Write+0x70>)
 8000d9c:	f7ff fd48 	bl	8000830 <I2C_CheckEvent>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f8      	beq.n	8000d98 <I2C_Write+0x48>

	I2C_SendData(I2C1,data);
 8000da6:	79bb      	ldrb	r3, [r7, #6]
 8000da8:	4619      	mov	r1, r3
 8000daa:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <I2C_Write+0x70>)
 8000dac:	f7ff fd30 	bl	8000810 <I2C_SendData>

	I2C_GenerateSTOP(I2C1,ENABLE);
 8000db0:	2101      	movs	r1, #1
 8000db2:	4803      	ldr	r0, [pc, #12]	; (8000dc0 <I2C_Write+0x70>)
 8000db4:	f7ff fcee 	bl	8000794 <I2C_GenerateSTOP>

}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40005400 	.word	0x40005400
 8000dc4:	00030001 	.word	0x00030001
 8000dc8:	00070084 	.word	0x00070084

08000dcc <delay>:
void delay(uint32_t time){
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	while(time--);
 8000dd4:	bf00      	nop
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	1e5a      	subs	r2, r3, #1
 8000dda:	607a      	str	r2, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1fa      	bne.n	8000dd6 <delay+0xa>
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <main>:
int main(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
	GPIO_Config();
 8000df0:	f7ff ff44 	bl	8000c7c <GPIO_Config>
	I2C_Config();
 8000df4:	f7ff ff84 	bl	8000d00 <I2C_Config>

  while (1)
  {
	  if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0)){
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4821      	ldr	r0, [pc, #132]	; (8000e80 <main+0x94>)
 8000dfc:	f7ff fb84 	bl	8000508 <GPIO_ReadInputDataBit>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d00f      	beq.n	8000e26 <main+0x3a>
		  while(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0));
 8000e06:	bf00      	nop
 8000e08:	2101      	movs	r1, #1
 8000e0a:	481d      	ldr	r0, [pc, #116]	; (8000e80 <main+0x94>)
 8000e0c:	f7ff fb7c 	bl	8000508 <GPIO_ReadInputDataBit>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1f8      	bne.n	8000e08 <main+0x1c>
		  i++;
 8000e16:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <main+0x98>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	4a19      	ldr	r2, [pc, #100]	; (8000e84 <main+0x98>)
 8000e1e:	6013      	str	r3, [r2, #0]
		  delay(1680000);
 8000e20:	4819      	ldr	r0, [pc, #100]	; (8000e88 <main+0x9c>)
 8000e22:	f7ff ffd3 	bl	8000dcc <delay>
	  }
	  switch(i){
 8000e26:	4b17      	ldr	r3, [pc, #92]	; (8000e84 <main+0x98>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d826      	bhi.n	8000e7c <main+0x90>
 8000e2e:	a201      	add	r2, pc, #4	; (adr r2, 8000e34 <main+0x48>)
 8000e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e34:	08000e45 	.word	0x08000e45
 8000e38:	08000e53 	.word	0x08000e53
 8000e3c:	08000e61 	.word	0x08000e61
 8000e40:	08000e6f 	.word	0x08000e6f
	  case 0:
		  I2C_Write(m_adress,0x00);
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <main+0xa0>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff ff80 	bl	8000d50 <I2C_Write>
		  break;
 8000e50:	e015      	b.n	8000e7e <main+0x92>
	  case 1:
	  	I2C_Write(m_adress,0x01);
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <main+0xa0>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2101      	movs	r1, #1
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff79 	bl	8000d50 <I2C_Write>
	    break;
 8000e5e:	e00e      	b.n	8000e7e <main+0x92>
	  case 2:
	 	 I2C_Write(m_adress,0x02);
 8000e60:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <main+0xa0>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2102      	movs	r1, #2
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff72 	bl	8000d50 <I2C_Write>
	 	 break;
 8000e6c:	e007      	b.n	8000e7e <main+0x92>
	  case 3:
	 	I2C_Write(m_adress,0x03);
 8000e6e:	4b07      	ldr	r3, [pc, #28]	; (8000e8c <main+0xa0>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2103      	movs	r1, #3
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff6b 	bl	8000d50 <I2C_Write>
	 	 break;
 8000e7a:	e000      	b.n	8000e7e <main+0x92>
	  default:
		  break;
 8000e7c:	bf00      	nop
	  if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0)){
 8000e7e:	e7bb      	b.n	8000df8 <main+0xc>
 8000e80:	40020000 	.word	0x40020000
 8000e84:	200000bc 	.word	0x200000bc
 8000e88:	0019a280 	.word	0x0019a280
 8000e8c:	20000020 	.word	0x20000020

08000e90 <EVAL_AUDIO_TransferComplete_CallBack>:
  }
}



void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000e9a:	bf00      	nop
}
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000eaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000eb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ef0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ebc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ebe:	e003      	b.n	8000ec8 <LoopCopyDataInit>

08000ec0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000ec2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ec4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ec6:	3104      	adds	r1, #4

08000ec8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ec8:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ecc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ece:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ed0:	d3f6      	bcc.n	8000ec0 <CopyDataInit>
  ldr  r2, =_sbss
 8000ed2:	4a0b      	ldr	r2, [pc, #44]	; (8000f00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ed4:	e002      	b.n	8000edc <LoopFillZerobss>

08000ed6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000ed6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ed8:	f842 3b04 	str.w	r3, [r2], #4

08000edc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000edc:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ede:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ee0:	d3f9      	bcc.n	8000ed6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ee2:	f000 f841 	bl	8000f68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ee6:	f000 f8f1 	bl	80010cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eea:	f7ff ff7f 	bl	8000dec <main>
  bx  lr    
 8000eee:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ef0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ef4:	08001134 	.word	0x08001134
  ldr  r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000efc:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8000f00:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8000f04:	200000d8 	.word	0x200000d8

08000f08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC_IRQHandler>

08000f0a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <HardFault_Handler+0x4>

08000f1e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000f22:	e7fe      	b.n	8000f22 <MemManage_Handler+0x4>

08000f24 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <BusFault_Handler+0x4>

08000f2a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000f2e:	e7fe      	b.n	8000f2e <UsageFault_Handler+0x4>

08000f30 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f6c:	4a16      	ldr	r2, [pc, #88]	; (8000fc8 <SystemInit+0x60>)
 8000f6e:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <SystemInit+0x60>)
 8000f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f7c:	4a13      	ldr	r2, [pc, #76]	; (8000fcc <SystemInit+0x64>)
 8000f7e:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <SystemInit+0x64>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f88:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <SystemInit+0x64>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f8e:	4a0f      	ldr	r2, [pc, #60]	; (8000fcc <SystemInit+0x64>)
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <SystemInit+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f9c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <SystemInit+0x64>)
 8000fa0:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <SystemInit+0x68>)
 8000fa2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000fa4:	4a09      	ldr	r2, [pc, #36]	; (8000fcc <SystemInit+0x64>)
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <SystemInit+0x64>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <SystemInit+0x64>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000fb6:	f000 f80d 	bl	8000fd4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fba:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <SystemInit+0x60>)
 8000fbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fc0:	609a      	str	r2, [r3, #8]
#endif
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	e000ed00 	.word	0xe000ed00
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	24003010 	.word	0x24003010

08000fd4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000fe2:	4a36      	ldr	r2, [pc, #216]	; (80010bc <SetSysClock+0xe8>)
 8000fe4:	4b35      	ldr	r3, [pc, #212]	; (80010bc <SetSysClock+0xe8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fec:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000fee:	4b33      	ldr	r3, [pc, #204]	; (80010bc <SetSysClock+0xe8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <SetSysClock+0x38>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800100a:	d1f0      	bne.n	8000fee <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800100c:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <SetSysClock+0xe8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001018:	2301      	movs	r3, #1
 800101a:	603b      	str	r3, [r7, #0]
 800101c:	e001      	b.n	8001022 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800101e:	2300      	movs	r3, #0
 8001020:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d142      	bne.n	80010ae <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001028:	4a24      	ldr	r2, [pc, #144]	; (80010bc <SetSysClock+0xe8>)
 800102a:	4b24      	ldr	r3, [pc, #144]	; (80010bc <SetSysClock+0xe8>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001032:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001034:	4a22      	ldr	r2, [pc, #136]	; (80010c0 <SetSysClock+0xec>)
 8001036:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <SetSysClock+0xec>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800103e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001040:	4a1e      	ldr	r2, [pc, #120]	; (80010bc <SetSysClock+0xe8>)
 8001042:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <SetSysClock+0xe8>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001048:	4a1c      	ldr	r2, [pc, #112]	; (80010bc <SetSysClock+0xe8>)
 800104a:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <SetSysClock+0xe8>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001052:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001054:	4a19      	ldr	r2, [pc, #100]	; (80010bc <SetSysClock+0xe8>)
 8001056:	4b19      	ldr	r3, [pc, #100]	; (80010bc <SetSysClock+0xe8>)
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800105e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001060:	4b16      	ldr	r3, [pc, #88]	; (80010bc <SetSysClock+0xe8>)
 8001062:	4a18      	ldr	r2, [pc, #96]	; (80010c4 <SetSysClock+0xf0>)
 8001064:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001066:	4a15      	ldr	r2, [pc, #84]	; (80010bc <SetSysClock+0xe8>)
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <SetSysClock+0xe8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001070:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001072:	bf00      	nop
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <SetSysClock+0xe8>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f9      	beq.n	8001074 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <SetSysClock+0xf4>)
 8001082:	f240 6205 	movw	r2, #1541	; 0x605
 8001086:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001088:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <SetSysClock+0xe8>)
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <SetSysClock+0xe8>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f023 0303 	bic.w	r3, r3, #3
 8001092:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001094:	4a09      	ldr	r2, [pc, #36]	; (80010bc <SetSysClock+0xe8>)
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <SetSysClock+0xe8>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f043 0302 	orr.w	r3, r3, #2
 800109e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80010a0:	bf00      	nop
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <SetSysClock+0xe8>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b08      	cmp	r3, #8
 80010ac:	d1f9      	bne.n	80010a2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40007000 	.word	0x40007000
 80010c4:	07405408 	.word	0x07405408
 80010c8:	40023c00 	.word	0x40023c00

080010cc <__libc_init_array>:
 80010cc:	b570      	push	{r4, r5, r6, lr}
 80010ce:	4e0d      	ldr	r6, [pc, #52]	; (8001104 <__libc_init_array+0x38>)
 80010d0:	4c0d      	ldr	r4, [pc, #52]	; (8001108 <__libc_init_array+0x3c>)
 80010d2:	1ba4      	subs	r4, r4, r6
 80010d4:	10a4      	asrs	r4, r4, #2
 80010d6:	2500      	movs	r5, #0
 80010d8:	42a5      	cmp	r5, r4
 80010da:	d109      	bne.n	80010f0 <__libc_init_array+0x24>
 80010dc:	4e0b      	ldr	r6, [pc, #44]	; (800110c <__libc_init_array+0x40>)
 80010de:	4c0c      	ldr	r4, [pc, #48]	; (8001110 <__libc_init_array+0x44>)
 80010e0:	f000 f818 	bl	8001114 <_init>
 80010e4:	1ba4      	subs	r4, r4, r6
 80010e6:	10a4      	asrs	r4, r4, #2
 80010e8:	2500      	movs	r5, #0
 80010ea:	42a5      	cmp	r5, r4
 80010ec:	d105      	bne.n	80010fa <__libc_init_array+0x2e>
 80010ee:	bd70      	pop	{r4, r5, r6, pc}
 80010f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010f4:	4798      	blx	r3
 80010f6:	3501      	adds	r5, #1
 80010f8:	e7ee      	b.n	80010d8 <__libc_init_array+0xc>
 80010fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010fe:	4798      	blx	r3
 8001100:	3501      	adds	r5, #1
 8001102:	e7f2      	b.n	80010ea <__libc_init_array+0x1e>
 8001104:	0800112c 	.word	0x0800112c
 8001108:	0800112c 	.word	0x0800112c
 800110c:	0800112c 	.word	0x0800112c
 8001110:	08001130 	.word	0x08001130

08001114 <_init>:
 8001114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001116:	bf00      	nop
 8001118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800111a:	bc08      	pop	{r3}
 800111c:	469e      	mov	lr, r3
 800111e:	4770      	bx	lr

08001120 <_fini>:
 8001120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001122:	bf00      	nop
 8001124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001126:	bc08      	pop	{r3}
 8001128:	469e      	mov	lr, r3
 800112a:	4770      	bx	lr
