
*** Running vivado
    with args -log Aniti_Shake_Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Aniti_Shake_Counter.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Aniti_Shake_Counter.tcl -notrace
Command: synth_design -top Aniti_Shake_Counter -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 430.113 ; gain = 97.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Aniti_Shake_Counter' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Aniti_Shake_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Anti_Shake' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:3]
	Parameter RESET_DELAY bound to: 100 - type: integer 
	Parameter SHAKE_DELAY bound to: 10000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Divider' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (1#1) [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Divider.v:3]
WARNING: [Synth 8-5788] Register debounce_counter_reg in module Anti_Shake is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:66]
WARNING: [Synth 8-5788] Register outkey_reg in module Anti_Shake is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Anti_Shake' (2#1) [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Counter.v:3]
	Parameter MAX bound to: 4'b1111 
	Parameter MIN bound to: 4'b0000 
WARNING: [Synth 8-5788] Register Q_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Counter.v:19]
WARNING: [Synth 8-5788] Register M_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Counter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (3#1) [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Aniti_Shake_Counter' (4#1) [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Aniti_Shake_Counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.637 ; gain = 153.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.637 ; gain = 153.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.637 ; gain = 153.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Project/homework_12/homework_12.srcs/constrs_1/new/A_C.xdc]
Finished Parsing XDC File [D:/Documents/Project/homework_12/homework_12.srcs/constrs_1/new/A_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Project/homework_12/homework_12.srcs/constrs_1/new/A_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Aniti_Shake_Counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Aniti_Shake_Counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.832 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.832 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 821.832 ; gain = 489.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 821.832 ; gain = 489.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 821.832 ; gain = 489.016
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'H2L_F1_reg' into 'L2H_F1_reg' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:24]
INFO: [Synth 8-4471] merging register 'H2L_F2_reg' into 'L2H_F2_reg' [D:/Documents/Project/homework_12/homework_12.srcs/sources_1/new/Anti_Shake.v:24]
INFO: [Synth 8-5544] ROM "M" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 821.832 ; gain = 489.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Anti_Shake 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[12]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[13]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[14]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[15]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[16]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[17]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[18]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[19]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[20]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[21]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[22]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[23]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[24]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[25]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[26]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[27]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[28]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[29]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[30]' (FDC) to 'i_17/T1/D/count_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[31]' (FDC) to 'i_17/T1/D/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[7]' (FDC) to 'i_17/T1/D/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[8]' (FDC) to 'i_17/T1/D/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[9]' (FDC) to 'i_17/T1/D/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_17/T1/D/count_reg[10]' (FDC) to 'i_17/T1/D/count_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\T1/D/count_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 821.832 ; gain = 489.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 821.855 ; gain = 489.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 821.930 ; gain = 489.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    23|
|4     |LUT2   |     9|
|5     |LUT3   |    49|
|6     |LUT4   |    13|
|7     |LUT5   |     5|
|8     |LUT6   |     9|
|9     |FDCE   |    32|
|10    |FDPE   |     7|
|11    |FDRE   |    22|
|12    |LDC    |     4|
|13    |IBUF   |    11|
|14    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   204|
|2     |  T1     |Anti_Shake |   148|
|3     |    D    |Divider    |    19|
|4     |  T2     |Counter    |    37|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 832.168 ; gain = 164.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 832.168 ; gain = 499.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 842.891 ; gain = 522.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Project/homework_12/homework_12.runs/synth_1/Aniti_Shake_Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Aniti_Shake_Counter_utilization_synth.rpt -pb Aniti_Shake_Counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 11:50:56 2024...
