vendor_name = ModelSim
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/test02.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/conv_HEX_7SEG_v.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference20kHz.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference1kHz.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_12bit.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_999ms_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_59s_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_9_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_6_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_chrono.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_4bit.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_5_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_9_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/test9.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_5_count.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/output_files/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Waveform1.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/output_files/Waveform1.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Waveform2.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Waveform3.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/Waveform4.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/copy_lab05/db/lab_05.cbx.xml
design_name = hard_block
design_name = sync_9_count
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, sync_9_count, 1
instance = comp, \Co~output\, Co~output, sync_9_count, 1
instance = comp, \psed_o~output\, psed_o~output, sync_9_count, 1
instance = comp, \outp[0]~output\, outp[0]~output, sync_9_count, 1
instance = comp, \outp[1]~output\, outp[1]~output, sync_9_count, 1
instance = comp, \outp[2]~output\, outp[2]~output, sync_9_count, 1
instance = comp, \outp[3]~output\, outp[3]~output, sync_9_count, 1
instance = comp, \pb_pause~input\, pb_pause~input, sync_9_count, 1
instance = comp, \pause_trigger~0\, pause_trigger~0, sync_9_count, 1
instance = comp, \pb_rst~input\, pb_rst~input, sync_9_count, 1
instance = comp, \auto_ps~input\, auto_ps~input, sync_9_count, 1
instance = comp, \cmp_in[2]~input\, cmp_in[2]~input, sync_9_count, 1
instance = comp, \cmp_in[3]~input\, cmp_in[3]~input, sync_9_count, 1
instance = comp, \clk~input\, clk~input, sync_9_count, 1
instance = comp, \gen00~0\, gen00~0, sync_9_count, 1
instance = comp, \lock_compTant~0\, lock_compTant~0, sync_9_count, 1
instance = comp, \gen00~2\, gen00~2, sync_9_count, 1
instance = comp, \cmp_in[1]~input\, cmp_in[1]~input, sync_9_count, 1
instance = comp, \D_sM[1]~2\, D_sM[1]~2, sync_9_count, 1
instance = comp, \gen00~3\, gen00~3, sync_9_count, 1
instance = comp, \cmp_in[0]~input\, cmp_in[0]~input, sync_9_count, 1
instance = comp, \D_sM[0]~1\, D_sM[0]~1, sync_9_count, 1
instance = comp, \gen00:0:ff0i~feeder\, \gen00:0:ff0i~feeder, sync_9_count, 1
instance = comp, \gen00:0:ff0i\, \gen00:0:ff0i, sync_9_count, 1
instance = comp, \gen00:3:ff0i~0\, \gen00:3:ff0i~0, sync_9_count, 1
instance = comp, \gen00:1:ff0i\, \gen00:1:ff0i, sync_9_count, 1
instance = comp, \D_sM[3]~0\, D_sM[3]~0, sync_9_count, 1
instance = comp, \gen00:3:ff0i\, \gen00:3:ff0i, sync_9_count, 1
instance = comp, \comb~3\, comb~3, sync_9_count, 1
instance = comp, \comb~2\, comb~2, sync_9_count, 1
instance = comp, \comb~0\, comb~0, sync_9_count, 1
instance = comp, \lock_compare_trigger~0\, lock_compare_trigger~0, sync_9_count, 1
instance = comp, \comb~1\, comb~1, sync_9_count, 1
instance = comp, \comb~5\, comb~5, sync_9_count, 1
instance = comp, \gen00~1\, gen00~1, sync_9_count, 1
instance = comp, \D_s[2]~0\, D_s[2]~0, sync_9_count, 1
instance = comp, \gen00:2:ff0i~0\, \gen00:2:ff0i~0, sync_9_count, 1
instance = comp, \gen00:2:ff0i\, \gen00:2:ff0i, sync_9_count, 1
instance = comp, \rst_cmp|outp~0\, rst_cmp|outp~0, sync_9_count, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, sync_9_count, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, sync_9_count, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, sync_9_count, 1
