
STM32F411CEU6_USB_Macro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013284  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007cc  08013424  08013424  00014424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013bf0  08013bf0  000150a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013bf0  08013bf0  00014bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013bf8  08013bf8  000150a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013bf8  08013bf8  00014bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013bfc  08013bfc  00014bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  08013c00  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a254  200000a4  08013ca4  000150a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a2f8  08013ca4  000152f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000150a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c5ec  00000000  00000000  000150d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000067ad  00000000  00000000  000416c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002040  00000000  00000000  00047e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a37  00000000  00000000  00049eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f18  00000000  00000000  0004b8e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002935c  00000000  00000000  0006c7ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bec7d  00000000  00000000  00095b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001547d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009090  00000000  00000000  0015481c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0015d8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801340c 	.word	0x0801340c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	0801340c 	.word	0x0801340c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:
#include <main.h>
#include <tusb.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	b29a      	uxth	r2, r3
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	4804      	ldr	r0, [pc, #16]	@ (8000628 <_write+0x28>)
 8000618:	f006 fd5c 	bl	80070d4 <HAL_UART_Transmit>
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000424 	.word	0x20000424

0800062c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	if (usb_ready) {
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d004      	beq.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800063e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000642:	4804      	ldr	r0, [pc, #16]	@ (8000654 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8000644:	f003 f8b3 	bl	80037ae <HAL_GPIO_TogglePin>
	}
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000001 	.word	0x20000001
 8000654:	40020800 	.word	0x40020800

08000658 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	80fb      	strh	r3, [r7, #6]
	if (__HAL_TIM_GET_COUNTER(&htim9) < BTN_DEBUN) {
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000668:	2b13      	cmp	r3, #19
 800066a:	d90b      	bls.n	8000684 <HAL_GPIO_EXTI_Callback+0x2c>
		return;
	}
	__HAL_TIM_SET_COUNTER(&htim9, 0);
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2200      	movs	r2, #0
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24

	if (GPIO_Pin == ROTARY_KEY_Pin) {
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800067a:	d104      	bne.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		btn_clicked = true;
 800067c:	4b05      	ldr	r3, [pc, #20]	@ (8000694 <HAL_GPIO_EXTI_Callback+0x3c>)
 800067e:	2201      	movs	r2, #1
 8000680:	701a      	strb	r2, [r3, #0]
		return;
 8000682:	e000      	b.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		return;
 8000684:	bf00      	nop
	}
}
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	2000034c 	.word	0x2000034c
 8000694:	200009b0 	.word	0x200009b0

08000698 <mod_change_watchdog>:

void mod_change_watchdog() {
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	if (!usb_ready) {
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <mod_change_watchdog+0x90>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	f083 0301 	eor.w	r3, r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d03c      	beq.n	8000726 <mod_change_watchdog+0x8e>

		switch(g_s_state){
 80006ac:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <mod_change_watchdog+0x94>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d002      	beq.n	80006ba <mod_change_watchdog+0x22>
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d004      	beq.n	80006c2 <mod_change_watchdog+0x2a>
 80006b8:	e007      	b.n	80006ca <mod_change_watchdog+0x32>
		case UI_STATE_LINUX_MODE:
			g_usb_mode = USB_MODE_MSC_VENDOR;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <mod_change_watchdog+0x98>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
			break;
 80006c0:	e007      	b.n	80006d2 <mod_change_watchdog+0x3a>
		case UI_STATE_EMERGENCY_MODE:
			g_usb_mode = USB_MODE_CDC;
 80006c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <mod_change_watchdog+0x98>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
			break;
 80006c8:	e003      	b.n	80006d2 <mod_change_watchdog+0x3a>
		default:
			usb_ready = true;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <mod_change_watchdog+0x90>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
			return;
 80006d0:	e029      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		tud_disconnect();
 80006d2:	f00c ff29 	bl	800d528 <tud_disconnect>
		HAL_Delay(500);
 80006d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006da:	f002 f987 	bl	80029ec <HAL_Delay>
		tud_connect();
 80006de:	f00c ff2f 	bl	800d540 <tud_connect>

		switch(g_s_state){
 80006e2:	4b12      	ldr	r3, [pc, #72]	@ (800072c <mod_change_watchdog+0x94>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d002      	beq.n	80006f0 <mod_change_watchdog+0x58>
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d00a      	beq.n	8000704 <mod_change_watchdog+0x6c>
 80006ee:	e013      	b.n	8000718 <mod_change_watchdog+0x80>
		case UI_STATE_LINUX_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 80006f0:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000700:	60da      	str	r2, [r3, #12]
			break;
 8000702:	e00d      	b.n	8000720 <mod_change_watchdog+0x88>
		case UI_STATE_EMERGENCY_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, EMERG_ARR);
 8000704:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800070c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000710:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000714:	60da      	str	r2, [r3, #12]
			break;
 8000716:	e003      	b.n	8000720 <mod_change_watchdog+0x88>
		default:
			usb_ready = true;
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <mod_change_watchdog+0x90>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
			return;
 800071e:	e002      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		usb_ready = true;
 8000720:	4b01      	ldr	r3, [pc, #4]	@ (8000728 <mod_change_watchdog+0x90>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
	}
}
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000001 	.word	0x20000001
 800072c:	200017d8 	.word	0x200017d8
 8000730:	20000000 	.word	0x20000000
 8000734:	20000394 	.word	0x20000394

08000738 <cdc_task>:

void cdc_task(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f009 f866 	bl	8009810 <tud_cdc_n_connected>
 8000744:	4603      	mov	r3, r0
	// 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
	if (tud_cdc_connected()) {
 8000746:	2b00      	cmp	r3, #0
 8000748:	d018      	beq.n	800077c <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 800074a:	2000      	movs	r0, #0
 800074c:	f009 f8a6 	bl	800989c <tud_cdc_n_available>
 8000750:	4603      	mov	r3, r0
		// 3. 읽을 데이터가 있는지 확인
		if (tud_cdc_available()) {
 8000752:	2b00      	cmp	r3, #0
 8000754:	d012      	beq.n	800077c <cdc_task+0x44>
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <cdc_task+0x4c>)
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800075e:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	2000      	movs	r0, #0
 8000766:	f009 f8e1 	bl	800992c <tud_cdc_n_read>
 800076a:	4603      	mov	r3, r0
			// 데이터 읽기
			uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 800076c:	60fb      	str	r3, [r7, #12]

			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	b29b      	uxth	r3, r3
 8000772:	461a      	mov	r2, r3
 8000774:	4903      	ldr	r1, [pc, #12]	@ (8000784 <cdc_task+0x4c>)
 8000776:	4804      	ldr	r0, [pc, #16]	@ (8000788 <cdc_task+0x50>)
 8000778:	f006 fd38 	bl	80071ec <HAL_UART_Transmit_DMA>
		}
	}
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	200009b4 	.word	0x200009b4
 8000788:	20000424 	.word	0x20000424

0800078c <Test_func>:

void Test_func(void) {
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	printf("This is test_func\n");
 8000790:	4803      	ldr	r0, [pc, #12]	@ (80007a0 <Test_func+0x14>)
 8000792:	f011 ffb1 	bl	80126f8 <puts>

	ven_send();
 8000796:	f002 f81f 	bl	80027d8 <ven_send>
	return;
 800079a:	bf00      	nop
}
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	08013424 	.word	0x08013424

080007a4 <HAL_UARTEx_RxEventCallback>:

uint8_t recv_buf[BUF_SIZE] = { 0 };
uint8_t recv_val[BUF_SIZE] = { 0 };
uint16_t uart_h = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	460b      	mov	r3, r1
 80007ae:	807b      	strh	r3, [r7, #2]
	// Size는 buf 0부터 현재까지 수신된 데이터의 개수
	if (!is_halfed && (Size == BUF_SIZE / 2)) {
 80007b0:	4b36      	ldr	r3, [pc, #216]	@ (800088c <HAL_UARTEx_RxEventCallback+0xe8>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d107      	bne.n	80007c8 <HAL_UARTEx_RxEventCallback+0x24>
 80007b8:	887b      	ldrh	r3, [r7, #2]
 80007ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007be:	d103      	bne.n	80007c8 <HAL_UARTEx_RxEventCallback+0x24>
		is_halfed = 1;
 80007c0:	4b32      	ldr	r3, [pc, #200]	@ (800088c <HAL_UARTEx_RxEventCallback+0xe8>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
		return;
 80007c6:	e05e      	b.n	8000886 <HAL_UARTEx_RxEventCallback+0xe2>
	}

	if (!is_fulled && (Size == BUF_SIZE)) {
 80007c8:	4b31      	ldr	r3, [pc, #196]	@ (8000890 <HAL_UARTEx_RxEventCallback+0xec>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d107      	bne.n	80007e0 <HAL_UARTEx_RxEventCallback+0x3c>
 80007d0:	887b      	ldrh	r3, [r7, #2]
 80007d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007d6:	d103      	bne.n	80007e0 <HAL_UARTEx_RxEventCallback+0x3c>
		is_fulled = 1;
 80007d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000890 <HAL_UARTEx_RxEventCallback+0xec>)
 80007da:	2201      	movs	r2, #1
 80007dc:	701a      	strb	r2, [r3, #0]
		return;
 80007de:	e052      	b.n	8000886 <HAL_UARTEx_RxEventCallback+0xe2>
	}

	is_halfed = 0;
 80007e0:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <HAL_UARTEx_RxEventCallback+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
	is_fulled = 0;
 80007e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000890 <HAL_UARTEx_RxEventCallback+0xec>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]

	memset(recv_val, 0, BUF_SIZE);
 80007ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007f0:	2100      	movs	r1, #0
 80007f2:	4828      	ldr	r0, [pc, #160]	@ (8000894 <HAL_UARTEx_RxEventCallback+0xf0>)
 80007f4:	f012 f87a 	bl	80128ec <memset>
	uint16_t tmp = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	82fb      	strh	r3, [r7, #22]

//	printf("1: %d-%d %s\n", Size, uart_h, recv_val);

	if (Size < uart_h) { // ring buffer overwrite
 80007fc:	4b26      	ldr	r3, [pc, #152]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	887a      	ldrh	r2, [r7, #2]
 8000802:	429a      	cmp	r2, r3
 8000804:	d227      	bcs.n	8000856 <HAL_UARTEx_RxEventCallback+0xb2>
		while (uart_h < BUF_SIZE) {
 8000806:	e00e      	b.n	8000826 <HAL_UARTEx_RxEventCallback+0x82>
			recv_val[tmp++] = recv_buf[uart_h++];
 8000808:	4b23      	ldr	r3, [pc, #140]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 800080a:	881b      	ldrh	r3, [r3, #0]
 800080c:	1c5a      	adds	r2, r3, #1
 800080e:	b291      	uxth	r1, r2
 8000810:	4a21      	ldr	r2, [pc, #132]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000812:	8011      	strh	r1, [r2, #0]
 8000814:	4619      	mov	r1, r3
 8000816:	8afb      	ldrh	r3, [r7, #22]
 8000818:	1c5a      	adds	r2, r3, #1
 800081a:	82fa      	strh	r2, [r7, #22]
 800081c:	461a      	mov	r2, r3
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <HAL_UARTEx_RxEventCallback+0xf8>)
 8000820:	5c59      	ldrb	r1, [r3, r1]
 8000822:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000824:	5499      	strb	r1, [r3, r2]
		while (uart_h < BUF_SIZE) {
 8000826:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800082e:	d3eb      	bcc.n	8000808 <HAL_UARTEx_RxEventCallback+0x64>
		}
		uart_h = 0;
 8000830:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000832:	2200      	movs	r2, #0
 8000834:	801a      	strh	r2, [r3, #0]
	}

	while (uart_h < Size) {
 8000836:	e00e      	b.n	8000856 <HAL_UARTEx_RxEventCallback+0xb2>
		recv_val[tmp++] = recv_buf[uart_h++];
 8000838:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	b291      	uxth	r1, r2
 8000840:	4a15      	ldr	r2, [pc, #84]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000842:	8011      	strh	r1, [r2, #0]
 8000844:	4619      	mov	r1, r3
 8000846:	8afb      	ldrh	r3, [r7, #22]
 8000848:	1c5a      	adds	r2, r3, #1
 800084a:	82fa      	strh	r2, [r7, #22]
 800084c:	461a      	mov	r2, r3
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <HAL_UARTEx_RxEventCallback+0xf8>)
 8000850:	5c59      	ldrb	r1, [r3, r1]
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000854:	5499      	strb	r1, [r3, r2]
	while (uart_h < Size) {
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	887a      	ldrh	r2, [r7, #2]
 800085c:	429a      	cmp	r2, r3
 800085e:	d8eb      	bhi.n	8000838 <HAL_UARTEx_RxEventCallback+0x94>
	}
	recv_val[tmp] = '\0';
 8000860:	8afb      	ldrh	r3, [r7, #22]
 8000862:	4a0c      	ldr	r2, [pc, #48]	@ (8000894 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000864:	2100      	movs	r1, #0
 8000866:	54d1      	strb	r1, [r2, r3]

//	printf("2: %d-%d %s\n", Size, uart_h, recv_val);

	if (g_usb_mode == USB_MODE_CDC) {
 8000868:	4b0d      	ldr	r3, [pc, #52]	@ (80008a0 <HAL_UARTEx_RxEventCallback+0xfc>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	d109      	bne.n	8000886 <HAL_UARTEx_RxEventCallback+0xe2>
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800087a:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	6939      	ldr	r1, [r7, #16]
 8000880:	2000      	movs	r0, #0
 8000882:	f009 f877 	bl	8009974 <tud_cdc_n_write>
		tud_cdc_write(recv_val, sizeof(recv_val));
	}
}
 8000886:	3718      	adds	r7, #24
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20000bb5 	.word	0x20000bb5
 8000890:	20000bb4 	.word	0x20000bb4
 8000894:	20000fb8 	.word	0x20000fb8
 8000898:	200013b8 	.word	0x200013b8
 800089c:	20000bb8 	.word	0x20000bb8
 80008a0:	20000000 	.word	0x20000000

080008a4 <test_watchdog>:

void test_watchdog(void) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	if (recv_val[0] == 't') {
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <test_watchdog+0x1c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b74      	cmp	r3, #116	@ 0x74
 80008ae:	d104      	bne.n	80008ba <test_watchdog+0x16>
		Test_func();
 80008b0:	f7ff ff6c 	bl	800078c <Test_func>
		recv_val[0] = '\0';
 80008b4:	4b02      	ldr	r3, [pc, #8]	@ (80008c0 <test_watchdog+0x1c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	701a      	strb	r2, [r3, #0]
	}
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	20000fb8 	.word	0x20000fb8

080008c4 <Encoder_GetStep>:

static int Encoder_GetStep(void) {
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
	static int32_t last = 0;
	static int32_t accum = 0;
	const int DET = 2;   // ✅ 한 딸깍당 이동이 맞게 1/2/4로 튜닝
 80008ca:	2302      	movs	r3, #2
 80008cc:	60fb      	str	r3, [r7, #12]

	int32_t cnt = (int32_t) __HAL_TIM_GET_COUNTER(&htim2);
 80008ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000938 <Encoder_GetStep+0x74>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008d4:	60bb      	str	r3, [r7, #8]
	int32_t delta = cnt - last;
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <Encoder_GetStep+0x78>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	607b      	str	r3, [r7, #4]
	last = cnt;
 80008e0:	4a16      	ldr	r2, [pc, #88]	@ (800093c <Encoder_GetStep+0x78>)
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	6013      	str	r3, [r2, #0]

	if (delta == 0)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d101      	bne.n	80008f0 <Encoder_GetStep+0x2c>
		return 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	e01c      	b.n	800092a <Encoder_GetStep+0x66>

	accum -= delta;
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <Encoder_GetStep+0x7c>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	4a11      	ldr	r2, [pc, #68]	@ (8000940 <Encoder_GetStep+0x7c>)
 80008fa:	6013      	str	r3, [r2, #0]

	if (accum >= DET) {
 80008fc:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <Encoder_GetStep+0x7c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	429a      	cmp	r2, r3
 8000904:	dc04      	bgt.n	8000910 <Encoder_GetStep+0x4c>
		accum = 0;
 8000906:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <Encoder_GetStep+0x7c>)
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
		return +1;
 800090c:	2301      	movs	r3, #1
 800090e:	e00c      	b.n	800092a <Encoder_GetStep+0x66>
	}
	if (accum <= -DET) {
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	425a      	negs	r2, r3
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <Encoder_GetStep+0x7c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	429a      	cmp	r2, r3
 800091a:	db05      	blt.n	8000928 <Encoder_GetStep+0x64>
		accum = 0;
 800091c:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <Encoder_GetStep+0x7c>)
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
		return -1;
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	e000      	b.n	800092a <Encoder_GetStep+0x66>
	}
	return 0;
 8000928:	2300      	movs	r3, #0
}
 800092a:	4618      	mov	r0, r3
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	200002bc 	.word	0x200002bc
 800093c:	200013bc 	.word	0x200013bc
 8000940:	200013c0 	.word	0x200013c0

08000944 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800094a:	f001 ffdd 	bl	8002908 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800094e:	f000 f887 	bl	8000a60 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000952:	f000 fb77 	bl	8001044 <MX_GPIO_Init>
	MX_DMA_Init();
 8000956:	f000 fb2f 	bl	8000fb8 <MX_DMA_Init>
	MX_SDIO_SD_Init();
 800095a:	f000 f8e9 	bl	8000b30 <MX_SDIO_SD_Init>
	MX_TIM11_Init();
 800095e:	f000 fa89 	bl	8000e74 <MX_TIM11_Init>
	MX_USART2_UART_Init();
 8000962:	f000 fad1 	bl	8000f08 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8000966:	f000 f913 	bl	8000b90 <MX_SPI1_Init>
	MX_USB_OTG_FS_PCD_Init();
 800096a:	f000 faf7 	bl	8000f5c <MX_USB_OTG_FS_PCD_Init>
	MX_TIM10_Init();
 800096e:	f000 fa35 	bl	8000ddc <MX_TIM10_Init>
	MX_TIM2_Init();
 8000972:	f000 f943 	bl	8000bfc <MX_TIM2_Init>
	MX_TIM9_Init();
 8000976:	f000 f9ed 	bl	8000d54 <MX_TIM9_Init>
	MX_TIM5_Init();
 800097a:	f000 f993 	bl	8000ca4 <MX_TIM5_Init>
	/* USER CODE BEGIN 2 */
	SD_Init();
 800097e:	f000 fefb 	bl	8001778 <SD_Init>
#ifndef WITHOUT_TUD
	tusb_init();
 8000982:	2100      	movs	r1, #0
 8000984:	2000      	movs	r0, #0
 8000986:	f010 ff2f 	bl	80117e8 <tusb_rhport_init>
#endif // WITHOUT_TUD
	HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 800098a:	2100      	movs	r1, #0
 800098c:	482a      	ldr	r0, [pc, #168]	@ (8000a38 <main+0xf4>)
 800098e:	f005 fc41 	bl	8006214 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_1);
 8000992:	2100      	movs	r1, #0
 8000994:	4829      	ldr	r0, [pc, #164]	@ (8000a3c <main+0xf8>)
 8000996:	f005 fc3d 	bl	8006214 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim11, TIM_CHANNEL_1);
 800099a:	2100      	movs	r1, #0
 800099c:	4828      	ldr	r0, [pc, #160]	@ (8000a40 <main+0xfc>)
 800099e:	f005 fc39 	bl	8006214 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start_IT(&htim10, TIM_CHANNEL_1);
 80009a2:	2100      	movs	r1, #0
 80009a4:	4827      	ldr	r0, [pc, #156]	@ (8000a44 <main+0x100>)
 80009a6:	f005 fce5 	bl	8006374 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80009aa:	213c      	movs	r1, #60	@ 0x3c
 80009ac:	4826      	ldr	r0, [pc, #152]	@ (8000a48 <main+0x104>)
 80009ae:	f005 fe85 	bl	80066bc <HAL_TIM_Encoder_Start>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, recv_buf, BUF_SIZE);
 80009b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009b6:	4925      	ldr	r1, [pc, #148]	@ (8000a4c <main+0x108>)
 80009b8:	4825      	ldr	r0, [pc, #148]	@ (8000a50 <main+0x10c>)
 80009ba:	f006 fc93 	bl	80072e4 <HAL_UARTEx_ReceiveToIdle_DMA>

	__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 80009be:	4b21      	ldr	r3, [pc, #132]	@ (8000a44 <main+0x100>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009c6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a44 <main+0x100>)
 80009ca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009ce:	60da      	str	r2, [r3, #12]

	OLED_Init(&hspi1);
 80009d0:	4820      	ldr	r0, [pc, #128]	@ (8000a54 <main+0x110>)
 80009d2:	f000 fd19 	bl	8001408 <OLED_Init>
	UI_Init();
 80009d6:	f001 fce5 	bl	80023a4 <UI_Init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80009da:	2100      	movs	r1, #0
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295
 80009e0:	f00c ff1c 	bl	800d81c <tud_task_ext>
}
 80009e4:	bf00      	nop
	/* USER CODE BEGIN WHILE */
	while (1) {
#ifndef WITHOUT_TUD
		tud_task();
#endif // WITHOUT_TUD
		mod_change_watchdog();
 80009e6:	f7ff fe57 	bl	8000698 <mod_change_watchdog>
		test_watchdog();
 80009ea:	f7ff ff5b 	bl	80008a4 <test_watchdog>
//		printf("encoder: %ld\n", __HAL_TIM_GET_COUNTER(&htim2));

		if (__HAL_TIM_GET_COUNTER(&htim5) > 20) {
 80009ee:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <main+0xf4>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009f4:	2b14      	cmp	r3, #20
 80009f6:	d910      	bls.n	8000a1a <main+0xd6>
			int step = Encoder_GetStep();
 80009f8:	f7ff ff64 	bl	80008c4 <Encoder_GetStep>
 80009fc:	6078      	str	r0, [r7, #4]
			UI_Process(step, btn_clicked);
 80009fe:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <main+0x114>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	4619      	mov	r1, r3
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f001 fcdc 	bl	80023c4 <UI_Process>
			btn_clicked = false;
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <main+0x114>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim5, 0);
 8000a12:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <main+0xf4>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2200      	movs	r2, #0
 8000a18:	625a      	str	r2, [r3, #36]	@ 0x24
		}

		switch (g_s_state) {
 8000a1a:	4b10      	ldr	r3, [pc, #64]	@ (8000a5c <main+0x118>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d005      	beq.n	8000a2e <main+0xea>
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	dcd9      	bgt.n	80009da <main+0x96>
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d004      	beq.n	8000a34 <main+0xf0>
 8000a2a:	2b01      	cmp	r3, #1
		case UI_STATE_EMERGENCY_MODE:
			cdc_task();
			break;
		case UI_STATE_LINUX_MODE:
			break;
 8000a2c:	e003      	b.n	8000a36 <main+0xf2>
			cdc_task();
 8000a2e:	f7ff fe83 	bl	8000738 <cdc_task>
			break;
 8000a32:	e000      	b.n	8000a36 <main+0xf2>
//		case USB_MODE_HID_MSC:
////			hid_task();
//			break;
		case UI_STATE_ROOT_MENU:
			break;
 8000a34:	bf00      	nop
		tud_task();
 8000a36:	e7d0      	b.n	80009da <main+0x96>
 8000a38:	20000304 	.word	0x20000304
 8000a3c:	2000034c 	.word	0x2000034c
 8000a40:	200003dc 	.word	0x200003dc
 8000a44:	20000394 	.word	0x20000394
 8000a48:	200002bc 	.word	0x200002bc
 8000a4c:	20000bb8 	.word	0x20000bb8
 8000a50:	20000424 	.word	0x20000424
 8000a54:	20000204 	.word	0x20000204
 8000a58:	200009b0 	.word	0x200009b0
 8000a5c:	200017d8 	.word	0x200017d8

08000a60 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b094      	sub	sp, #80	@ 0x50
 8000a64:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a66:	f107 0320 	add.w	r3, r7, #32
 8000a6a:	2230      	movs	r2, #48	@ 0x30
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f011 ff3c 	bl	80128ec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a74:	f107 030c 	add.w	r3, r7, #12
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a84:	2300      	movs	r3, #0
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	4b27      	ldr	r3, [pc, #156]	@ (8000b28 <SystemClock_Config+0xc8>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8c:	4a26      	ldr	r2, [pc, #152]	@ (8000b28 <SystemClock_Config+0xc8>)
 8000a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a94:	4b24      	ldr	r3, [pc, #144]	@ (8000b28 <SystemClock_Config+0xc8>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	4b21      	ldr	r3, [pc, #132]	@ (8000b2c <SystemClock_Config+0xcc>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a20      	ldr	r2, [pc, #128]	@ (8000b2c <SystemClock_Config+0xcc>)
 8000aaa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aae:	6013      	str	r3, [r2, #0]
 8000ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b2c <SystemClock_Config+0xcc>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000abc:	2301      	movs	r3, #1
 8000abe:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ac0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ac4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 8000ad4:	2390      	movs	r3, #144	@ 0x90
 8000ad6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ad8:	2304      	movs	r3, #4
 8000ada:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8000adc:	2305      	movs	r3, #5
 8000ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ae0:	f107 0320 	add.w	r3, r7, #32
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 ffa5 	bl	8003a34 <HAL_RCC_OscConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0x94>
		Error_Handler();
 8000af0:	f000 fb4a 	bl	8001188 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000af4:	230f      	movs	r3, #15
 8000af6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af8:	2302      	movs	r3, #2
 8000afa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b04:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000b0a:	f107 030c 	add.w	r3, r7, #12
 8000b0e:	2101      	movs	r1, #1
 8000b10:	4618      	mov	r0, r3
 8000b12:	f003 fa07 	bl	8003f24 <HAL_RCC_ClockConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0xc0>
		Error_Handler();
 8000b1c:	f000 fb34 	bl	8001188 <Error_Handler>
	}
}
 8000b20:	bf00      	nop
 8000b22:	3750      	adds	r7, #80	@ 0x50
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40007000 	.word	0x40007000

08000b30 <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b36:	4a15      	ldr	r2, [pc, #84]	@ (8000b8c <MX_SDIO_SD_Init+0x5c>)
 8000b38:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b3a:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b40:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b46:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b52:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 20;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b5a:	2214      	movs	r2, #20
 8000b5c:	619a      	str	r2, [r3, #24]
	if (HAL_SD_Init(&hsd) != HAL_OK) {
 8000b5e:	480a      	ldr	r0, [pc, #40]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b60:	f003 fbc0 	bl	80042e4 <HAL_SD_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_SDIO_SD_Init+0x3e>
		Error_Handler();
 8000b6a:	f000 fb0d 	bl	8001188 <Error_Handler>
	}
	if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) {
 8000b6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_SDIO_SD_Init+0x58>)
 8000b74:	f004 f986 	bl	8004e84 <HAL_SD_ConfigWideBusOperation>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_SDIO_SD_Init+0x52>
		Error_Handler();
 8000b7e:	f000 fb03 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200000c0 	.word	0x200000c0
 8000b8c:	40012c00 	.word	0x40012c00

08000b90 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000b96:	4a18      	ldr	r2, [pc, #96]	@ (8000bf8 <MX_SPI1_Init+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b9a:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ba0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ba2:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bae:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bc0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bc4:	2218      	movs	r2, #24
 8000bc6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bce:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000bdc:	220a      	movs	r2, #10
 8000bde:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000be0:	4804      	ldr	r0, [pc, #16]	@ (8000bf4 <MX_SPI1_Init+0x64>)
 8000be2:	f004 feb1 	bl	8005948 <HAL_SPI_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000bec:	f000 facc 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000204 	.word	0x20000204
 8000bf8:	40013000 	.word	0x40013000

08000bfc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08c      	sub	sp, #48	@ 0x30
 8000c00:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	2224      	movs	r2, #36	@ 0x24
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f011 fe6e 	bl	80128ec <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000c18:	4b21      	ldr	r3, [pc, #132]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c1e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000c20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8000c32:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c44:	2300      	movs	r3, #0
 8000c46:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 8000c50:	230a      	movs	r3, #10
 8000c52:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c54:	2300      	movs	r3, #0
 8000c56:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 8000c60:	230a      	movs	r3, #10
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480d      	ldr	r0, [pc, #52]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c6c:	f005 fc80 	bl	8006570 <HAL_TIM_Encoder_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0x7e>
		Error_Handler();
 8000c76:	f000 fa87 	bl	8001188 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <MX_TIM2_Init+0xa4>)
 8000c88:	f006 f952 	bl	8006f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8000c92:	f000 fa79 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c96:	bf00      	nop
 8000c98:	3730      	adds	r7, #48	@ 0x30
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200002bc 	.word	0x200002bc

08000ca4 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	@ 0x28
 8000ca8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000caa:	f107 0320 	add.w	r3, r7, #32
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
 8000cc0:	611a      	str	r2, [r3, #16]
 8000cc2:	615a      	str	r2, [r3, #20]
 8000cc4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cc8:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <MX_TIM5_Init+0xac>)
 8000cca:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 60000 - 1;
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cce:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000cd2:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce0:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce8:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim5) != HAL_OK) {
 8000cee:	4817      	ldr	r0, [pc, #92]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000cf0:	f005 fa41 	bl	8006176 <HAL_TIM_OC_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_TIM5_Init+0x5a>
		Error_Handler();
 8000cfa:	f000 fa45 	bl	8001188 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8000d06:	f107 0320 	add.w	r3, r7, #32
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480f      	ldr	r0, [pc, #60]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000d0e:	f006 f90f 	bl	8006f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM5_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8000d18:	f000 fa36 	bl	8001188 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2200      	movs	r2, #0
 8000d30:	4619      	mov	r1, r3
 8000d32:	4806      	ldr	r0, [pc, #24]	@ (8000d4c <MX_TIM5_Init+0xa8>)
 8000d34:	f005 fe40 	bl	80069b8 <HAL_TIM_OC_ConfigChannel>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM5_Init+0x9e>
		Error_Handler();
 8000d3e:	f000 fa23 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	3728      	adds	r7, #40	@ 0x28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000304 	.word	0x20000304
 8000d50:	40000c00 	.word	0x40000c00

08000d54 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b088      	sub	sp, #32
 8000d58:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
 8000d68:	615a      	str	r2, [r3, #20]
 8000d6a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8000d6c:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000dd8 <MX_TIM9_Init+0x84>)
 8000d70:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 60000 - 1;
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d74:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000d78:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7a:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 65535;
 8000d80:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d86:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d88:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim9) != HAL_OK) {
 8000d94:	480f      	ldr	r0, [pc, #60]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d96:	f005 f9ee 	bl	8006176 <HAL_TIM_OC_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM9_Init+0x50>
		Error_Handler();
 8000da0:	f000 f9f2 	bl	8001188 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000da4:	2300      	movs	r3, #0
 8000da6:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	2200      	movs	r2, #0
 8000db8:	4619      	mov	r1, r3
 8000dba:	4806      	ldr	r0, [pc, #24]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000dbc:	f005 fdfc 	bl	80069b8 <HAL_TIM_OC_ConfigChannel>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_TIM9_Init+0x76>
		Error_Handler();
 8000dc6:	f000 f9df 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	3720      	adds	r7, #32
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000034c 	.word	0x2000034c
 8000dd8:	40014000 	.word	0x40014000

08000ddc <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
 8000df0:	615a      	str	r2, [r3, #20]
 8000df2:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8000df4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000df6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e70 <MX_TIM10_Init+0x94>)
 8000df8:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 6000 - 1;
 8000dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000dfc:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000e00:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e02:	4b1a      	ldr	r3, [pc, #104]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000;
 8000e08:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000e0e:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e10:	4b16      	ldr	r3, [pc, #88]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8000e1c:	4813      	ldr	r0, [pc, #76]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e1e:	f005 f95b 	bl	80060d8 <HAL_TIM_Base_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM10_Init+0x50>
		Error_Handler();
 8000e28:	f000 f9ae 	bl	8001188 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim10) != HAL_OK) {
 8000e2c:	480f      	ldr	r0, [pc, #60]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e2e:	f005 f9a2 	bl	8006176 <HAL_TIM_OC_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_TIM10_Init+0x60>
		Error_Handler();
 8000e38:	f000 f9a6 	bl	8001188 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	4619      	mov	r1, r3
 8000e52:	4806      	ldr	r0, [pc, #24]	@ (8000e6c <MX_TIM10_Init+0x90>)
 8000e54:	f005 fdb0 	bl	80069b8 <HAL_TIM_OC_ConfigChannel>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM10_Init+0x86>
			!= HAL_OK) {
		Error_Handler();
 8000e5e:	f000 f993 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 8000e62:	bf00      	nop
 8000e64:	3720      	adds	r7, #32
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000394 	.word	0x20000394
 8000e70:	40014400 	.word	0x40014400

08000e74 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
 8000e88:	615a      	str	r2, [r3, #20]
 8000e8a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8000e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000e8e:	4a1d      	ldr	r2, [pc, #116]	@ (8000f04 <MX_TIM11_Init+0x90>)
 8000e90:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 60 - 1;
 8000e92:	4b1b      	ldr	r3, [pc, #108]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000e94:	223b      	movs	r2, #59	@ 0x3b
 8000e96:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e98:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 65535;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000ea0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ea4:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea6:	4b16      	ldr	r3, [pc, #88]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8000eb2:	4813      	ldr	r0, [pc, #76]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000eb4:	f005 f910 	bl	80060d8 <HAL_TIM_Base_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_TIM11_Init+0x4e>
		Error_Handler();
 8000ebe:	f000 f963 	bl	8001188 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 8000ec2:	480f      	ldr	r0, [pc, #60]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000ec4:	f005 f957 	bl	8006176 <HAL_TIM_OC_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_TIM11_Init+0x5e>
		Error_Handler();
 8000ece:	f000 f95b 	bl	8001188 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_TIM11_Init+0x8c>)
 8000eea:	f005 fd65 	bl	80069b8 <HAL_TIM_OC_ConfigChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM11_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8000ef4:	f000 f948 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8000ef8:	bf00      	nop
 8000efa:	3720      	adds	r7, #32
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200003dc 	.word	0x200003dc
 8000f04:	40014800 	.word	0x40014800

08000f08 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f0e:	4a12      	ldr	r2, [pc, #72]	@ (8000f58 <MX_USART2_UART_Init+0x50>)
 8000f10:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000f12:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f18:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f2e:	220c      	movs	r2, #12
 8000f30:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f32:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000f3e:	4805      	ldr	r0, [pc, #20]	@ (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f40:	f006 f878 	bl	8007034 <HAL_UART_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000f4a:	f000 f91d 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	20000424 	.word	0x20000424
 8000f58:	40004400 	.word	0x40004400

08000f5c <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f60:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f62:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f66:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f70:	2202      	movs	r2, #2
 8000f72:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f86:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f8c:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000f9e:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fa0:	f002 fc38 	bl	8003814 <HAL_PCD_Init>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000faa:	f000 f8ed 	bl	8001188 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200004cc 	.word	0x200004cc

08000fb8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b1c      	ldr	r3, [pc, #112]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	4a17      	ldr	r2, [pc, #92]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fe4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <MX_DMA_Init+0x88>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2010      	movs	r0, #16
 8000ffc:	f001 fdf5 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001000:	2010      	movs	r0, #16
 8001002:	f001 fe0e 	bl	8002c22 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	203a      	movs	r0, #58	@ 0x3a
 800100c:	f001 fded 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001010:	203a      	movs	r0, #58	@ 0x3a
 8001012:	f001 fe06 	bl	8002c22 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2100      	movs	r1, #0
 800101a:	203b      	movs	r0, #59	@ 0x3b
 800101c:	f001 fde5 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001020:	203b      	movs	r0, #59	@ 0x3b
 8001022:	f001 fdfe 	bl	8002c22 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2045      	movs	r0, #69	@ 0x45
 800102c:	f001 fddd 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001030:	2045      	movs	r0, #69	@ 0x45
 8001032:	f001 fdf6 	bl	8002c22 <HAL_NVIC_EnableIRQ>

}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800

08001044 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	4b46      	ldr	r3, [pc, #280]	@ (8001178 <MX_GPIO_Init+0x134>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a45      	ldr	r2, [pc, #276]	@ (8001178 <MX_GPIO_Init+0x134>)
 8001064:	f043 0304 	orr.w	r3, r3, #4
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b43      	ldr	r3, [pc, #268]	@ (8001178 <MX_GPIO_Init+0x134>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0304 	and.w	r3, r3, #4
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b3f      	ldr	r3, [pc, #252]	@ (8001178 <MX_GPIO_Init+0x134>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a3e      	ldr	r2, [pc, #248]	@ (8001178 <MX_GPIO_Init+0x134>)
 8001080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b3c      	ldr	r3, [pc, #240]	@ (8001178 <MX_GPIO_Init+0x134>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	4b38      	ldr	r3, [pc, #224]	@ (8001178 <MX_GPIO_Init+0x134>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a37      	ldr	r2, [pc, #220]	@ (8001178 <MX_GPIO_Init+0x134>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b35      	ldr	r3, [pc, #212]	@ (8001178 <MX_GPIO_Init+0x134>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <MX_GPIO_Init+0x134>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	4a30      	ldr	r2, [pc, #192]	@ (8001178 <MX_GPIO_Init+0x134>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010be:	4b2e      	ldr	r3, [pc, #184]	@ (8001178 <MX_GPIO_Init+0x134>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010d0:	482a      	ldr	r0, [pc, #168]	@ (800117c <MX_GPIO_Init+0x138>)
 80010d2:	f002 fb53 	bl	800377c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RES_Pin | DC_Pin, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2106      	movs	r1, #6
 80010da:	4829      	ldr	r0, [pc, #164]	@ (8001180 <MX_GPIO_Init+0x13c>)
 80010dc:	f002 fb4e 	bl	800377c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010e4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e6:	2301      	movs	r3, #1
 80010e8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	4820      	ldr	r0, [pc, #128]	@ (800117c <MX_GPIO_Init+0x138>)
 80010fa:	f002 f9bb 	bl	8003474 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010fe:	2301      	movs	r3, #1
 8001100:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001102:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001106:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001108:	2301      	movs	r3, #1
 800110a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4619      	mov	r1, r3
 8001112:	481c      	ldr	r0, [pc, #112]	@ (8001184 <MX_GPIO_Init+0x140>)
 8001114:	f002 f9ae 	bl	8003474 <HAL_GPIO_Init>

	/*Configure GPIO pins : RES_Pin DC_Pin */
	GPIO_InitStruct.Pin = RES_Pin | DC_Pin;
 8001118:	2306      	movs	r3, #6
 800111a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111c:	2301      	movs	r3, #1
 800111e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001124:	2300      	movs	r3, #0
 8001126:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	4619      	mov	r1, r3
 800112e:	4814      	ldr	r0, [pc, #80]	@ (8001180 <MX_GPIO_Init+0x13c>)
 8001130:	f002 f9a0 	bl	8003474 <HAL_GPIO_Init>

	/*Configure GPIO pin : ROTARY_KEY_Pin */
	GPIO_InitStruct.Pin = ROTARY_KEY_Pin;
 8001134:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001138:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800113e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ROTARY_KEY_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	480d      	ldr	r0, [pc, #52]	@ (8001180 <MX_GPIO_Init+0x13c>)
 800114c:	f002 f992 	bl	8003474 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001150:	2200      	movs	r2, #0
 8001152:	2100      	movs	r1, #0
 8001154:	2006      	movs	r0, #6
 8001156:	f001 fd48 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800115a:	2006      	movs	r0, #6
 800115c:	f001 fd61 	bl	8002c22 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2100      	movs	r1, #0
 8001164:	2028      	movs	r0, #40	@ 0x28
 8001166:	f001 fd40 	bl	8002bea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800116a:	2028      	movs	r0, #40	@ 0x28
 800116c:	f001 fd59 	bl	8002c22 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001170:	bf00      	nop
 8001172:	3728      	adds	r7, #40	@ 0x28
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40023800 	.word	0x40023800
 800117c:	40020800 	.word	0x40020800
 8001180:	40020400 	.word	0x40020400
 8001184:	40020000 	.word	0x40020000

08001188 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800118c:	b672      	cpsid	i
}
 800118e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("error_handler\n");
 8001190:	4801      	ldr	r0, [pc, #4]	@ (8001198 <Error_Handler+0x10>)
 8001192:	f011 fab1 	bl	80126f8 <puts>
 8001196:	e7fb      	b.n	8001190 <Error_Handler+0x8>
 8001198:	08013438 	.word	0x08013438

0800119c <tud_msc_inquiry_cb>:
// 현재 선에 끼는 노이즈 문제 때문에 20분주로 동작함
// 이후 납땜하고 신호가 좀 더 안정적으로 바뀌면 분주를 낮춰서 좀 더 안정적으로 바꿀 수 있을듯

// 1. Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	4603      	mov	r3, r0
 80011aa:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 80011ac:	2208      	movs	r2, #8
 80011ae:	4909      	ldr	r1, [pc, #36]	@ (80011d4 <tud_msc_inquiry_cb+0x38>)
 80011b0:	68b8      	ldr	r0, [r7, #8]
 80011b2:	f011 fc16 	bl	80129e2 <memcpy>
  memcpy(product_id, "Hybrid Storage  ", 16);
 80011b6:	2210      	movs	r2, #16
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <tud_msc_inquiry_cb+0x3c>)
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f011 fc11 	bl	80129e2 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 80011c0:	2204      	movs	r2, #4
 80011c2:	4906      	ldr	r1, [pc, #24]	@ (80011dc <tud_msc_inquiry_cb+0x40>)
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f011 fc0c 	bl	80129e2 <memcpy>
}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	08013448 	.word	0x08013448
 80011d8:	08013454 	.word	0x08013454
 80011dc:	08013468 	.word	0x08013468

080011e0 <tud_msc_test_unit_ready_cb>:

// 2. Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER);
 80011ea:	4806      	ldr	r0, [pc, #24]	@ (8001204 <tud_msc_test_unit_ready_cb+0x24>)
 80011ec:	f003 fee4 	bl	8004fb8 <HAL_SD_GetCardState>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	bf0c      	ite	eq
 80011f6:	2301      	moveq	r3, #1
 80011f8:	2300      	movne	r3, #0
 80011fa:	b2db      	uxtb	r3, r3
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200000c0 	.word	0x200000c0

08001208 <tud_msc_capacity_cb>:

// 3. Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	73fb      	strb	r3, [r7, #15]
  (void) lun;

  *block_count = MSC_PUBLIC_SIZE_BLOCKS; // 16GB까지 일단 가능하지만 꽂았을때 로딩이 엄청 걸려서 4GB 정도로 둠
 8001216:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <tud_msc_capacity_cb+0x2c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	085a      	lsrs	r2, r3, #1
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	601a      	str	r2, [r3, #0]
  *block_size  = BLOCK_SIZE;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001226:	801a      	strh	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	200017c8 	.word	0x200017c8

08001238 <tud_msc_read10_cb>:

// 4. Read (PC 요청 처리)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <tud_msc_read10_cb+0x44>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	085b      	lsrs	r3, r3, #1
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	429a      	cmp	r2, r3
 8001252:	d302      	bcc.n	800125a <tud_msc_read10_cb+0x22>
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	e00c      	b.n	8001274 <tud_msc_read10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 800125a:	6a3b      	ldr	r3, [r7, #32]
 800125c:	0a5b      	lsrs	r3, r3, #9
 800125e:	617b      	str	r3, [r7, #20]

  printf("rx: %ld\n", bufsize);
 8001260:	6a39      	ldr	r1, [r7, #32]
 8001262:	4807      	ldr	r0, [pc, #28]	@ (8001280 <tud_msc_read10_cb+0x48>)
 8001264:	f011 f9e0 	bl	8012628 <iprintf>
  SD_Read_DMA_Async(lba, buffer, block_cnt);
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	6839      	ldr	r1, [r7, #0]
 800126c:	68b8      	ldr	r0, [r7, #8]
 800126e:	f000 fb5d 	bl	800192c <SD_Read_DMA_Async>

  return bufsize;
 8001272:	6a3b      	ldr	r3, [r7, #32]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3718      	adds	r7, #24
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200017c8 	.word	0x200017c8
 8001280:	08013470 	.word	0x08013470

08001284 <tud_msc_write10_cb>:

// 5. Write (PC 요청 처리)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60b9      	str	r1, [r7, #8]
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	4603      	mov	r3, r0
 8001292:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <tud_msc_write10_cb+0x44>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	085b      	lsrs	r3, r3, #1
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	429a      	cmp	r2, r3
 800129e:	d302      	bcc.n	80012a6 <tud_msc_write10_cb+0x22>
 80012a0:	f04f 33ff 	mov.w	r3, #4294967295
 80012a4:	e00c      	b.n	80012c0 <tud_msc_write10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 80012a6:	6a3b      	ldr	r3, [r7, #32]
 80012a8:	0a5b      	lsrs	r3, r3, #9
 80012aa:	617b      	str	r3, [r7, #20]

  printf("tx: %ld\n", bufsize);
 80012ac:	6a39      	ldr	r1, [r7, #32]
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <tud_msc_write10_cb+0x48>)
 80012b0:	f011 f9ba 	bl	8012628 <iprintf>
  SD_Write_DMA_Async(lba, buffer, block_cnt);
 80012b4:	697a      	ldr	r2, [r7, #20]
 80012b6:	6839      	ldr	r1, [r7, #0]
 80012b8:	68b8      	ldr	r0, [r7, #8]
 80012ba:	f000 fb0d 	bl	80018d8 <SD_Write_DMA_Async>

  return bufsize;
 80012be:	6a3b      	ldr	r3, [r7, #32]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200017c8 	.word	0x200017c8
 80012cc:	0801347c 	.word	0x0801347c

080012d0 <tud_msc_scsi_cb>:

// 6. SCSI (기존 유지)
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
 80012da:	461a      	mov	r2, r3
 80012dc:	4603      	mov	r3, r0
 80012de:	73fb      	strb	r3, [r7, #15]
 80012e0:	4613      	mov	r3, r2
 80012e2:	81bb      	strh	r3, [r7, #12]
    void const* response = NULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
    int32_t resplen = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	613b      	str	r3, [r7, #16]
    switch (scsi_cmd[0]) {
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b5a      	cmp	r3, #90	@ 0x5a
 80012f2:	d00c      	beq.n	800130e <tud_msc_scsi_cb+0x3e>
 80012f4:	2b5a      	cmp	r3, #90	@ 0x5a
 80012f6:	dc0f      	bgt.n	8001318 <tud_msc_scsi_cb+0x48>
 80012f8:	2b1a      	cmp	r3, #26
 80012fa:	d003      	beq.n	8001304 <tud_msc_scsi_cb+0x34>
 80012fc:	2b1e      	cmp	r3, #30
 80012fe:	d10b      	bne.n	8001318 <tud_msc_scsi_cb+0x48>
        case 0x1E: return 0;
 8001300:	2300      	movs	r3, #0
 8001302:	e01f      	b.n	8001344 <tud_msc_scsi_cb+0x74>
        case 0x1A: { static uint8_t d[] = {0x03,0,0,0}; response = d; resplen=4; break; }
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <tud_msc_scsi_cb+0x7c>)
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	2304      	movs	r3, #4
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	e007      	b.n	800131e <tud_msc_scsi_cb+0x4e>
        case 0x5A: { static uint8_t d[] = {0,6,0,0,0,0,0,0}; response = d; resplen=8; break; }
 800130e:	4b10      	ldr	r3, [pc, #64]	@ (8001350 <tud_msc_scsi_cb+0x80>)
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	2308      	movs	r3, #8
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	e002      	b.n	800131e <tud_msc_scsi_cb+0x4e>
        default: return -1;
 8001318:	f04f 33ff 	mov.w	r3, #4294967295
 800131c:	e012      	b.n	8001344 <tud_msc_scsi_cb+0x74>
    }
    if (response && resplen > 0) {
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00e      	beq.n	8001342 <tud_msc_scsi_cb+0x72>
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	2b00      	cmp	r3, #0
 8001328:	dd0b      	ble.n	8001342 <tud_msc_scsi_cb+0x72>
        if (resplen > bufsize) resplen = bufsize;
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	429a      	cmp	r2, r3
 8001330:	dd01      	ble.n	8001336 <tud_msc_scsi_cb+0x66>
 8001332:	89bb      	ldrh	r3, [r7, #12]
 8001334:	613b      	str	r3, [r7, #16]
        memcpy(buffer, response, resplen);
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	461a      	mov	r2, r3
 800133a:	6979      	ldr	r1, [r7, #20]
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f011 fb50 	bl	80129e2 <memcpy>
    }
    return resplen;
 8001342:	693b      	ldr	r3, [r7, #16]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000004 	.word	0x20000004
 8001350:	20000008 	.word	0x20000008

08001354 <OLED_DC_Cmd>:
  {0x3C,0x40,0x30,0x40,0x3C},{0x44,0x28,0x10,0x28,0x44},{0x0C,0x50,0x50,0x50,0x3C},
  {0x44,0x64,0x54,0x4C,0x44},{0x00,0x08,0x36,0x41,0x00},{0x00,0x00,0x7F,0x00,0x00},
  {0x00,0x41,0x36,0x08,0x00},{0x08,0x08,0x2A,0x1C,0x08},{0x08,0x1C,0x2A,0x08,0x08},
};

static inline void OLED_DC_Cmd(void)   { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET); }
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
 8001358:	2200      	movs	r2, #0
 800135a:	2104      	movs	r1, #4
 800135c:	4802      	ldr	r0, [pc, #8]	@ (8001368 <OLED_DC_Cmd+0x14>)
 800135e:	f002 fa0d 	bl	800377c <HAL_GPIO_WritePin>
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40020400 	.word	0x40020400

0800136c <OLED_DC_Data>:
static inline void OLED_DC_Data(void)  { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_SET);   }
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
 8001370:	2201      	movs	r2, #1
 8001372:	2104      	movs	r1, #4
 8001374:	4802      	ldr	r0, [pc, #8]	@ (8001380 <OLED_DC_Data+0x14>)
 8001376:	f002 fa01 	bl	800377c <HAL_GPIO_WritePin>
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40020400 	.word	0x40020400

08001384 <OLED_SendCmdList>:
  OLED_DC_Cmd();
  HAL_SPI_Transmit(s_hspi, &cmd, 1, HAL_MAX_DELAY);
}

static void OLED_SendCmdList(const uint8_t *cmds, size_t n)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  OLED_DC_Cmd();
 800138e:	f7ff ffe1 	bl	8001354 <OLED_DC_Cmd>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)cmds, (uint16_t)n, HAL_MAX_DELAY);
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <OLED_SendCmdList+0x28>)
 8001394:	6818      	ldr	r0, [r3, #0]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b29a      	uxth	r2, r3
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	f004 fb5b 	bl	8005a5a <HAL_SPI_Transmit>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200013c4 	.word	0x200013c4

080013b0 <OLED_SendData>:

static void OLED_SendData(const uint8_t *data, size_t n)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  OLED_DC_Data();
 80013ba:	f7ff ffd7 	bl	800136c <OLED_DC_Data>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)data, (uint16_t)n, HAL_MAX_DELAY);
 80013be:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <OLED_SendData+0x28>)
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	f004 fb45 	bl	8005a5a <HAL_SPI_Transmit>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200013c4 	.word	0x200013c4

080013dc <OLED_ResetPulse>:

static void OLED_ResetPulse(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2102      	movs	r1, #2
 80013e4:	4807      	ldr	r0, [pc, #28]	@ (8001404 <OLED_ResetPulse+0x28>)
 80013e6:	f002 f9c9 	bl	800377c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013ea:	200a      	movs	r0, #10
 80013ec:	f001 fafe 	bl	80029ec <HAL_Delay>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2102      	movs	r1, #2
 80013f4:	4803      	ldr	r0, [pc, #12]	@ (8001404 <OLED_ResetPulse+0x28>)
 80013f6:	f002 f9c1 	bl	800377c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013fa:	200a      	movs	r0, #10
 80013fc:	f001 faf6 	bl	80029ec <HAL_Delay>
}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40020400 	.word	0x40020400

08001408 <OLED_Init>:

/* ====== 공개 API ====== */

void OLED_Init(SPI_HandleTypeDef *hspi)
{
 8001408:	b5b0      	push	{r4, r5, r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  s_hspi = hspi;
 8001410:	4a14      	ldr	r2, [pc, #80]	@ (8001464 <OLED_Init+0x5c>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6013      	str	r3, [r2, #0]

  // DC, RST 핀 초기화
  HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	2104      	movs	r1, #4
 800141a:	4813      	ldr	r0, [pc, #76]	@ (8001468 <OLED_Init+0x60>)
 800141c:	f002 f9ae 	bl	800377c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	2102      	movs	r1, #2
 8001424:	4810      	ldr	r0, [pc, #64]	@ (8001468 <OLED_Init+0x60>)
 8001426:	f002 f9a9 	bl	800377c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 800142a:	2032      	movs	r0, #50	@ 0x32
 800142c:	f001 fade 	bl	80029ec <HAL_Delay>

  OLED_ResetPulse();
 8001430:	f7ff ffd4 	bl	80013dc <OLED_ResetPulse>

  // SSD1306 초기화
  const uint8_t init1[] = {
 8001434:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <OLED_Init+0x64>)
 8001436:	f107 040c 	add.w	r4, r7, #12
 800143a:	461d      	mov	r5, r3
 800143c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800143e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001440:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001444:	c403      	stmia	r4!, {r0, r1}
 8001446:	7022      	strb	r2, [r4, #0]
    0xDB, 0x40,   // Set VCOMH
    0xA4,         // Display all on resume
    0xA6,         // Normal display
    0xAF          // Display ON
  };
  OLED_SendCmdList(init1, sizeof(init1));
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	2119      	movs	r1, #25
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ff98 	bl	8001384 <OLED_SendCmdList>

  OLED_Clear();
 8001454:	f000 f80c 	bl	8001470 <OLED_Clear>
  OLED_Update();
 8001458:	f000 f816 	bl	8001488 <OLED_Update>
}
 800145c:	bf00      	nop
 800145e:	3728      	adds	r7, #40	@ 0x28
 8001460:	46bd      	mov	sp, r7
 8001462:	bdb0      	pop	{r4, r5, r7, pc}
 8001464:	200013c4 	.word	0x200013c4
 8001468:	40020400 	.word	0x40020400
 800146c:	08013488 	.word	0x08013488

08001470 <OLED_Clear>:

void OLED_Clear(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  memset(oled_buf, 0x00, sizeof(oled_buf));
 8001474:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001478:	2100      	movs	r1, #0
 800147a:	4802      	ldr	r0, [pc, #8]	@ (8001484 <OLED_Clear+0x14>)
 800147c:	f011 fa36 	bl	80128ec <memset>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	200013c8 	.word	0x200013c8

08001488 <OLED_Update>:
{
  memset(oled_buf, pattern, sizeof(oled_buf));
}

void OLED_Update(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
  // SSD1306: column/page addr 지정 후 1024바이트 연속 전송
  uint8_t cmd1[] = { 0x21, (uint8_t)(0 + OLED_COL_OFFSET), (uint8_t)(127 + OLED_COL_OFFSET) };
 800148e:	4a11      	ldr	r2, [pc, #68]	@ (80014d4 <OLED_Update+0x4c>)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	4611      	mov	r1, r2
 8001496:	8019      	strh	r1, [r3, #0]
 8001498:	3302      	adds	r3, #2
 800149a:	0c12      	lsrs	r2, r2, #16
 800149c:	701a      	strb	r2, [r3, #0]
  uint8_t cmd2[] = { 0x22, 0x00, 0x07 };
 800149e:	4a0e      	ldr	r2, [pc, #56]	@ (80014d8 <OLED_Update+0x50>)
 80014a0:	463b      	mov	r3, r7
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	4611      	mov	r1, r2
 80014a6:	8019      	strh	r1, [r3, #0]
 80014a8:	3302      	adds	r3, #2
 80014aa:	0c12      	lsrs	r2, r2, #16
 80014ac:	701a      	strb	r2, [r3, #0]
  OLED_SendCmdList(cmd1, sizeof(cmd1));
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2103      	movs	r1, #3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff66 	bl	8001384 <OLED_SendCmdList>
  OLED_SendCmdList(cmd2, sizeof(cmd2));
 80014b8:	463b      	mov	r3, r7
 80014ba:	2103      	movs	r1, #3
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff61 	bl	8001384 <OLED_SendCmdList>

  OLED_SendData(oled_buf, sizeof(oled_buf));
 80014c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014c6:	4805      	ldr	r0, [pc, #20]	@ (80014dc <OLED_Update+0x54>)
 80014c8:	f7ff ff72 	bl	80013b0 <OLED_SendData>
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	080134a4 	.word	0x080134a4
 80014d8:	080134a8 	.word	0x080134a8
 80014dc:	200013c8 	.word	0x200013c8

080014e0 <OLED_DrawChar>:

/* ====== 그리기 유틸(내부) ====== */

static void OLED_DrawChar(uint8_t row, uint8_t col_char, char c)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
 80014ea:	460b      	mov	r3, r1
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	4613      	mov	r3, r2
 80014f0:	717b      	strb	r3, [r7, #5]
  if (row > 7) return;
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2b07      	cmp	r3, #7
 80014f6:	d837      	bhi.n	8001568 <OLED_DrawChar+0x88>
  int x = (int)col_char * 6;
 80014f8:	79ba      	ldrb	r2, [r7, #6]
 80014fa:	4613      	mov	r3, r2
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	4413      	add	r3, r2
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	613b      	str	r3, [r7, #16]
  if (x > 127 - 5) return;
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	2b7a      	cmp	r3, #122	@ 0x7a
 8001508:	dc30      	bgt.n	800156c <OLED_DrawChar+0x8c>

  if (c < 0x20 || c > 0x7F) c = '?';
 800150a:	797b      	ldrb	r3, [r7, #5]
 800150c:	2b1f      	cmp	r3, #31
 800150e:	d903      	bls.n	8001518 <OLED_DrawChar+0x38>
 8001510:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001514:	2b00      	cmp	r3, #0
 8001516:	da01      	bge.n	800151c <OLED_DrawChar+0x3c>
 8001518:	233f      	movs	r3, #63	@ 0x3f
 800151a:	717b      	strb	r3, [r7, #5]
  const uint8_t *glyph = font5x7[(int)c - 0x20];
 800151c:	797b      	ldrb	r3, [r7, #5]
 800151e:	f1a3 0220 	sub.w	r2, r3, #32
 8001522:	4613      	mov	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	4a13      	ldr	r2, [pc, #76]	@ (8001578 <OLED_DrawChar+0x98>)
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]

  int idx = (int)row * 128 + x;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	01db      	lsls	r3, r3, #7
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4413      	add	r3, r2
 8001536:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < 5; i++) {
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	e00b      	b.n	8001556 <OLED_DrawChar+0x76>
    oled_buf[idx + i] = glyph[i];
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	441a      	add	r2, r3
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	440b      	add	r3, r1
 800154a:	7811      	ldrb	r1, [r2, #0]
 800154c:	4a0b      	ldr	r2, [pc, #44]	@ (800157c <OLED_DrawChar+0x9c>)
 800154e:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < 5; i++) {
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3301      	adds	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2b04      	cmp	r3, #4
 800155a:	ddf0      	ble.n	800153e <OLED_DrawChar+0x5e>
  }
  oled_buf[idx + 5] = 0x00;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	3305      	adds	r3, #5
 8001560:	4a06      	ldr	r2, [pc, #24]	@ (800157c <OLED_DrawChar+0x9c>)
 8001562:	2100      	movs	r1, #0
 8001564:	54d1      	strb	r1, [r2, r3]
 8001566:	e002      	b.n	800156e <OLED_DrawChar+0x8e>
  if (row > 7) return;
 8001568:	bf00      	nop
 800156a:	e000      	b.n	800156e <OLED_DrawChar+0x8e>
  if (x > 127 - 5) return;
 800156c:	bf00      	nop
}
 800156e:	371c      	adds	r7, #28
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	080137c8 	.word	0x080137c8
 800157c:	200013c8 	.word	0x200013c8

08001580 <OLED_DrawStr>:

void OLED_DrawStr(uint8_t row, uint8_t col_char, const char *s)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	603a      	str	r2, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
 800158c:	460b      	mov	r3, r1
 800158e:	71bb      	strb	r3, [r7, #6]
  while (*s) {
 8001590:	e00e      	b.n	80015b0 <OLED_DrawStr+0x30>
    OLED_DrawChar(row, col_char, *s++);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	603a      	str	r2, [r7, #0]
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	79b9      	ldrb	r1, [r7, #6]
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff ff9e 	bl	80014e0 <OLED_DrawChar>
    col_char++;
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	3301      	adds	r3, #1
 80015a8:	71bb      	strb	r3, [r7, #6]
    if (col_char >= 22) break;
 80015aa:	79bb      	ldrb	r3, [r7, #6]
 80015ac:	2b15      	cmp	r3, #21
 80015ae:	d804      	bhi.n	80015ba <OLED_DrawStr+0x3a>
  while (*s) {
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ec      	bne.n	8001592 <OLED_DrawStr+0x12>
  }
}
 80015b8:	e000      	b.n	80015bc <OLED_DrawStr+0x3c>
    if (col_char >= 22) break;
 80015ba:	bf00      	nop
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <OLED_SetPixel>:

static void OLED_SetPixel(int x, int y, int on)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	db34      	blt.n	8001640 <OLED_SetPixel+0x7c>
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015da:	dc31      	bgt.n	8001640 <OLED_SetPixel+0x7c>
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	db2e      	blt.n	8001640 <OLED_SetPixel+0x7c>
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80015e6:	dc2b      	bgt.n	8001640 <OLED_SetPixel+0x7c>
  int idx = (y >> 3) * 128 + x;
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	10db      	asrs	r3, r3, #3
 80015ec:	01db      	lsls	r3, r3, #7
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4413      	add	r3, r2
 80015f2:	617b      	str	r3, [r7, #20]
  uint8_t mask = 1u << (y & 7);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	2201      	movs	r2, #1
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	74fb      	strb	r3, [r7, #19]
  if (on) oled_buf[idx] |= mask;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00c      	beq.n	8001622 <OLED_SetPixel+0x5e>
 8001608:	4a10      	ldr	r2, [pc, #64]	@ (800164c <OLED_SetPixel+0x88>)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	4413      	add	r3, r2
 800160e:	781a      	ldrb	r2, [r3, #0]
 8001610:	7cfb      	ldrb	r3, [r7, #19]
 8001612:	4313      	orrs	r3, r2
 8001614:	b2d9      	uxtb	r1, r3
 8001616:	4a0d      	ldr	r2, [pc, #52]	@ (800164c <OLED_SetPixel+0x88>)
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	4413      	add	r3, r2
 800161c:	460a      	mov	r2, r1
 800161e:	701a      	strb	r2, [r3, #0]
 8001620:	e00f      	b.n	8001642 <OLED_SetPixel+0x7e>
  else    oled_buf[idx] &= (uint8_t)~mask;
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <OLED_SetPixel+0x88>)
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	4413      	add	r3, r2
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	7cfb      	ldrb	r3, [r7, #19]
 800162c:	43db      	mvns	r3, r3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4013      	ands	r3, r2
 8001632:	b2d9      	uxtb	r1, r3
 8001634:	4a05      	ldr	r2, [pc, #20]	@ (800164c <OLED_SetPixel+0x88>)
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	4413      	add	r3, r2
 800163a:	460a      	mov	r2, r1
 800163c:	701a      	strb	r2, [r3, #0]
 800163e:	e000      	b.n	8001642 <OLED_SetPixel+0x7e>
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 8001640:	bf00      	nop
}
 8001642:	371c      	adds	r7, #28
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	200013c8 	.word	0x200013c8

08001650 <OLED_DrawChar2x>:

static void OLED_DrawChar2x(int x, int y, char c)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	4613      	mov	r3, r2
 800165c:	71fb      	strb	r3, [r7, #7]
  if (c < 0x20 || c > 0x7F) c = '?';
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b1f      	cmp	r3, #31
 8001662:	d903      	bls.n	800166c <OLED_DrawChar2x+0x1c>
 8001664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001668:	2b00      	cmp	r3, #0
 800166a:	da01      	bge.n	8001670 <OLED_DrawChar2x+0x20>
 800166c:	233f      	movs	r3, #63	@ 0x3f
 800166e:	71fb      	strb	r3, [r7, #7]
  const uint8_t *g = font5x7[(int)c - 0x20];
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	f1a3 0220 	sub.w	r2, r3, #32
 8001676:	4613      	mov	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	4a2d      	ldr	r2, [pc, #180]	@ (8001734 <OLED_DrawChar2x+0xe4>)
 800167e:	4413      	add	r3, r2
 8001680:	617b      	str	r3, [r7, #20]

  for (int col = 0; col < 5; col++) {
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	e04c      	b.n	8001722 <OLED_DrawChar2x+0xd2>
    uint8_t bits = g[col];
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	4413      	add	r3, r2
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++) {
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
 8001696:	e03e      	b.n	8001716 <OLED_DrawChar2x+0xc6>
      if ((bits >> row) & 1) {
 8001698:	7cfa      	ldrb	r2, [r7, #19]
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	fa42 f303 	asr.w	r3, r2, r3
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d033      	beq.n	8001710 <OLED_DrawChar2x+0xc0>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 0, 1);
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	005a      	lsls	r2, r3, #1
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	18d0      	adds	r0, r2, r3
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	005a      	lsls	r2, r3, #1
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	4413      	add	r3, r2
 80016b8:	2201      	movs	r2, #1
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff ff82 	bl	80015c4 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 0, 1);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005a      	lsls	r2, r3, #1
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4413      	add	r3, r2
 80016c8:	1c58      	adds	r0, r3, #1
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	005a      	lsls	r2, r3, #1
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	4413      	add	r3, r2
 80016d2:	2201      	movs	r2, #1
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff ff75 	bl	80015c4 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 1, 1);
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	005a      	lsls	r2, r3, #1
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	18d0      	adds	r0, r2, r3
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	005a      	lsls	r2, r3, #1
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	4413      	add	r3, r2
 80016ea:	3301      	adds	r3, #1
 80016ec:	2201      	movs	r2, #1
 80016ee:	4619      	mov	r1, r3
 80016f0:	f7ff ff68 	bl	80015c4 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 1, 1);
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	005a      	lsls	r2, r3, #1
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	4413      	add	r3, r2
 80016fc:	1c58      	adds	r0, r3, #1
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	005a      	lsls	r2, r3, #1
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	4413      	add	r3, r2
 8001706:	3301      	adds	r3, #1
 8001708:	2201      	movs	r2, #1
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff ff5a 	bl	80015c4 <OLED_SetPixel>
    for (int row = 0; row < 7; row++) {
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	3301      	adds	r3, #1
 8001714:	61bb      	str	r3, [r7, #24]
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	2b06      	cmp	r3, #6
 800171a:	ddbd      	ble.n	8001698 <OLED_DrawChar2x+0x48>
  for (int col = 0; col < 5; col++) {
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	3301      	adds	r3, #1
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	2b04      	cmp	r3, #4
 8001726:	ddaf      	ble.n	8001688 <OLED_DrawChar2x+0x38>
      }
    }
  }
}
 8001728:	bf00      	nop
 800172a:	bf00      	nop
 800172c:	3720      	adds	r7, #32
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	080137c8 	.word	0x080137c8

08001738 <OLED_DrawStr2x>:

void OLED_DrawStr2x(int x, int y, const char *s)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
  while (*s) {
 8001744:	e00e      	b.n	8001764 <OLED_DrawStr2x+0x2c>
    OLED_DrawChar2x(x, y, *s++);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f7ff ff7c 	bl	8001650 <OLED_DrawChar2x>
    x += 12;                 // 2배 글자 폭 + 간격
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	330c      	adds	r3, #12
 800175c:	60fb      	str	r3, [r7, #12]
    if (x > 127 - 10) break;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2b75      	cmp	r3, #117	@ 0x75
 8001762:	dc04      	bgt.n	800176e <OLED_DrawStr2x+0x36>
  while (*s) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1ec      	bne.n	8001746 <OLED_DrawStr2x+0xe>
  }
}
 800176c:	e000      	b.n	8001770 <OLED_DrawStr2x+0x38>
    if (x > 127 - 10) break;
 800176e:	bf00      	nop
}
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <SD_Init>:

//uint8_t g_msc2sd_buffer[4 * KB];
//uint8_t g_vendor2sd_buffer[BLOCK_SIZE];
uint8_t g_sd_buffer[BUFFER_SIZE]__attribute__((aligned(4))); // DMA 최적화

void SD_Init(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef pCardInfo;
	HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4811      	ldr	r0, [pc, #68]	@ (80017c8 <SD_Init+0x50>)
 8001784:	f003 fb52 	bl	8004e2c <HAL_SD_GetCardInfo>

	g_sd_block_nbr = pCardInfo.BlockNbr;
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	4a10      	ldr	r2, [pc, #64]	@ (80017cc <SD_Init+0x54>)
 800178c:	6013      	str	r3, [r2, #0]

	g_vendor_start_address = g_sd_block_nbr / 2;
 800178e:	4b0f      	ldr	r3, [pc, #60]	@ (80017cc <SD_Init+0x54>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	085b      	lsrs	r3, r3, #1
 8001794:	4a0e      	ldr	r2, [pc, #56]	@ (80017d0 <SD_Init+0x58>)
 8001796:	6013      	str	r3, [r2, #0]
	g_ven_header = g_vendor_start_address;
 8001798:	4b0d      	ldr	r3, [pc, #52]	@ (80017d0 <SD_Init+0x58>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <SD_Init+0x5c>)
 800179e:	6013      	str	r3, [r2, #0]
	g_ven_info_addr = g_ven_header++;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <SD_Init+0x5c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	490b      	ldr	r1, [pc, #44]	@ (80017d4 <SD_Init+0x5c>)
 80017a8:	600a      	str	r2, [r1, #0]
 80017aa:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <SD_Init+0x60>)
 80017ac:	6013      	str	r3, [r2, #0]

	printf("[SD_Init] g_sd_block_nbr: %ld g_vendor_start_address: %ld\n\n",
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <SD_Init+0x54>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <SD_Init+0x58>)
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4808      	ldr	r0, [pc, #32]	@ (80017dc <SD_Init+0x64>)
 80017ba:	f010 ff35 	bl	8012628 <iprintf>
			g_sd_block_nbr, g_vendor_start_address);

//	vendor_info_update(0);
}
 80017be:	bf00      	nop
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000c0 	.word	0x200000c0
 80017cc:	200017c8 	.word	0x200017c8
 80017d0:	200017cc 	.word	0x200017cc
 80017d4:	20001a20 	.word	0x20001a20
 80017d8:	20001c24 	.word	0x20001c24
 80017dc:	080134ac 	.word	0x080134ac

080017e0 <HAL_SD_TxCpltCallback>:

	venpack_t *read_pack = (venpack_t*) g_sd_buffer;
	printf("[Read] %s \n", read_pack->command);
}

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 쓰기 완료 -> 대기 상태로 복귀
 80017e8:	4b04      	ldr	r3, [pc, #16]	@ (80017fc <HAL_SD_TxCpltCallback+0x1c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]
//	printf("[Tx]\n");
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	200017d0 	.word	0x200017d0

08001800 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 읽기 완료 -> 대기 상태로 복귀
 8001808:	4b04      	ldr	r3, [pc, #16]	@ (800181c <HAL_SD_RxCpltCallback+0x1c>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
//	printf("[Rx]\n");
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	200017d0 	.word	0x200017d0

08001820 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_ERROR; // 에러 발생
 8001828:	4b08      	ldr	r3, [pc, #32]	@ (800184c <HAL_SD_ErrorCallback+0x2c>)
 800182a:	2203      	movs	r2, #3
 800182c:	701a      	strb	r2, [r3, #0]
	printf("[Err] Code: %ld, State: %d\n", hsd->ErrorCode, hsd->State);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001838:	b2db      	uxtb	r3, r3
 800183a:	461a      	mov	r2, r3
 800183c:	4804      	ldr	r0, [pc, #16]	@ (8001850 <HAL_SD_ErrorCallback+0x30>)
 800183e:	f010 fef3 	bl	8012628 <iprintf>
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200017d0 	.word	0x200017d0
 8001850:	08013528 	.word	0x08013528

08001854 <SD_Check_Card_State>:

int SD_Check_Card_State(void) { // SD 카드 상태를 확인하는 시간 약 10us
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <SD_Check_Card_State+0x38>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) { // HAL_SD_GetCardState(&hsd)이 함수가 개느림
 8001860:	bf00      	nop
 8001862:	480b      	ldr	r0, [pc, #44]	@ (8001890 <SD_Check_Card_State+0x3c>)
 8001864:	f003 fba8 	bl	8004fb8 <HAL_SD_GetCardState>
 8001868:	4603      	mov	r3, r0
 800186a:	2b04      	cmp	r3, #4
 800186c:	d1f9      	bne.n	8001862 <SD_Check_Card_State+0xe>
		return g_sd_card_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD card wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 800186e:	4b07      	ldr	r3, [pc, #28]	@ (800188c <SD_Check_Card_State+0x38>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001874:	4619      	mov	r1, r3
 8001876:	4807      	ldr	r0, [pc, #28]	@ (8001894 <SD_Check_Card_State+0x40>)
 8001878:	f010 fed6 	bl	8012628 <iprintf>
#endif // TIME_CHECK
	g_sd_card_state = SD_STATE_READY;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <SD_Check_Card_State+0x44>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
	return g_sd_card_state;
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SD_Check_Card_State+0x44>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b2db      	uxtb	r3, r3
}
 8001888:	4618      	mov	r0, r3
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200003dc 	.word	0x200003dc
 8001890:	200000c0 	.word	0x200000c0
 8001894:	08013544 	.word	0x08013544
 8001898:	200017d1 	.word	0x200017d1

0800189c <SD_Check_State>:

int SD_Check_State(void) {
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <SD_Check_State+0x30>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2200      	movs	r2, #0
 80018a6:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (g_sd_state != SD_STATE_READY) {
 80018a8:	bf00      	nop
 80018aa:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <SD_Check_State+0x34>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1fa      	bne.n	80018aa <SD_Check_State+0xe>
		return g_sd_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD DMA wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 80018b4:	4b05      	ldr	r3, [pc, #20]	@ (80018cc <SD_Check_State+0x30>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ba:	4619      	mov	r1, r3
 80018bc:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <SD_Check_State+0x38>)
 80018be:	f010 feb3 	bl	8012628 <iprintf>
#endif // TIME_CHECK
	return g_sd_state;
 80018c2:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <SD_Check_State+0x34>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	b2db      	uxtb	r3, r3
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200003dc 	.word	0x200003dc
 80018d0:	200017d0 	.word	0x200017d0
 80018d4:	0801355c 	.word	0x0801355c

080018d8 <SD_Write_DMA_Async>:

int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 80018e4:	f7ff ffb6 	bl	8001854 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_TX;
 80018e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <SD_Write_DMA_Async+0x48>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_TX;
 80018ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <SD_Write_DMA_Async+0x4c>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	68b9      	ldr	r1, [r7, #8]
 80018fa:	480b      	ldr	r0, [pc, #44]	@ (8001928 <SD_Write_DMA_Async+0x50>)
 80018fc:	f002 fe7c 	bl	80045f8 <HAL_SD_WriteBlocks_DMA>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d005      	beq.n	8001912 <SD_Write_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <SD_Write_DMA_Async+0x48>)
 8001908:	2203      	movs	r2, #3
 800190a:	701a      	strb	r2, [r3, #0]
		return -3;
 800190c:	f06f 0302 	mvn.w	r3, #2
 8001910:	e002      	b.n	8001918 <SD_Write_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 8001912:	f7ff ffc3 	bl	800189c <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	200017d0 	.word	0x200017d0
 8001924:	200017d1 	.word	0x200017d1
 8001928:	200000c0 	.word	0x200000c0

0800192c <SD_Read_DMA_Async>:

int SD_Read_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 8001938:	f7ff ff8c 	bl	8001854 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_RX;
 800193c:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <SD_Read_DMA_Async+0x48>)
 800193e:	2202      	movs	r2, #2
 8001940:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_RX;
 8001942:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <SD_Read_DMA_Async+0x4c>)
 8001944:	2202      	movs	r2, #2
 8001946:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_ReadBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	68b9      	ldr	r1, [r7, #8]
 800194e:	480b      	ldr	r0, [pc, #44]	@ (800197c <SD_Read_DMA_Async+0x50>)
 8001950:	f002 fd70 	bl	8004434 <HAL_SD_ReadBlocks_DMA>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d005      	beq.n	8001966 <SD_Read_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <SD_Read_DMA_Async+0x48>)
 800195c:	2203      	movs	r2, #3
 800195e:	701a      	strb	r2, [r3, #0]
		return -3;
 8001960:	f06f 0302 	mvn.w	r3, #2
 8001964:	e002      	b.n	800196c <SD_Read_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 8001966:	f7ff ff99 	bl	800189c <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0; // 즉시 리턴
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200017d0 	.word	0x200017d0
 8001978:	200017d1 	.word	0x200017d1
 800197c:	200000c0 	.word	0x200000c0

08001980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	4a0f      	ldr	r2, [pc, #60]	@ (80019cc <HAL_MspInit+0x4c>)
 8001990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001994:	6453      	str	r3, [r2, #68]	@ 0x44
 8001996:	4b0d      	ldr	r3, [pc, #52]	@ (80019cc <HAL_MspInit+0x4c>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	4a08      	ldr	r2, [pc, #32]	@ (80019cc <HAL_MspInit+0x4c>)
 80019ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_MspInit+0x4c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	@ 0x28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a68      	ldr	r2, [pc, #416]	@ (8001b90 <HAL_SD_MspInit+0x1c0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	f040 80ca 	bne.w	8001b88 <HAL_SD_MspInit+0x1b8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019f4:	2300      	movs	r3, #0
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	4b66      	ldr	r3, [pc, #408]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 80019fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fc:	4a65      	ldr	r2, [pc, #404]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 80019fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a02:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a04:	4b63      	ldr	r3, [pc, #396]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	4b5f      	ldr	r3, [pc, #380]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a18:	4a5e      	ldr	r2, [pc, #376]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a20:	4b5c      	ldr	r3, [pc, #368]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	4b58      	ldr	r3, [pc, #352]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a34:	4a57      	ldr	r2, [pc, #348]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a36:	f043 0302 	orr.w	r3, r3, #2
 8001a3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3c:	4b55      	ldr	r3, [pc, #340]	@ (8001b94 <HAL_SD_MspInit+0x1c4>)
 8001a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8001a48:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a5a:	230c      	movs	r3, #12
 8001a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	484c      	ldr	r0, [pc, #304]	@ (8001b98 <HAL_SD_MspInit+0x1c8>)
 8001a66:	f001 fd05 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8001a6a:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	4845      	ldr	r0, [pc, #276]	@ (8001b9c <HAL_SD_MspInit+0x1cc>)
 8001a88:	f001 fcf4 	bl	8003474 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001a8c:	4b44      	ldr	r3, [pc, #272]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001a8e:	4a45      	ldr	r2, [pc, #276]	@ (8001ba4 <HAL_SD_MspInit+0x1d4>)
 8001a90:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001a92:	4b43      	ldr	r3, [pc, #268]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001a94:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a98:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a9a:	4b41      	ldr	r3, [pc, #260]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aa0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001aa8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aac:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001aae:	4b3c      	ldr	r3, [pc, #240]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ab0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ab4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ab6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ab8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001abc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001abe:	4b38      	ldr	r3, [pc, #224]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ac0:	2220      	movs	r2, #32
 8001ac2:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ac4:	4b36      	ldr	r3, [pc, #216]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001aca:	4b35      	ldr	r3, [pc, #212]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001acc:	2204      	movs	r2, #4
 8001ace:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ad0:	4b33      	ldr	r3, [pc, #204]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001ad6:	4b32      	ldr	r3, [pc, #200]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ad8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001adc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ade:	4b30      	ldr	r3, [pc, #192]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ae0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001ae6:	482e      	ldr	r0, [pc, #184]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001ae8:	f001 f8b6 	bl	8002c58 <HAL_DMA_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8001af2:	f7ff fb49 	bl	8001188 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a29      	ldr	r2, [pc, #164]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001afa:	641a      	str	r2, [r3, #64]	@ 0x40
 8001afc:	4a28      	ldr	r2, [pc, #160]	@ (8001ba0 <HAL_SD_MspInit+0x1d0>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001b02:	4b29      	ldr	r3, [pc, #164]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b04:	4a29      	ldr	r2, [pc, #164]	@ (8001bac <HAL_SD_MspInit+0x1dc>)
 8001b06:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001b08:	4b27      	ldr	r3, [pc, #156]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b0a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b0e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b10:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b12:	2240      	movs	r2, #64	@ 0x40
 8001b14:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b16:	4b24      	ldr	r3, [pc, #144]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b1c:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b22:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b24:	4b20      	ldr	r3, [pc, #128]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b2a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b32:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001b34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b36:	2220      	movs	r2, #32
 8001b38:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b40:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b42:	2204      	movs	r2, #4
 8001b44:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b46:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b48:	2203      	movs	r2, #3
 8001b4a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001b4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b4e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b54:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b56:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b5a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b5c:	4812      	ldr	r0, [pc, #72]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b5e:	f001 f87b 	bl	8002c58 <HAL_DMA_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 8001b68:	f7ff fb0e 	bl	8001188 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b72:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <HAL_SD_MspInit+0x1d8>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	2031      	movs	r0, #49	@ 0x31
 8001b7e:	f001 f834 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001b82:	2031      	movs	r0, #49	@ 0x31
 8001b84:	f001 f84d 	bl	8002c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001b88:	bf00      	nop
 8001b8a:	3728      	adds	r7, #40	@ 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40012c00 	.word	0x40012c00
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	20000144 	.word	0x20000144
 8001ba4:	40026458 	.word	0x40026458
 8001ba8:	200001a4 	.word	0x200001a4
 8001bac:	400264a0 	.word	0x400264a0

08001bb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	@ 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a34      	ldr	r2, [pc, #208]	@ (8001ca0 <HAL_SPI_MspInit+0xf0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d161      	bne.n	8001c96 <HAL_SPI_MspInit+0xe6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	4b33      	ldr	r3, [pc, #204]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	4a32      	ldr	r2, [pc, #200]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001bdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001be2:	4b30      	ldr	r3, [pc, #192]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	4a2b      	ldr	r2, [pc, #172]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfe:	4b29      	ldr	r3, [pc, #164]	@ (8001ca4 <HAL_SPI_MspInit+0xf4>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c0a:	23a0      	movs	r3, #160	@ 0xa0
 8001c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	4619      	mov	r1, r3
 8001c24:	4820      	ldr	r0, [pc, #128]	@ (8001ca8 <HAL_SPI_MspInit+0xf8>)
 8001c26:	f001 fc25 	bl	8003474 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001c2a:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c2c:	4a20      	ldr	r2, [pc, #128]	@ (8001cb0 <HAL_SPI_MspInit+0x100>)
 8001c2e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001c30:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c32:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c36:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c38:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c3a:	2240      	movs	r2, #64	@ 0x40
 8001c3c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c44:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c4a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c4c:	4b17      	ldr	r3, [pc, #92]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c52:	4b16      	ldr	r3, [pc, #88]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c58:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c5e:	4b13      	ldr	r3, [pc, #76]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c64:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c6a:	4810      	ldr	r0, [pc, #64]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c6c:	f000 fff4 	bl	8002c58 <HAL_DMA_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001c76:	f7ff fa87 	bl	8001188 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c7e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c80:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <HAL_SPI_MspInit+0xfc>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2023      	movs	r0, #35	@ 0x23
 8001c8c:	f000 ffad 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001c90:	2023      	movs	r0, #35	@ 0x23
 8001c92:	f000 ffc6 	bl	8002c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	@ 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40013000 	.word	0x40013000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020000 	.word	0x40020000
 8001cac:	2000025c 	.word	0x2000025c
 8001cb0:	40026440 	.word	0x40026440

08001cb4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cd4:	d12c      	bne.n	8001d30 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a16      	ldr	r2, [pc, #88]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce6:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	4a0f      	ldr	r2, [pc, #60]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d02:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <HAL_TIM_Encoder_MspInit+0x84>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001d0e:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d20:	2301      	movs	r3, #1
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0x88>)
 8001d2c:	f001 fba2 	bl	8003474 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	@ 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020000 	.word	0x40020000

08001d40 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM5)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a15      	ldr	r2, [pc, #84]	@ (8001da4 <HAL_TIM_OC_MspInit+0x64>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d10e      	bne.n	8001d70 <HAL_TIM_OC_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	4a13      	ldr	r2, [pc, #76]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d5c:	f043 0308 	orr.w	r3, r3, #8
 8001d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d62:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	f003 0308 	and.w	r3, r3, #8
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d6e:	e012      	b.n	8001d96 <HAL_TIM_OC_MspInit+0x56>
  else if(htim_oc->Instance==TIM9)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a0d      	ldr	r2, [pc, #52]	@ (8001dac <HAL_TIM_OC_MspInit+0x6c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d10d      	bne.n	8001d96 <HAL_TIM_OC_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d82:	4a09      	ldr	r2, [pc, #36]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8a:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <HAL_TIM_OC_MspInit+0x68>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	68bb      	ldr	r3, [r7, #8]
}
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40000c00 	.word	0x40000c00
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40014000 	.word	0x40014000

08001db0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a18      	ldr	r2, [pc, #96]	@ (8001e20 <HAL_TIM_Base_MspInit+0x70>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d116      	bne.n	8001df0 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	4b17      	ldr	r3, [pc, #92]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	4a16      	ldr	r2, [pc, #88]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd2:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	2019      	movs	r0, #25
 8001de4:	f000 ff01 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001de8:	2019      	movs	r0, #25
 8001dea:	f000 ff1a 	bl	8002c22 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001dee:	e012      	b.n	8001e16 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0c      	ldr	r2, [pc, #48]	@ (8001e28 <HAL_TIM_Base_MspInit+0x78>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d10d      	bne.n	8001e16 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_TIM_Base_MspInit+0x74>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40014400 	.word	0x40014400
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40014800 	.word	0x40014800

08001e2c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a34      	ldr	r2, [pc, #208]	@ (8001f1c <HAL_UART_MspInit+0xf0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d162      	bne.n	8001f14 <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	4b33      	ldr	r3, [pc, #204]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	4a32      	ldr	r2, [pc, #200]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5e:	4b30      	ldr	r3, [pc, #192]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a2b      	ldr	r2, [pc, #172]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b29      	ldr	r3, [pc, #164]	@ (8001f20 <HAL_UART_MspInit+0xf4>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e86:	230c      	movs	r3, #12
 8001e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e92:	2303      	movs	r3, #3
 8001e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e96:	2307      	movs	r3, #7
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9a:	f107 0314 	add.w	r3, r7, #20
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4820      	ldr	r0, [pc, #128]	@ (8001f24 <HAL_UART_MspInit+0xf8>)
 8001ea2:	f001 fae7 	bl	8003474 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001ea6:	4b20      	ldr	r3, [pc, #128]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ea8:	4a20      	ldr	r2, [pc, #128]	@ (8001f2c <HAL_UART_MspInit+0x100>)
 8001eaa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001eac:	4b1e      	ldr	r3, [pc, #120]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001eae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001eb2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eba:	4b1b      	ldr	r3, [pc, #108]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ec0:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ec2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ec6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ec8:	4b17      	ldr	r3, [pc, #92]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ece:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001ed4:	4b14      	ldr	r3, [pc, #80]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ed6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eda:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001edc:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ee2:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ee8:	480f      	ldr	r0, [pc, #60]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001eea:	f000 feb5 	bl	8002c58 <HAL_DMA_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001ef4:	f7ff f948 	bl	8001188 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a0b      	ldr	r2, [pc, #44]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001efc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_UART_MspInit+0xfc>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f04:	2200      	movs	r2, #0
 8001f06:	2100      	movs	r1, #0
 8001f08:	2026      	movs	r0, #38	@ 0x26
 8001f0a:	f000 fe6e 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f0e:	2026      	movs	r0, #38	@ 0x26
 8001f10:	f000 fe87 	bl	8002c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f14:	bf00      	nop
 8001f16:	3728      	adds	r7, #40	@ 0x28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40004400 	.word	0x40004400
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000
 8001f28:	2000046c 	.word	0x2000046c
 8001f2c:	40026088 	.word	0x40026088

08001f30 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	@ 0x28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f50:	d13a      	bne.n	8001fc8 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f62:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f80:	230a      	movs	r3, #10
 8001f82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4812      	ldr	r0, [pc, #72]	@ (8001fd4 <HAL_PCD_MspInit+0xa4>)
 8001f8c:	f001 fa72 	bl	8003474 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f90:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f94:	4a0e      	ldr	r2, [pc, #56]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f9a:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001fa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001faa:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <HAL_PCD_MspInit+0xa0>)
 8001fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2100      	movs	r1, #0
 8001fbc:	2043      	movs	r0, #67	@ 0x43
 8001fbe:	f000 fe14 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001fc2:	2043      	movs	r0, #67	@ 0x43
 8001fc4:	f000 fe2d 	bl	8002c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	@ 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40020000 	.word	0x40020000

08001fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <NMI_Handler+0x4>

08001fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <HardFault_Handler+0x4>

08001fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <MemManage_Handler+0x4>

08001ff0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <BusFault_Handler+0x4>

08001ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <UsageFault_Handler+0x4>

08002000 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800202e:	f000 fcbd 	bl	80029ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}

08002036 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800203a:	2001      	movs	r0, #1
 800203c:	f001 fbd2 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}

08002044 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <DMA1_Stream5_IRQHandler+0x10>)
 800204a:	f000 ff9d 	bl	8002f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	2000046c 	.word	0x2000046c

08002058 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800205c:	4802      	ldr	r0, [pc, #8]	@ (8002068 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800205e:	f004 fbbb 	bl	80067d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000394 	.word	0x20000394

0800206c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002070:	4802      	ldr	r0, [pc, #8]	@ (800207c <SPI1_IRQHandler+0x10>)
 8002072:	f003 fe37 	bl	8005ce4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000204 	.word	0x20000204

08002080 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002084:	4802      	ldr	r0, [pc, #8]	@ (8002090 <USART2_IRQHandler+0x10>)
 8002086:	f005 f987 	bl	8007398 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000424 	.word	0x20000424

08002094 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROTARY_KEY_Pin);
 8002098:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800209c:	f001 fba2 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80020a8:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <SDIO_IRQHandler+0x10>)
 80020aa:	f002 fb8b 	bl	80047c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200000c0 	.word	0x200000c0

080020b8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80020bc:	4802      	ldr	r0, [pc, #8]	@ (80020c8 <DMA2_Stream2_IRQHandler+0x10>)
 80020be:	f000 ff63 	bl	8002f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000025c 	.word	0x2000025c

080020cc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80020d0:	4802      	ldr	r0, [pc, #8]	@ (80020dc <DMA2_Stream3_IRQHandler+0x10>)
 80020d2:	f000 ff59 	bl	8002f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000144 	.word	0x20000144

080020e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
#ifndef WITHOUT_TUD
	tud_int_handler(0);
 80020e4:	2000      	movs	r0, #0
 80020e6:	f00e ff61 	bl	8010fac <dcd_int_handler>
	return;
 80020ea:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80020f4:	4802      	ldr	r0, [pc, #8]	@ (8002100 <DMA2_Stream6_IRQHandler+0x10>)
 80020f6:	f000 ff47 	bl	8002f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200001a4 	.word	0x200001a4

08002104 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	e00a      	b.n	800212c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002116:	f3af 8000 	nop.w
 800211a:	4601      	mov	r1, r0
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	60ba      	str	r2, [r7, #8]
 8002122:	b2ca      	uxtb	r2, r1
 8002124:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	3301      	adds	r3, #1
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	429a      	cmp	r2, r3
 8002132:	dbf0      	blt.n	8002116 <_read+0x12>
  }

  return len;
 8002134:	687b      	ldr	r3, [r7, #4]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <_close>:
  }
  return len;
}

int _close(int file)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002146:	f04f 33ff 	mov.w	r3, #4294967295
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
 800215e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002166:	605a      	str	r2, [r3, #4]
  return 0;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <_isatty>:

int _isatty(int file)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800217e:	2301      	movs	r3, #1
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b0:	4a14      	ldr	r2, [pc, #80]	@ (8002204 <_sbrk+0x5c>)
 80021b2:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <_sbrk+0x60>)
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021bc:	4b13      	ldr	r3, [pc, #76]	@ (800220c <_sbrk+0x64>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d102      	bne.n	80021ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c4:	4b11      	ldr	r3, [pc, #68]	@ (800220c <_sbrk+0x64>)
 80021c6:	4a12      	ldr	r2, [pc, #72]	@ (8002210 <_sbrk+0x68>)
 80021c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ca:	4b10      	ldr	r3, [pc, #64]	@ (800220c <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d207      	bcs.n	80021e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021d8:	f010 fbd6 	bl	8012988 <__errno>
 80021dc:	4603      	mov	r3, r0
 80021de:	220c      	movs	r2, #12
 80021e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021e2:	f04f 33ff 	mov.w	r3, #4294967295
 80021e6:	e009      	b.n	80021fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <_sbrk+0x64>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ee:	4b07      	ldr	r3, [pc, #28]	@ (800220c <_sbrk+0x64>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	4a05      	ldr	r2, [pc, #20]	@ (800220c <_sbrk+0x64>)
 80021f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021fa:	68fb      	ldr	r3, [r7, #12]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20020000 	.word	0x20020000
 8002208:	00000400 	.word	0x00000400
 800220c:	200017d4 	.word	0x200017d4
 8002210:	2000a2f8 	.word	0x2000a2f8

08002214 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <SystemInit+0x20>)
 800221a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221e:	4a05      	ldr	r2, [pc, #20]	@ (8002234 <SystemInit+0x20>)
 8002220:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <UpperTag>:
extern uint8_t g_usb_mode;

UI_State g_s_state = UI_STATE_ROOT_MENU;
static uint8_t s_root_sel = 0;   // 0=Linux, 1=Emergency

static void UpperTag(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	switch (g_usb_mode) {
 800223c:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <UpperTag+0x38>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d007      	beq.n	8002254 <UpperTag+0x1c>
 8002244:	2b01      	cmp	r3, #1
 8002246:	d10b      	bne.n	8002260 <UpperTag+0x28>
	case USB_MODE_MSC_VENDOR:
		OLED_DrawStr(0, 0, "Linux Mode");
 8002248:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <UpperTag+0x3c>)
 800224a:	2100      	movs	r1, #0
 800224c:	2000      	movs	r0, #0
 800224e:	f7ff f997 	bl	8001580 <OLED_DrawStr>
		break;
 8002252:	e00b      	b.n	800226c <UpperTag+0x34>
	case USB_MODE_CDC:
		OLED_DrawStr(0, 0, "Emergency Mode");
 8002254:	4a08      	ldr	r2, [pc, #32]	@ (8002278 <UpperTag+0x40>)
 8002256:	2100      	movs	r1, #0
 8002258:	2000      	movs	r0, #0
 800225a:	f7ff f991 	bl	8001580 <OLED_DrawStr>
		break;
 800225e:	e005      	b.n	800226c <UpperTag+0x34>
	default:
		OLED_DrawStr(0, 0, "Loading...");
 8002260:	4a06      	ldr	r2, [pc, #24]	@ (800227c <UpperTag+0x44>)
 8002262:	2100      	movs	r1, #0
 8002264:	2000      	movs	r0, #0
 8002266:	f7ff f98b 	bl	8001580 <OLED_DrawStr>
		break;
 800226a:	bf00      	nop
	}
}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20000000 	.word	0x20000000
 8002274:	08013574 	.word	0x08013574
 8002278:	08013580 	.word	0x08013580
 800227c:	08013590 	.word	0x08013590

08002280 <DrawRootMenu>:

/* ===== 화면 출력 ===== */
static void DrawRootMenu(void) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
	OLED_Clear();
 8002286:	f7ff f8f3 	bl	8001470 <OLED_Clear>
	UpperTag();
 800228a:	f7ff ffd5 	bl	8002238 <UpperTag>

	int y0 = 20, y1 = 40;
 800228e:	2314      	movs	r3, #20
 8002290:	607b      	str	r3, [r7, #4]
 8002292:	2328      	movs	r3, #40	@ 0x28
 8002294:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 8002296:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <DrawRootMenu+0x5c>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d104      	bne.n	80022a8 <DrawRootMenu+0x28>
		OLED_DrawStr2x(0, y0, ">");
 800229e:	4a10      	ldr	r2, [pc, #64]	@ (80022e0 <DrawRootMenu+0x60>)
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	2000      	movs	r0, #0
 80022a4:	f7ff fa48 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Linux");
 80022a8:	4a0e      	ldr	r2, [pc, #56]	@ (80022e4 <DrawRootMenu+0x64>)
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	200e      	movs	r0, #14
 80022ae:	f7ff fa43 	bl	8001738 <OLED_DrawStr2x>

	if (s_root_sel == 1)
 80022b2:	4b0a      	ldr	r3, [pc, #40]	@ (80022dc <DrawRootMenu+0x5c>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d104      	bne.n	80022c4 <DrawRootMenu+0x44>
		OLED_DrawStr2x(0, y1, ">");
 80022ba:	4a09      	ldr	r2, [pc, #36]	@ (80022e0 <DrawRootMenu+0x60>)
 80022bc:	6839      	ldr	r1, [r7, #0]
 80022be:	2000      	movs	r0, #0
 80022c0:	f7ff fa3a 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "Emergency");
 80022c4:	4a08      	ldr	r2, [pc, #32]	@ (80022e8 <DrawRootMenu+0x68>)
 80022c6:	6839      	ldr	r1, [r7, #0]
 80022c8:	200e      	movs	r0, #14
 80022ca:	f7ff fa35 	bl	8001738 <OLED_DrawStr2x>

	OLED_Update();
 80022ce:	f7ff f8db 	bl	8001488 <OLED_Update>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200017d9 	.word	0x200017d9
 80022e0:	0801359c 	.word	0x0801359c
 80022e4:	080135a0 	.word	0x080135a0
 80022e8:	080135a8 	.word	0x080135a8

080022ec <DrawLinuxMode>:

static void DrawLinuxMode(void) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
	OLED_Clear();
 80022f2:	f7ff f8bd 	bl	8001470 <OLED_Clear>
	UpperTag();
 80022f6:	f7ff ff9f 	bl	8002238 <UpperTag>

	int y0 = 20, y1 = 40;
 80022fa:	2314      	movs	r3, #20
 80022fc:	607b      	str	r3, [r7, #4]
 80022fe:	2328      	movs	r3, #40	@ 0x28
 8002300:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 8002302:	4b13      	ldr	r3, [pc, #76]	@ (8002350 <DrawLinuxMode+0x64>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d104      	bne.n	8002314 <DrawLinuxMode+0x28>
		OLED_DrawStr2x(0, y0, ">");
 800230a:	4a12      	ldr	r2, [pc, #72]	@ (8002354 <DrawLinuxMode+0x68>)
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	2000      	movs	r0, #0
 8002310:	f7ff fa12 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Write");
 8002314:	4a10      	ldr	r2, [pc, #64]	@ (8002358 <DrawLinuxMode+0x6c>)
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	200e      	movs	r0, #14
 800231a:	f7ff fa0d 	bl	8001738 <OLED_DrawStr2x>

	if (s_root_sel == 1)
 800231e:	4b0c      	ldr	r3, [pc, #48]	@ (8002350 <DrawLinuxMode+0x64>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d104      	bne.n	8002330 <DrawLinuxMode+0x44>
		OLED_DrawStr2x(0, y1, ">");
 8002326:	4a0b      	ldr	r2, [pc, #44]	@ (8002354 <DrawLinuxMode+0x68>)
 8002328:	6839      	ldr	r1, [r7, #0]
 800232a:	2000      	movs	r0, #0
 800232c:	f7ff fa04 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "No Write");
 8002330:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <DrawLinuxMode+0x70>)
 8002332:	6839      	ldr	r1, [r7, #0]
 8002334:	200e      	movs	r0, #14
 8002336:	f7ff f9ff 	bl	8001738 <OLED_DrawStr2x>

	OLED_DrawStr(7, 0, "SELECT: back to menu");
 800233a:	4a09      	ldr	r2, [pc, #36]	@ (8002360 <DrawLinuxMode+0x74>)
 800233c:	2100      	movs	r1, #0
 800233e:	2007      	movs	r0, #7
 8002340:	f7ff f91e 	bl	8001580 <OLED_DrawStr>
	OLED_Update();
 8002344:	f7ff f8a0 	bl	8001488 <OLED_Update>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	200017d9 	.word	0x200017d9
 8002354:	0801359c 	.word	0x0801359c
 8002358:	080135b4 	.word	0x080135b4
 800235c:	080135bc 	.word	0x080135bc
 8002360:	080135c8 	.word	0x080135c8

08002364 <DrawEmergencyMode>:

static void DrawEmergencyMode(void) {
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	OLED_Clear();
 8002368:	f7ff f882 	bl	8001470 <OLED_Clear>
	UpperTag();
 800236c:	f7ff ff64 	bl	8002238 <UpperTag>

	OLED_DrawStr2x(0, 20, "Emergency");
 8002370:	4a09      	ldr	r2, [pc, #36]	@ (8002398 <DrawEmergencyMode+0x34>)
 8002372:	2114      	movs	r1, #20
 8002374:	2000      	movs	r0, #0
 8002376:	f7ff f9df 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr2x(0, 40, "Active");
 800237a:	4a08      	ldr	r2, [pc, #32]	@ (800239c <DrawEmergencyMode+0x38>)
 800237c:	2128      	movs	r1, #40	@ 0x28
 800237e:	2000      	movs	r0, #0
 8002380:	f7ff f9da 	bl	8001738 <OLED_DrawStr2x>
	OLED_DrawStr(7, 0, "KEY: back to menu");
 8002384:	4a06      	ldr	r2, [pc, #24]	@ (80023a0 <DrawEmergencyMode+0x3c>)
 8002386:	2100      	movs	r1, #0
 8002388:	2007      	movs	r0, #7
 800238a:	f7ff f8f9 	bl	8001580 <OLED_DrawStr>
	OLED_Update();
 800238e:	f7ff f87b 	bl	8001488 <OLED_Update>
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	080135a8 	.word	0x080135a8
 800239c:	080135e0 	.word	0x080135e0
 80023a0:	080135e8 	.word	0x080135e8

080023a4 <UI_Init>:

/* ===== API ===== */

void UI_Init(void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	g_s_state = UI_STATE_ROOT_MENU;
 80023a8:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <UI_Init+0x18>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	701a      	strb	r2, [r3, #0]
	s_root_sel = 0;
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <UI_Init+0x1c>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
	DrawRootMenu();
 80023b4:	f7ff ff64 	bl	8002280 <DrawRootMenu>
}
 80023b8:	bf00      	nop
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	200017d8 	.word	0x200017d8
 80023c0:	200017d9 	.word	0x200017d9

080023c4 <UI_Process>:

UI_State UI_GetState(void) {
	return g_s_state;
}

void UI_Process(int step, uint8_t key_short) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	70fb      	strb	r3, [r7, #3]
	switch (g_s_state) {
 80023d0:	4b3c      	ldr	r3, [pc, #240]	@ (80024c4 <UI_Process+0x100>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d055      	beq.n	8002484 <UI_Process+0xc0>
 80023d8:	2b02      	cmp	r3, #2
 80023da:	dc61      	bgt.n	80024a0 <UI_Process+0xdc>
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d002      	beq.n	80023e6 <UI_Process+0x22>
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d02f      	beq.n	8002444 <UI_Process+0x80>
 80023e4:	e05c      	b.n	80024a0 <UI_Process+0xdc>
	/* ===== ROOT MENU ===== */
	case UI_STATE_ROOT_MENU:
		DrawRootMenu();
 80023e6:	f7ff ff4b 	bl	8002280 <DrawRootMenu>
		if (step != 0) {
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d008      	beq.n	8002402 <UI_Process+0x3e>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 80023f0:	4b35      	ldr	r3, [pc, #212]	@ (80024c8 <UI_Process+0x104>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	f083 0301 	eor.w	r3, r3, #1
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b33      	ldr	r3, [pc, #204]	@ (80024c8 <UI_Process+0x104>)
 80023fc:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 80023fe:	f7ff ff3f 	bl	8002280 <DrawRootMenu>
		}
		if (key_short) {
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d054      	beq.n	80024b2 <UI_Process+0xee>
			if (s_root_sel == 0) {
 8002408:	4b2f      	ldr	r3, [pc, #188]	@ (80024c8 <UI_Process+0x104>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10c      	bne.n	800242a <UI_Process+0x66>
				g_s_state = UI_STATE_LINUX_MODE;
 8002410:	4b2c      	ldr	r3, [pc, #176]	@ (80024c4 <UI_Process+0x100>)
 8002412:	2201      	movs	r2, #1
 8002414:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_MSC_VENDOR) {
 8002416:	4b2d      	ldr	r3, [pc, #180]	@ (80024cc <UI_Process+0x108>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d002      	beq.n	8002424 <UI_Process+0x60>
					usb_ready = false;
 800241e:	4b2c      	ldr	r3, [pc, #176]	@ (80024d0 <UI_Process+0x10c>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
				}
				DrawLinuxMode();
 8002424:	f7ff ff62 	bl	80022ec <DrawLinuxMode>
					usb_ready = false;
				}
				DrawEmergencyMode();
			}
		}
		break;
 8002428:	e043      	b.n	80024b2 <UI_Process+0xee>
				g_s_state = UI_STATE_EMERGENCY_MODE;
 800242a:	4b26      	ldr	r3, [pc, #152]	@ (80024c4 <UI_Process+0x100>)
 800242c:	2202      	movs	r2, #2
 800242e:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_CDC) {
 8002430:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <UI_Process+0x108>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d002      	beq.n	800243e <UI_Process+0x7a>
					usb_ready = false;
 8002438:	4b25      	ldr	r3, [pc, #148]	@ (80024d0 <UI_Process+0x10c>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
				DrawEmergencyMode();
 800243e:	f7ff ff91 	bl	8002364 <DrawEmergencyMode>
		break;
 8002442:	e036      	b.n	80024b2 <UI_Process+0xee>

		/* ===== LINUX MODE ===== */
	case UI_STATE_LINUX_MODE:
		DrawLinuxMode();
 8002444:	f7ff ff52 	bl	80022ec <DrawLinuxMode>
		if (step != 0) {
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d008      	beq.n	8002460 <UI_Process+0x9c>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 800244e:	4b1e      	ldr	r3, [pc, #120]	@ (80024c8 <UI_Process+0x104>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	f083 0301 	eor.w	r3, r3, #1
 8002456:	b2da      	uxtb	r2, r3
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <UI_Process+0x104>)
 800245a:	701a      	strb	r2, [r3, #0]
			DrawLinuxMode();
 800245c:	f7ff ff46 	bl	80022ec <DrawLinuxMode>
		}
		if (key_short) {
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d027      	beq.n	80024b6 <UI_Process+0xf2>
			if (s_root_sel == 0) {
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <UI_Process+0x104>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <UI_Process+0xae>
				ven_send();
 800246e:	f000 f9b3 	bl	80027d8 <ven_send>
			}
			g_s_state = UI_STATE_ROOT_MENU;
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <UI_Process+0x100>)
 8002474:	2200      	movs	r2, #0
 8002476:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 8002478:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <UI_Process+0x10c>)
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 800247e:	f7ff feff 	bl	8002280 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 8002482:	e018      	b.n	80024b6 <UI_Process+0xf2>

		/* ===== EMERGENCY MODE ===== */
	case UI_STATE_EMERGENCY_MODE:
		DrawEmergencyMode();
 8002484:	f7ff ff6e 	bl	8002364 <DrawEmergencyMode>
		if (key_short) {
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d015      	beq.n	80024ba <UI_Process+0xf6>
			g_s_state = UI_STATE_ROOT_MENU;
 800248e:	4b0d      	ldr	r3, [pc, #52]	@ (80024c4 <UI_Process+0x100>)
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 8002494:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <UI_Process+0x10c>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 800249a:	f7ff fef1 	bl	8002280 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 800249e:	e00c      	b.n	80024ba <UI_Process+0xf6>

	default:
		g_s_state = UI_STATE_ROOT_MENU;
 80024a0:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <UI_Process+0x100>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]
		usb_ready = false;
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <UI_Process+0x10c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
		DrawRootMenu();
 80024ac:	f7ff fee8 	bl	8002280 <DrawRootMenu>
		break;
 80024b0:	e004      	b.n	80024bc <UI_Process+0xf8>
		break;
 80024b2:	bf00      	nop
 80024b4:	e002      	b.n	80024bc <UI_Process+0xf8>
		break;
 80024b6:	bf00      	nop
 80024b8:	e000      	b.n	80024bc <UI_Process+0xf8>
		break;
 80024ba:	bf00      	nop
	}
}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	200017d8 	.word	0x200017d8
 80024c8:	200017d9 	.word	0x200017d9
 80024cc:	20000000 	.word	0x20000000
 80024d0:	20000001 	.word	0x20000001

080024d4 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 80024d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002508 <tud_descriptor_device_cb+0x34>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d00a      	beq.n	80024f6 <tud_descriptor_device_cb+0x22>
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	dc0a      	bgt.n	80024fa <tud_descriptor_device_cb+0x26>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d002      	beq.n	80024ee <tud_descriptor_device_cb+0x1a>
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d002      	beq.n	80024f2 <tud_descriptor_device_cb+0x1e>
 80024ec:	e005      	b.n	80024fa <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80024ee:	4b07      	ldr	r3, [pc, #28]	@ (800250c <tud_descriptor_device_cb+0x38>)
 80024f0:	e004      	b.n	80024fc <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80024f2:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <tud_descriptor_device_cb+0x3c>)
 80024f4:	e002      	b.n	80024fc <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80024f6:	4b07      	ldr	r3, [pc, #28]	@ (8002514 <tud_descriptor_device_cb+0x40>)
 80024f8:	e000      	b.n	80024fc <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80024fa:	4b04      	ldr	r3, [pc, #16]	@ (800250c <tud_descriptor_device_cb+0x38>)
    }
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	20000000 	.word	0x20000000
 800250c:	080139c0 	.word	0x080139c0
 8002510:	080139d4 	.word	0x080139d4
 8002514:	080139e8 	.word	0x080139e8

08002518 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8002522:	4b03      	ldr	r3, [pc, #12]	@ (8002530 <tud_hid_descriptor_report_cb+0x18>)
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	080139fc 	.word	0x080139fc

08002534 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 800253e:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <tud_descriptor_configuration_cb+0x3c>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d00a      	beq.n	800255c <tud_descriptor_configuration_cb+0x28>
 8002546:	2b02      	cmp	r3, #2
 8002548:	dc0a      	bgt.n	8002560 <tud_descriptor_configuration_cb+0x2c>
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <tud_descriptor_configuration_cb+0x20>
 800254e:	2b01      	cmp	r3, #1
 8002550:	d002      	beq.n	8002558 <tud_descriptor_configuration_cb+0x24>
 8002552:	e005      	b.n	8002560 <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 8002554:	4b07      	ldr	r3, [pc, #28]	@ (8002574 <tud_descriptor_configuration_cb+0x40>)
 8002556:	e004      	b.n	8002562 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 8002558:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <tud_descriptor_configuration_cb+0x44>)
 800255a:	e002      	b.n	8002562 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 800255c:	4b07      	ldr	r3, [pc, #28]	@ (800257c <tud_descriptor_configuration_cb+0x48>)
 800255e:	e000      	b.n	8002562 <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <tud_descriptor_configuration_cb+0x40>)
    }
}
 8002562:	4618      	mov	r0, r3
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000000 	.word	0x20000000
 8002574:	08013a40 	.word	0x08013a40
 8002578:	08013a8c 	.word	0x08013a8c
 800257c:	08013ac4 	.word	0x08013ac4

08002580 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	460a      	mov	r2, r1
 800258a:	71fb      	strb	r3, [r7, #7]
 800258c:	4613      	mov	r3, r2
 800258e:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d108      	bne.n	80025a8 <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8002596:	4b21      	ldr	r3, [pc, #132]	@ (800261c <tud_descriptor_string_cb+0x9c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	b29a      	uxth	r2, r3
 800259e:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <tud_descriptor_string_cb+0xa0>)
 80025a0:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 80025a2:	2301      	movs	r3, #1
 80025a4:	73fb      	strb	r3, [r7, #15]
 80025a6:	e027      	b.n	80025f8 <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d901      	bls.n	80025b2 <tud_descriptor_string_cb+0x32>
 80025ae:	2300      	movs	r3, #0
 80025b0:	e02f      	b.n	8002612 <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	4a19      	ldr	r2, [pc, #100]	@ (800261c <tud_descriptor_string_cb+0x9c>)
 80025b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ba:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 80025bc:	68b8      	ldr	r0, [r7, #8]
 80025be:	f7fd fe0f 	bl	80001e0 <strlen>
 80025c2:	4603      	mov	r3, r0
 80025c4:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b1f      	cmp	r3, #31
 80025ca:	d901      	bls.n	80025d0 <tud_descriptor_string_cb+0x50>
 80025cc:	231f      	movs	r3, #31
 80025ce:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 80025d0:	2300      	movs	r3, #0
 80025d2:	73bb      	strb	r3, [r7, #14]
 80025d4:	e00c      	b.n	80025f0 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 80025d6:	7bbb      	ldrb	r3, [r7, #14]
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	4413      	add	r3, r2
 80025dc:	781a      	ldrb	r2, [r3, #0]
 80025de:	7bbb      	ldrb	r3, [r7, #14]
 80025e0:	3301      	adds	r3, #1
 80025e2:	4611      	mov	r1, r2
 80025e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002620 <tud_descriptor_string_cb+0xa0>)
 80025e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80025ea:	7bbb      	ldrb	r3, [r7, #14]
 80025ec:	3301      	adds	r3, #1
 80025ee:	73bb      	strb	r3, [r7, #14]
 80025f0:	7bba      	ldrb	r2, [r7, #14]
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d3ee      	bcc.n	80025d6 <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	3301      	adds	r3, #1
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	b29b      	uxth	r3, r3
 8002602:	b21b      	sxth	r3, r3
 8002604:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002608:	b21b      	sxth	r3, r3
 800260a:	b29a      	uxth	r2, r3
 800260c:	4b04      	ldr	r3, [pc, #16]	@ (8002620 <tud_descriptor_string_cb+0xa0>)
 800260e:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 8002610:	4b03      	ldr	r3, [pc, #12]	@ (8002620 <tud_descriptor_string_cb+0xa0>)
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000014 	.word	0x20000014
 8002620:	200017dc 	.word	0x200017dc

08002624 <print_venpack>:
	SD_STATE_ERROR    // 에러 발생
} sd_state_t;

// ------------- inline func

static inline void print_venpack(venpack_t* pkt){
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
    printf("\r\n--- Packet Received ---\r\n");
 800262c:	480d      	ldr	r0, [pc, #52]	@ (8002664 <print_venpack+0x40>)
 800262e:	f010 f863 	bl	80126f8 <puts>
	printf("[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4619      	mov	r1, r3
 8002638:	480b      	ldr	r0, [pc, #44]	@ (8002668 <print_venpack+0x44>)
 800263a:	f00f fff5 	bl	8012628 <iprintf>
	printf("[RX] Info : 0x%02X\r\n", pkt->info);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	791b      	ldrb	r3, [r3, #4]
 8002642:	4619      	mov	r1, r3
 8002644:	4809      	ldr	r0, [pc, #36]	@ (800266c <print_venpack+0x48>)
 8002646:	f00f ffef 	bl	8012628 <iprintf>
	printf("[RX] Cmd  : %s\r\n", pkt->command);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3307      	adds	r3, #7
 800264e:	4619      	mov	r1, r3
 8002650:	4807      	ldr	r0, [pc, #28]	@ (8002670 <print_venpack+0x4c>)
 8002652:	f00f ffe9 	bl	8012628 <iprintf>
	printf("-----------------------\r\n");
 8002656:	4807      	ldr	r0, [pc, #28]	@ (8002674 <print_venpack+0x50>)
 8002658:	f010 f84e 	bl	80126f8 <puts>
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	08013618 	.word	0x08013618
 8002668:	08013634 	.word	0x08013634
 800266c:	0801364c 	.word	0x0801364c
 8002670:	08013664 	.word	0x08013664
 8002674:	08013678 	.word	0x08013678

08002678 <vendor_info_update>:
uint32_t g_ven_header;

uint8_t info_buf[512]__attribute__((aligned(4)));
uint32_t g_ven_info_addr;

void vendor_info_update(int len) {
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
	printf("-------------\n[vendor] info update\n");
 8002680:	4820      	ldr	r0, [pc, #128]	@ (8002704 <vendor_info_update+0x8c>)
 8002682:	f010 f839 	bl	80126f8 <puts>

	venpack_t *init_pack = (venpack_t*) info_buf;
 8002686:	4b20      	ldr	r3, [pc, #128]	@ (8002708 <vendor_info_update+0x90>)
 8002688:	60fb      	str	r3, [r7, #12]

	init_pack->magic = 0xBEEFCAFE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	f062 0201 	orn	r2, r2, #1
 8002692:	701a      	strb	r2, [r3, #0]
 8002694:	2200      	movs	r2, #0
 8002696:	f062 0235 	orn	r2, r2, #53	@ 0x35
 800269a:	705a      	strb	r2, [r3, #1]
 800269c:	2200      	movs	r2, #0
 800269e:	f062 0210 	orn	r2, r2, #16
 80026a2:	709a      	strb	r2, [r3, #2]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f062 0241 	orn	r2, r2, #65	@ 0x41
 80026aa:	70da      	strb	r2, [r3, #3]
	init_pack->info = 0x1C;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	221c      	movs	r2, #28
 80026b0:	711a      	strb	r2, [r3, #4]
	const char *com = "info_struct";
 80026b2:	4b16      	ldr	r3, [pc, #88]	@ (800270c <vendor_info_update+0x94>)
 80026b4:	60bb      	str	r3, [r7, #8]
	init_pack->cmd_len = len;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f8a3 2005 	strh.w	r2, [r3, #5]
	memcpy(init_pack->command, com, strlen(com) + 1);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	1ddc      	adds	r4, r3, #7
 80026c4:	68b8      	ldr	r0, [r7, #8]
 80026c6:	f7fd fd8b 	bl	80001e0 <strlen>
 80026ca:	4603      	mov	r3, r0
 80026cc:	3301      	adds	r3, #1
 80026ce:	461a      	mov	r2, r3
 80026d0:	68b9      	ldr	r1, [r7, #8]
 80026d2:	4620      	mov	r0, r4
 80026d4:	f010 f985 	bl	80129e2 <memcpy>

	SD_Write_DMA_Async(g_ven_info_addr, info_buf, 1); // 정보 저장용
 80026d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002710 <vendor_info_update+0x98>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2201      	movs	r2, #1
 80026de:	490a      	ldr	r1, [pc, #40]	@ (8002708 <vendor_info_update+0x90>)
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff f8f9 	bl	80018d8 <SD_Write_DMA_Async>
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
			init_pack->cmd_len, g_ven_info_addr);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80026ec:	b29b      	uxth	r3, r3
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
 80026ee:	4619      	mov	r1, r3
 80026f0:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <vendor_info_update+0x98>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	4807      	ldr	r0, [pc, #28]	@ (8002714 <vendor_info_update+0x9c>)
 80026f8:	f00f ff96 	bl	8012628 <iprintf>
}
 80026fc:	bf00      	nop
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	08013694 	.word	0x08013694
 8002708:	20001a24 	.word	0x20001a24
 800270c:	080136b8 	.word	0x080136b8
 8002710:	20001c24 	.word	0x20001c24
 8002714:	080136c4 	.word	0x080136c4

08002718 <tud_vendor_rx_cb>:

// 매번 SD 카드 괴롭히지 말고 버퍼에 모았다 다 넣어버리는 것도 괜찮지 않을까..?
// 하지만 버퍼 용량이 꽉찰까봐 + 넣는 시간이 길어지면 다음 통신 못 받을까 두려움
// SDIO 통신 점유 VS 버퍼
void tud_vendor_rx_cb(uint8_t itf, uint8_t const *buffer, uint32_t bufsize) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	73fb      	strb	r3, [r7, #15]
	// 1. 패킷 조립 (기존 로직)
	if ((g_accum_cnt + bufsize) > VENPACK_SIZE) {
 8002726:	4b25      	ldr	r3, [pc, #148]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002732:	d903      	bls.n	800273c <tud_vendor_rx_cb+0x24>
		printf("[vendor] rx buffer overflow(Vendor faster than SD input)\n");
 8002734:	4822      	ldr	r0, [pc, #136]	@ (80027c0 <tud_vendor_rx_cb+0xa8>)
 8002736:	f00f ffdf 	bl	80126f8 <puts>
		// 만약 이 에러가 자주 나면 송신 쪽에 기다리라는 메시지 보낼 필요가 있음
		return;
 800273a:	e03c      	b.n	80027b6 <tud_vendor_rx_cb+0x9e>
	};

	memcpy(&g_accum_buf[g_accum_cnt], buffer, bufsize);
 800273c:	4b1f      	ldr	r3, [pc, #124]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a20      	ldr	r2, [pc, #128]	@ (80027c4 <tud_vendor_rx_cb+0xac>)
 8002742:	4413      	add	r3, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	68b9      	ldr	r1, [r7, #8]
 8002748:	4618      	mov	r0, r3
 800274a:	f010 f94a 	bl	80129e2 <memcpy>
	g_accum_cnt += bufsize;
 800274e:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4413      	add	r3, r2
 8002756:	4a19      	ldr	r2, [pc, #100]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 8002758:	6013      	str	r3, [r2, #0]

	printf("[vendor] read %ldbyte data\n", g_accum_cnt);
 800275a:	4b18      	ldr	r3, [pc, #96]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4619      	mov	r1, r3
 8002760:	4819      	ldr	r0, [pc, #100]	@ (80027c8 <tud_vendor_rx_cb+0xb0>)
 8002762:	f00f ff61 	bl	8012628 <iprintf>

	if (g_accum_cnt < VENPACK_SIZE) {
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2bff      	cmp	r3, #255	@ 0xff
 800276c:	d922      	bls.n	80027b4 <tud_vendor_rx_cb+0x9c>
	}
#endif // ASYNC
	// --------

	// 2. 패킷 완성! (256바이트)
	venpack_t *pkt = (venpack_t*) g_accum_buf;
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <tud_vendor_rx_cb+0xac>)
 8002770:	617b      	str	r3, [r7, #20]

	print_venpack(pkt);
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7ff ff56 	bl	8002624 <print_venpack>

	SD_Write_DMA_Async(g_ven_header++, g_accum_buf, 1); // 채운 거 보내고
 8002778:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <tud_vendor_rx_cb+0xb4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	4913      	ldr	r1, [pc, #76]	@ (80027cc <tud_vendor_rx_cb+0xb4>)
 8002780:	600a      	str	r2, [r1, #0]
 8002782:	2201      	movs	r2, #1
 8002784:	490f      	ldr	r1, [pc, #60]	@ (80027c4 <tud_vendor_rx_cb+0xac>)
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff f8a6 	bl	80018d8 <SD_Write_DMA_Async>
	printf("[vendor] saved sd addr: %ld\n-------------\n\n", g_ven_header - 1);
 800278c:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <tud_vendor_rx_cb+0xb4>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3b01      	subs	r3, #1
 8002792:	4619      	mov	r1, r3
 8002794:	480e      	ldr	r0, [pc, #56]	@ (80027d0 <tud_vendor_rx_cb+0xb8>)
 8002796:	f00f ff47 	bl	8012628 <iprintf>

	g_accum_cnt = 0;
 800279a:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <tud_vendor_rx_cb+0xa4>)
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]

	vendor_info_update(g_ven_header - g_vendor_start_address -1);
 80027a0:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <tud_vendor_rx_cb+0xb4>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <tud_vendor_rx_cb+0xbc>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	3b01      	subs	r3, #1
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff63 	bl	8002678 <vendor_info_update>
 80027b2:	e000      	b.n	80027b6 <tud_vendor_rx_cb+0x9e>
		return;
 80027b4:	bf00      	nop
}
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20001a1c 	.word	0x20001a1c
 80027c0:	080136f4 	.word	0x080136f4
 80027c4:	2000181c 	.word	0x2000181c
 80027c8:	08013730 	.word	0x08013730
 80027cc:	20001a20 	.word	0x20001a20
 80027d0:	0801374c 	.word	0x0801374c
 80027d4:	200017cc 	.word	0x200017cc

080027d8 <ven_send>:

void ven_send(void) {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
	// info check
	printf("-------------\n[vendor] info check\n");
 80027de:	482d      	ldr	r0, [pc, #180]	@ (8002894 <ven_send+0xbc>)
 80027e0:	f00f ff8a 	bl	80126f8 <puts>
	SD_Read_DMA_Async(g_ven_info_addr, info_buf, 1);
 80027e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002898 <ven_send+0xc0>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2201      	movs	r2, #1
 80027ea:	492c      	ldr	r1, [pc, #176]	@ (800289c <ven_send+0xc4>)
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff f89d 	bl	800192c <SD_Read_DMA_Async>

	venpack_t *init_pack = (venpack_t*) info_buf;
 80027f2:	4b2a      	ldr	r3, [pc, #168]	@ (800289c <ven_send+0xc4>)
 80027f4:	613b      	str	r3, [r7, #16]
	uint16_t send_cnt = init_pack->cmd_len;
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	795a      	ldrb	r2, [r3, #5]
 80027fa:	799b      	ldrb	r3, [r3, #6]
 80027fc:	021b      	lsls	r3, r3, #8
 80027fe:	4313      	orrs	r3, r2
 8002800:	81fb      	strh	r3, [r7, #14]

	printf("cmd: %s send_cnt: %d\n", init_pack->command, send_cnt);
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	3307      	adds	r3, #7
 8002806:	89fa      	ldrh	r2, [r7, #14]
 8002808:	4619      	mov	r1, r3
 800280a:	4825      	ldr	r0, [pc, #148]	@ (80028a0 <ven_send+0xc8>)
 800280c:	f00f ff0c 	bl	8012628 <iprintf>

	for (int i = 0; i < send_cnt; i++) {
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	e030      	b.n	8002878 <ven_send+0xa0>
		printf("read venpack: %ld\n", g_ven_info_addr+i+1);
 8002816:	4b20      	ldr	r3, [pc, #128]	@ (8002898 <ven_send+0xc0>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	4413      	add	r3, r2
 800281e:	3301      	adds	r3, #1
 8002820:	4619      	mov	r1, r3
 8002822:	4820      	ldr	r0, [pc, #128]	@ (80028a4 <ven_send+0xcc>)
 8002824:	f00f ff00 	bl	8012628 <iprintf>
		SD_Read_DMA_Async(g_ven_info_addr+i+1, g_accum_buf, 1);
 8002828:	4b1b      	ldr	r3, [pc, #108]	@ (8002898 <ven_send+0xc0>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	4413      	add	r3, r2
 8002830:	3301      	adds	r3, #1
 8002832:	2201      	movs	r2, #1
 8002834:	491c      	ldr	r1, [pc, #112]	@ (80028a8 <ven_send+0xd0>)
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff f878 	bl	800192c <SD_Read_DMA_Async>

		while (tud_vendor_write_available() <= VENPACK_SIZE) {
 800283c:	e005      	b.n	800284a <ven_send+0x72>
  tud_task_ext(UINT32_MAX, false);
 800283e:	2100      	movs	r1, #0
 8002840:	f04f 30ff 	mov.w	r0, #4294967295
 8002844:	f00a ffea 	bl	800d81c <tud_task_ext>
}
 8002848:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 800284a:	2000      	movs	r0, #0
 800284c:	f009 fcc6 	bl	800c1dc <tud_vendor_n_write_available>
 8002850:	4603      	mov	r3, r0
 8002852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002856:	d9f2      	bls.n	800283e <ven_send+0x66>
 8002858:	4b13      	ldr	r3, [pc, #76]	@ (80028a8 <ven_send+0xd0>)
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002860:	607b      	str	r3, [r7, #4]
  return tud_vendor_n_write(0, buffer, bufsize);
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68b9      	ldr	r1, [r7, #8]
 8002866:	2000      	movs	r0, #0
 8002868:	f009 fc72 	bl	800c150 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 800286c:	2000      	movs	r0, #0
 800286e:	f009 fc93 	bl	800c198 <tud_vendor_n_write_flush>
	for (int i = 0; i < send_cnt; i++) {
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	3301      	adds	r3, #1
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	89fb      	ldrh	r3, [r7, #14]
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	429a      	cmp	r2, r3
 800287e:	dbca      	blt.n	8002816 <ven_send+0x3e>
		}
		tud_vendor_write(g_accum_buf, VENPACK_SIZE);
		tud_vendor_write_flush();
	}

	g_ven_header = g_vendor_start_address+1;
 8002880:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <ven_send+0xd4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	4a0a      	ldr	r2, [pc, #40]	@ (80028b0 <ven_send+0xd8>)
 8002888:	6013      	str	r3, [r2, #0]
//	vendor_info_update(0);
}
 800288a:	bf00      	nop
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	08013778 	.word	0x08013778
 8002898:	20001c24 	.word	0x20001c24
 800289c:	20001a24 	.word	0x20001a24
 80028a0:	0801379c 	.word	0x0801379c
 80028a4:	080137b4 	.word	0x080137b4
 80028a8:	2000181c 	.word	0x2000181c
 80028ac:	200017cc 	.word	0x200017cc
 80028b0:	20001a20 	.word	0x20001a20

080028b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028b8:	f7ff fcac 	bl	8002214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028bc:	480c      	ldr	r0, [pc, #48]	@ (80028f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028be:	490d      	ldr	r1, [pc, #52]	@ (80028f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028c0:	4a0d      	ldr	r2, [pc, #52]	@ (80028f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c4:	e002      	b.n	80028cc <LoopCopyDataInit>

080028c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ca:	3304      	adds	r3, #4

080028cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d0:	d3f9      	bcc.n	80028c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d2:	4a0a      	ldr	r2, [pc, #40]	@ (80028fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028d8:	e001      	b.n	80028de <LoopFillZerobss>

080028da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028dc:	3204      	adds	r2, #4

080028de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e0:	d3fb      	bcc.n	80028da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028e2:	f010 f857 	bl	8012994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028e6:	f7fe f82d 	bl	8000944 <main>
  bx  lr    
 80028ea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80028f8:	08013c00 	.word	0x08013c00
  ldr r2, =_sbss
 80028fc:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8002900:	2000a2f8 	.word	0x2000a2f8

08002904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002904:	e7fe      	b.n	8002904 <ADC_IRQHandler>
	...

08002908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800290c:	4b0e      	ldr	r3, [pc, #56]	@ (8002948 <HAL_Init+0x40>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0d      	ldr	r2, [pc, #52]	@ (8002948 <HAL_Init+0x40>)
 8002912:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002916:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_Init+0x40>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <HAL_Init+0x40>)
 800291e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002922:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002924:	4b08      	ldr	r3, [pc, #32]	@ (8002948 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a07      	ldr	r2, [pc, #28]	@ (8002948 <HAL_Init+0x40>)
 800292a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800292e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002930:	2003      	movs	r0, #3
 8002932:	f000 f94f 	bl	8002bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002936:	200f      	movs	r0, #15
 8002938:	f000 f808 	bl	800294c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800293c:	f7ff f820 	bl	8001980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40023c00 	.word	0x40023c00

0800294c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <HAL_InitTick+0x54>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <HAL_InitTick+0x58>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002962:	fbb3 f3f1 	udiv	r3, r3, r1
 8002966:	fbb2 f3f3 	udiv	r3, r2, r3
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f967 	bl	8002c3e <HAL_SYSTICK_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e00e      	b.n	8002998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b0f      	cmp	r3, #15
 800297e:	d80a      	bhi.n	8002996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002980:	2200      	movs	r2, #0
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	f04f 30ff 	mov.w	r0, #4294967295
 8002988:	f000 f92f 	bl	8002bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800298c:	4a06      	ldr	r2, [pc, #24]	@ (80029a8 <HAL_InitTick+0x5c>)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
 8002994:	e000      	b.n	8002998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20000010 	.word	0x20000010
 80029a4:	20000028 	.word	0x20000028
 80029a8:	20000024 	.word	0x20000024

080029ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029b0:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_IncTick+0x20>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	4b06      	ldr	r3, [pc, #24]	@ (80029d0 <HAL_IncTick+0x24>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4413      	add	r3, r2
 80029bc:	4a04      	ldr	r2, [pc, #16]	@ (80029d0 <HAL_IncTick+0x24>)
 80029be:	6013      	str	r3, [r2, #0]
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	20000028 	.word	0x20000028
 80029d0:	20001c28 	.word	0x20001c28

080029d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return uwTick;
 80029d8:	4b03      	ldr	r3, [pc, #12]	@ (80029e8 <HAL_GetTick+0x14>)
 80029da:	681b      	ldr	r3, [r3, #0]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20001c28 	.word	0x20001c28

080029ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f4:	f7ff ffee 	bl	80029d4 <HAL_GetTick>
 80029f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a04:	d005      	beq.n	8002a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a06:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <HAL_Delay+0x44>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4413      	add	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a12:	bf00      	nop
 8002a14:	f7ff ffde 	bl	80029d4 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d8f7      	bhi.n	8002a14 <HAL_Delay+0x28>
  {
  }
}
 8002a24:	bf00      	nop
 8002a26:	bf00      	nop
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000028 	.word	0x20000028

08002a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a44:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <__NVIC_SetPriorityGrouping+0x44>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a50:	4013      	ands	r3, r2
 8002a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a66:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <__NVIC_SetPriorityGrouping+0x44>)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	60d3      	str	r3, [r2, #12]
}
 8002a6c:	bf00      	nop
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a80:	4b04      	ldr	r3, [pc, #16]	@ (8002a94 <__NVIC_GetPriorityGrouping+0x18>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	0a1b      	lsrs	r3, r3, #8
 8002a86:	f003 0307 	and.w	r3, r3, #7
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	db0b      	blt.n	8002ac2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	f003 021f 	and.w	r2, r3, #31
 8002ab0:	4907      	ldr	r1, [pc, #28]	@ (8002ad0 <__NVIC_EnableIRQ+0x38>)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	2001      	movs	r0, #1
 8002aba:	fa00 f202 	lsl.w	r2, r0, r2
 8002abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000e100 	.word	0xe000e100

08002ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	6039      	str	r1, [r7, #0]
 8002ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	db0a      	blt.n	8002afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	490c      	ldr	r1, [pc, #48]	@ (8002b20 <__NVIC_SetPriority+0x4c>)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	0112      	lsls	r2, r2, #4
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	440b      	add	r3, r1
 8002af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002afc:	e00a      	b.n	8002b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	4908      	ldr	r1, [pc, #32]	@ (8002b24 <__NVIC_SetPriority+0x50>)
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	3b04      	subs	r3, #4
 8002b0c:	0112      	lsls	r2, r2, #4
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	440b      	add	r3, r1
 8002b12:	761a      	strb	r2, [r3, #24]
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	e000e100 	.word	0xe000e100
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b089      	sub	sp, #36	@ 0x24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f1c3 0307 	rsb	r3, r3, #7
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	bf28      	it	cs
 8002b46:	2304      	movcs	r3, #4
 8002b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	2b06      	cmp	r3, #6
 8002b50:	d902      	bls.n	8002b58 <NVIC_EncodePriority+0x30>
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3b03      	subs	r3, #3
 8002b56:	e000      	b.n	8002b5a <NVIC_EncodePriority+0x32>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43da      	mvns	r2, r3
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b70:	f04f 31ff 	mov.w	r1, #4294967295
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	43d9      	mvns	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b80:	4313      	orrs	r3, r2
         );
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3724      	adds	r7, #36	@ 0x24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ba0:	d301      	bcc.n	8002ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e00f      	b.n	8002bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd0 <SysTick_Config+0x40>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bae:	210f      	movs	r1, #15
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb4:	f7ff ff8e 	bl	8002ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bb8:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <SysTick_Config+0x40>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bbe:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <SysTick_Config+0x40>)
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	e000e010 	.word	0xe000e010

08002bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7ff ff29 	bl	8002a34 <__NVIC_SetPriorityGrouping>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b086      	sub	sp, #24
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bfc:	f7ff ff3e 	bl	8002a7c <__NVIC_GetPriorityGrouping>
 8002c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	68b9      	ldr	r1, [r7, #8]
 8002c06:	6978      	ldr	r0, [r7, #20]
 8002c08:	f7ff ff8e 	bl	8002b28 <NVIC_EncodePriority>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff ff5d 	bl	8002ad4 <__NVIC_SetPriority>
}
 8002c1a:	bf00      	nop
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b082      	sub	sp, #8
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	4603      	mov	r3, r0
 8002c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff31 	bl	8002a98 <__NVIC_EnableIRQ>
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff ffa2 	bl	8002b90 <SysTick_Config>
 8002c4c:	4603      	mov	r3, r0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c64:	f7ff feb6 	bl	80029d4 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e099      	b.n	8002da8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0201 	bic.w	r2, r2, #1
 8002c92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c94:	e00f      	b.n	8002cb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c96:	f7ff fe9d 	bl	80029d4 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b05      	cmp	r3, #5
 8002ca2:	d908      	bls.n	8002cb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2203      	movs	r2, #3
 8002cae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e078      	b.n	8002da8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1e8      	bne.n	8002c96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	4b38      	ldr	r3, [pc, #224]	@ (8002db0 <HAL_DMA_Init+0x158>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d107      	bne.n	8002d20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f023 0307 	bic.w	r3, r3, #7
 8002d36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d117      	bne.n	8002d7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00e      	beq.n	8002d7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 fb0d 	bl	800337c <DMA_CheckFifoParam>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d008      	beq.n	8002d7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2240      	movs	r2, #64	@ 0x40
 8002d6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d76:	2301      	movs	r3, #1
 8002d78:	e016      	b.n	8002da8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fac4 	bl	8003310 <DMA_CalcBaseAndBitshift>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d90:	223f      	movs	r2, #63	@ 0x3f
 8002d92:	409a      	lsls	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	f010803f 	.word	0xf010803f

08002db4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d101      	bne.n	8002dda <HAL_DMA_Start_IT+0x26>
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e040      	b.n	8002e5c <HAL_DMA_Start_IT+0xa8>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d12f      	bne.n	8002e4e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2202      	movs	r2, #2
 8002df2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	68b9      	ldr	r1, [r7, #8]
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fa56 	bl	80032b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0c:	223f      	movs	r2, #63	@ 0x3f
 8002e0e:	409a      	lsls	r2, r3
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0216 	orr.w	r2, r2, #22
 8002e22:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d007      	beq.n	8002e3c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0208 	orr.w	r2, r2, #8
 8002e3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0201 	orr.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e005      	b.n	8002e5a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e56:	2302      	movs	r3, #2
 8002e58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e72:	f7ff fdaf 	bl	80029d4 <HAL_GetTick>
 8002e76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d008      	beq.n	8002e96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2280      	movs	r2, #128	@ 0x80
 8002e88:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e052      	b.n	8002f3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 0216 	bic.w	r2, r2, #22
 8002ea4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695a      	ldr	r2, [r3, #20]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eb4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d103      	bne.n	8002ec6 <HAL_DMA_Abort+0x62>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d007      	beq.n	8002ed6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0208 	bic.w	r2, r2, #8
 8002ed4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0201 	bic.w	r2, r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ee6:	e013      	b.n	8002f10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ee8:	f7ff fd74 	bl	80029d4 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b05      	cmp	r3, #5
 8002ef4:	d90c      	bls.n	8002f10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2220      	movs	r2, #32
 8002efa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2203      	movs	r2, #3
 8002f00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e015      	b.n	8002f3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1e4      	bne.n	8002ee8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f22:	223f      	movs	r2, #63	@ 0x3f
 8002f24:	409a      	lsls	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d004      	beq.n	8002f62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2280      	movs	r2, #128	@ 0x80
 8002f5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00c      	b.n	8002f7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2205      	movs	r2, #5
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0201 	bic.w	r2, r2, #1
 8002f78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f94:	4b8e      	ldr	r3, [pc, #568]	@ (80031d0 <HAL_DMA_IRQHandler+0x248>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a8e      	ldr	r2, [pc, #568]	@ (80031d4 <HAL_DMA_IRQHandler+0x24c>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	0a9b      	lsrs	r3, r3, #10
 8002fa0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb2:	2208      	movs	r2, #8
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d01a      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d013      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0204 	bic.w	r2, r2, #4
 8002fda:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fec:	f043 0201 	orr.w	r2, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d012      	beq.n	800302a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00b      	beq.n	800302a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003016:	2201      	movs	r2, #1
 8003018:	409a      	lsls	r2, r3
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003022:	f043 0202 	orr.w	r2, r3, #2
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	2204      	movs	r2, #4
 8003030:	409a      	lsls	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d012      	beq.n	8003060 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00b      	beq.n	8003060 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304c:	2204      	movs	r2, #4
 800304e:	409a      	lsls	r2, r3
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003058:	f043 0204 	orr.w	r2, r3, #4
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2210      	movs	r2, #16
 8003066:	409a      	lsls	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4013      	ands	r3, r2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d043      	beq.n	80030f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d03c      	beq.n	80030f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003082:	2210      	movs	r2, #16
 8003084:	409a      	lsls	r2, r3
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d018      	beq.n	80030ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d108      	bne.n	80030b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d024      	beq.n	80030f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	4798      	blx	r3
 80030b6:	e01f      	b.n	80030f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01b      	beq.n	80030f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	4798      	blx	r3
 80030c8:	e016      	b.n	80030f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d107      	bne.n	80030e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 0208 	bic.w	r2, r2, #8
 80030e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fc:	2220      	movs	r2, #32
 80030fe:	409a      	lsls	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4013      	ands	r3, r2
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 808f 	beq.w	8003228 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	2b00      	cmp	r3, #0
 8003116:	f000 8087 	beq.w	8003228 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311e:	2220      	movs	r2, #32
 8003120:	409a      	lsls	r2, r3
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b05      	cmp	r3, #5
 8003130:	d136      	bne.n	80031a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0216 	bic.w	r2, r2, #22
 8003140:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003150:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	2b00      	cmp	r3, #0
 8003158:	d103      	bne.n	8003162 <HAL_DMA_IRQHandler+0x1da>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800315e:	2b00      	cmp	r3, #0
 8003160:	d007      	beq.n	8003172 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0208 	bic.w	r2, r2, #8
 8003170:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003176:	223f      	movs	r2, #63	@ 0x3f
 8003178:	409a      	lsls	r2, r3
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003192:	2b00      	cmp	r3, #0
 8003194:	d07e      	beq.n	8003294 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
        }
        return;
 800319e:	e079      	b.n	8003294 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d01d      	beq.n	80031ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10d      	bne.n	80031d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d031      	beq.n	8003228 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	4798      	blx	r3
 80031cc:	e02c      	b.n	8003228 <HAL_DMA_IRQHandler+0x2a0>
 80031ce:	bf00      	nop
 80031d0:	20000010 	.word	0x20000010
 80031d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d023      	beq.n	8003228 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4798      	blx	r3
 80031e8:	e01e      	b.n	8003228 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10f      	bne.n	8003218 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0210 	bic.w	r2, r2, #16
 8003206:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322c:	2b00      	cmp	r3, #0
 800322e:	d032      	beq.n	8003296 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d022      	beq.n	8003282 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2205      	movs	r2, #5
 8003240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 0201 	bic.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	3301      	adds	r3, #1
 8003258:	60bb      	str	r3, [r7, #8]
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	429a      	cmp	r2, r3
 800325e:	d307      	bcc.n	8003270 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f2      	bne.n	8003254 <HAL_DMA_IRQHandler+0x2cc>
 800326e:	e000      	b.n	8003272 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003270:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	4798      	blx	r3
 8003292:	e000      	b.n	8003296 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003294:	bf00      	nop
    }
  }
}
 8003296:	3718      	adds	r7, #24
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	2b40      	cmp	r3, #64	@ 0x40
 80032e0:	d108      	bne.n	80032f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032f2:	e007      	b.n	8003304 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	60da      	str	r2, [r3, #12]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3b10      	subs	r3, #16
 8003320:	4a14      	ldr	r2, [pc, #80]	@ (8003374 <DMA_CalcBaseAndBitshift+0x64>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800332a:	4a13      	ldr	r2, [pc, #76]	@ (8003378 <DMA_CalcBaseAndBitshift+0x68>)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d909      	bls.n	8003352 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003346:	f023 0303 	bic.w	r3, r3, #3
 800334a:	1d1a      	adds	r2, r3, #4
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003350:	e007      	b.n	8003362 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800335a:	f023 0303 	bic.w	r3, r3, #3
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	aaaaaaab 	.word	0xaaaaaaab
 8003378:	08013b04 	.word	0x08013b04

0800337c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003384:	2300      	movs	r3, #0
 8003386:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d11f      	bne.n	80033d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b03      	cmp	r3, #3
 800339a:	d856      	bhi.n	800344a <DMA_CheckFifoParam+0xce>
 800339c:	a201      	add	r2, pc, #4	@ (adr r2, 80033a4 <DMA_CheckFifoParam+0x28>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	080033b5 	.word	0x080033b5
 80033a8:	080033c7 	.word	0x080033c7
 80033ac:	080033b5 	.word	0x080033b5
 80033b0:	0800344b 	.word	0x0800344b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d046      	beq.n	800344e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c4:	e043      	b.n	800344e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033ce:	d140      	bne.n	8003452 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d4:	e03d      	b.n	8003452 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033de:	d121      	bne.n	8003424 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d837      	bhi.n	8003456 <DMA_CheckFifoParam+0xda>
 80033e6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <DMA_CheckFifoParam+0x70>)
 80033e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ec:	080033fd 	.word	0x080033fd
 80033f0:	08003403 	.word	0x08003403
 80033f4:	080033fd 	.word	0x080033fd
 80033f8:	08003415 	.word	0x08003415
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e030      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003406:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d025      	beq.n	800345a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003412:	e022      	b.n	800345a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003418:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800341c:	d11f      	bne.n	800345e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003422:	e01c      	b.n	800345e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d903      	bls.n	8003432 <DMA_CheckFifoParam+0xb6>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d003      	beq.n	8003438 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003430:	e018      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	73fb      	strb	r3, [r7, #15]
      break;
 8003436:	e015      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00e      	beq.n	8003462 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      break;
 8003448:	e00b      	b.n	8003462 <DMA_CheckFifoParam+0xe6>
      break;
 800344a:	bf00      	nop
 800344c:	e00a      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800344e:	bf00      	nop
 8003450:	e008      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003452:	bf00      	nop
 8003454:	e006      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003456:	bf00      	nop
 8003458:	e004      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800345a:	bf00      	nop
 800345c:	e002      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;   
 800345e:	bf00      	nop
 8003460:	e000      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003462:	bf00      	nop
    }
  } 
  
  return status; 
 8003464:	7bfb      	ldrb	r3, [r7, #15]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop

08003474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	@ 0x24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	e159      	b.n	8003744 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	f040 8148 	bne.w	800373e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d005      	beq.n	80034c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d130      	bne.n	8003528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	2203      	movs	r2, #3
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	091b      	lsrs	r3, r3, #4
 8003512:	f003 0201 	and.w	r2, r3, #1
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b03      	cmp	r3, #3
 8003532:	d017      	beq.n	8003564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	2203      	movs	r2, #3
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d123      	bne.n	80035b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	69b9      	ldr	r1, [r7, #24]
 80035b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80a2 	beq.w	800373e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	4b57      	ldr	r3, [pc, #348]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 8003600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003602:	4a56      	ldr	r2, [pc, #344]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 8003604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003608:	6453      	str	r3, [r2, #68]	@ 0x44
 800360a:	4b54      	ldr	r3, [pc, #336]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 800360c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003616:	4a52      	ldr	r2, [pc, #328]	@ (8003760 <HAL_GPIO_Init+0x2ec>)
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	089b      	lsrs	r3, r3, #2
 800361c:	3302      	adds	r3, #2
 800361e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	220f      	movs	r2, #15
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43db      	mvns	r3, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4013      	ands	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a49      	ldr	r2, [pc, #292]	@ (8003764 <HAL_GPIO_Init+0x2f0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d019      	beq.n	8003676 <HAL_GPIO_Init+0x202>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a48      	ldr	r2, [pc, #288]	@ (8003768 <HAL_GPIO_Init+0x2f4>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <HAL_GPIO_Init+0x1fe>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a47      	ldr	r2, [pc, #284]	@ (800376c <HAL_GPIO_Init+0x2f8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00d      	beq.n	800366e <HAL_GPIO_Init+0x1fa>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a46      	ldr	r2, [pc, #280]	@ (8003770 <HAL_GPIO_Init+0x2fc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <HAL_GPIO_Init+0x1f6>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a45      	ldr	r2, [pc, #276]	@ (8003774 <HAL_GPIO_Init+0x300>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d101      	bne.n	8003666 <HAL_GPIO_Init+0x1f2>
 8003662:	2304      	movs	r3, #4
 8003664:	e008      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003666:	2307      	movs	r3, #7
 8003668:	e006      	b.n	8003678 <HAL_GPIO_Init+0x204>
 800366a:	2303      	movs	r3, #3
 800366c:	e004      	b.n	8003678 <HAL_GPIO_Init+0x204>
 800366e:	2302      	movs	r3, #2
 8003670:	e002      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003676:	2300      	movs	r3, #0
 8003678:	69fa      	ldr	r2, [r7, #28]
 800367a:	f002 0203 	and.w	r2, r2, #3
 800367e:	0092      	lsls	r2, r2, #2
 8003680:	4093      	lsls	r3, r2
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4313      	orrs	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003688:	4935      	ldr	r1, [pc, #212]	@ (8003760 <HAL_GPIO_Init+0x2ec>)
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	3302      	adds	r3, #2
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003696:	4b38      	ldr	r3, [pc, #224]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	43db      	mvns	r3, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036e4:	4a24      	ldr	r2, [pc, #144]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ea:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800370e:	4a1a      	ldr	r2, [pc, #104]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003714:	4b18      	ldr	r3, [pc, #96]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003738:	4a0f      	ldr	r2, [pc, #60]	@ (8003778 <HAL_GPIO_Init+0x304>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	3301      	adds	r3, #1
 8003742:	61fb      	str	r3, [r7, #28]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	2b0f      	cmp	r3, #15
 8003748:	f67f aea2 	bls.w	8003490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800374c:	bf00      	nop
 800374e:	bf00      	nop
 8003750:	3724      	adds	r7, #36	@ 0x24
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	40023800 	.word	0x40023800
 8003760:	40013800 	.word	0x40013800
 8003764:	40020000 	.word	0x40020000
 8003768:	40020400 	.word	0x40020400
 800376c:	40020800 	.word	0x40020800
 8003770:	40020c00 	.word	0x40020c00
 8003774:	40021000 	.word	0x40021000
 8003778:	40013c00 	.word	0x40013c00

0800377c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	460b      	mov	r3, r1
 8003786:	807b      	strh	r3, [r7, #2]
 8003788:	4613      	mov	r3, r2
 800378a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800378c:	787b      	ldrb	r3, [r7, #1]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003798:	e003      	b.n	80037a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800379a:	887b      	ldrh	r3, [r7, #2]
 800379c:	041a      	lsls	r2, r3, #16
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	619a      	str	r2, [r3, #24]
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037c0:	887a      	ldrh	r2, [r7, #2]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4013      	ands	r3, r2
 80037c6:	041a      	lsls	r2, r3, #16
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	43d9      	mvns	r1, r3
 80037cc:	887b      	ldrh	r3, [r7, #2]
 80037ce:	400b      	ands	r3, r1
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	619a      	str	r2, [r3, #24]
}
 80037d6:	bf00      	nop
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
	...

080037e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037ee:	4b08      	ldr	r3, [pc, #32]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037f0:	695a      	ldr	r2, [r3, #20]
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d006      	beq.n	8003808 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037fa:	4a05      	ldr	r2, [pc, #20]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fc ff28 	bl	8000658 <HAL_GPIO_EXTI_Callback>
  }
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40013c00 	.word	0x40013c00

08003814 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af02      	add	r7, sp, #8
 800381a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e101      	b.n	8003a2a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	d106      	bne.n	8003846 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7fe fb75 	bl	8001f30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2203      	movs	r2, #3
 800384a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003854:	d102      	bne.n	800385c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f005 fcdb 	bl	800921c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	7c1a      	ldrb	r2, [r3, #16]
 800386e:	f88d 2000 	strb.w	r2, [sp]
 8003872:	3304      	adds	r3, #4
 8003874:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003876:	f005 fc6d 	bl	8009154 <USB_CoreInit>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d005      	beq.n	800388c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0ce      	b.n	8003a2a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2100      	movs	r1, #0
 8003892:	4618      	mov	r0, r3
 8003894:	f005 fcd3 	bl	800923e <USB_SetCurrentMode>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d005      	beq.n	80038aa <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e0bf      	b.n	8003a2a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038aa:	2300      	movs	r3, #0
 80038ac:	73fb      	strb	r3, [r7, #15]
 80038ae:	e04a      	b.n	8003946 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038b0:	7bfa      	ldrb	r2, [r7, #15]
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	4413      	add	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	3315      	adds	r3, #21
 80038c0:	2201      	movs	r2, #1
 80038c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038c4:	7bfa      	ldrb	r2, [r7, #15]
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	3314      	adds	r3, #20
 80038d4:	7bfa      	ldrb	r2, [r7, #15]
 80038d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	b298      	uxth	r0, r3
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	440b      	add	r3, r1
 80038ea:	332e      	adds	r3, #46	@ 0x2e
 80038ec:	4602      	mov	r2, r0
 80038ee:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038f0:	7bfa      	ldrb	r2, [r7, #15]
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	4413      	add	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	440b      	add	r3, r1
 80038fe:	3318      	adds	r3, #24
 8003900:	2200      	movs	r2, #0
 8003902:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003904:	7bfa      	ldrb	r2, [r7, #15]
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	331c      	adds	r3, #28
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003918:	7bfa      	ldrb	r2, [r7, #15]
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	3320      	adds	r3, #32
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800392c:	7bfa      	ldrb	r2, [r7, #15]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	3324      	adds	r3, #36	@ 0x24
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003940:	7bfb      	ldrb	r3, [r7, #15]
 8003942:	3301      	adds	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	791b      	ldrb	r3, [r3, #4]
 800394a:	7bfa      	ldrb	r2, [r7, #15]
 800394c:	429a      	cmp	r2, r3
 800394e:	d3af      	bcc.n	80038b0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003950:	2300      	movs	r3, #0
 8003952:	73fb      	strb	r3, [r7, #15]
 8003954:	e044      	b.n	80039e0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003968:	2200      	movs	r2, #0
 800396a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800397e:	7bfa      	ldrb	r2, [r7, #15]
 8003980:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003982:	7bfa      	ldrb	r2, [r7, #15]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003998:	7bfa      	ldrb	r2, [r7, #15]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039ae:	7bfa      	ldrb	r2, [r7, #15]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	4413      	add	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039c4:	7bfa      	ldrb	r2, [r7, #15]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4413      	add	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039da:	7bfb      	ldrb	r3, [r7, #15]
 80039dc:	3301      	adds	r3, #1
 80039de:	73fb      	strb	r3, [r7, #15]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	791b      	ldrb	r3, [r3, #4]
 80039e4:	7bfa      	ldrb	r2, [r7, #15]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d3b5      	bcc.n	8003956 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6818      	ldr	r0, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	7c1a      	ldrb	r2, [r3, #16]
 80039f2:	f88d 2000 	strb.w	r2, [sp]
 80039f6:	3304      	adds	r3, #4
 80039f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039fa:	f005 fc6d 	bl	80092d8 <USB_DevInit>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e00c      	b.n	8003a2a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f005 fe35 	bl	8009692 <USB_DevDisconnect>

  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e267      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d075      	beq.n	8003b3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a52:	4b88      	ldr	r3, [pc, #544]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d00c      	beq.n	8003a78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a5e:	4b85      	ldr	r3, [pc, #532]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d112      	bne.n	8003a90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a6a:	4b82      	ldr	r3, [pc, #520]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a76:	d10b      	bne.n	8003a90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a78:	4b7e      	ldr	r3, [pc, #504]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d05b      	beq.n	8003b3c <HAL_RCC_OscConfig+0x108>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d157      	bne.n	8003b3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e242      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a98:	d106      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x74>
 8003a9a:	4b76      	ldr	r3, [pc, #472]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a75      	ldr	r2, [pc, #468]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	e01d      	b.n	8003ae4 <HAL_RCC_OscConfig+0xb0>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab0:	d10c      	bne.n	8003acc <HAL_RCC_OscConfig+0x98>
 8003ab2:	4b70      	ldr	r3, [pc, #448]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a6f      	ldr	r2, [pc, #444]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ab8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	4b6d      	ldr	r3, [pc, #436]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a6c      	ldr	r2, [pc, #432]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac8:	6013      	str	r3, [r2, #0]
 8003aca:	e00b      	b.n	8003ae4 <HAL_RCC_OscConfig+0xb0>
 8003acc:	4b69      	ldr	r3, [pc, #420]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a68      	ldr	r2, [pc, #416]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ad2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	4b66      	ldr	r3, [pc, #408]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a65      	ldr	r2, [pc, #404]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003ade:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ae2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d013      	beq.n	8003b14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aec:	f7fe ff72 	bl	80029d4 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af4:	f7fe ff6e 	bl	80029d4 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b64      	cmp	r3, #100	@ 0x64
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e207      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b06:	4b5b      	ldr	r3, [pc, #364]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0xc0>
 8003b12:	e014      	b.n	8003b3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b14:	f7fe ff5e 	bl	80029d4 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b1c:	f7fe ff5a 	bl	80029d4 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b64      	cmp	r3, #100	@ 0x64
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e1f3      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2e:	4b51      	ldr	r3, [pc, #324]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f0      	bne.n	8003b1c <HAL_RCC_OscConfig+0xe8>
 8003b3a:	e000      	b.n	8003b3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d063      	beq.n	8003c12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00b      	beq.n	8003b6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b56:	4b47      	ldr	r3, [pc, #284]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d11c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b62:	4b44      	ldr	r3, [pc, #272]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d116      	bne.n	8003b9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	4b41      	ldr	r3, [pc, #260]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d005      	beq.n	8003b86 <HAL_RCC_OscConfig+0x152>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d001      	beq.n	8003b86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e1c7      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b86:	4b3b      	ldr	r3, [pc, #236]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4937      	ldr	r1, [pc, #220]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9a:	e03a      	b.n	8003c12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d020      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba4:	4b34      	ldr	r3, [pc, #208]	@ (8003c78 <HAL_RCC_OscConfig+0x244>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003baa:	f7fe ff13 	bl	80029d4 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb2:	f7fe ff0f 	bl	80029d4 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e1a8      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f0      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd0:	4b28      	ldr	r3, [pc, #160]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4925      	ldr	r1, [pc, #148]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	600b      	str	r3, [r1, #0]
 8003be4:	e015      	b.n	8003c12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003be6:	4b24      	ldr	r3, [pc, #144]	@ (8003c78 <HAL_RCC_OscConfig+0x244>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bec:	f7fe fef2 	bl	80029d4 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf4:	f7fe feee 	bl	80029d4 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e187      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c06:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1f0      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0308 	and.w	r3, r3, #8
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d036      	beq.n	8003c8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d016      	beq.n	8003c54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c26:	4b15      	ldr	r3, [pc, #84]	@ (8003c7c <HAL_RCC_OscConfig+0x248>)
 8003c28:	2201      	movs	r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2c:	f7fe fed2 	bl	80029d4 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c34:	f7fe fece 	bl	80029d4 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e167      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c46:	4b0b      	ldr	r3, [pc, #44]	@ (8003c74 <HAL_RCC_OscConfig+0x240>)
 8003c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d0f0      	beq.n	8003c34 <HAL_RCC_OscConfig+0x200>
 8003c52:	e01b      	b.n	8003c8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <HAL_RCC_OscConfig+0x248>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c5a:	f7fe febb 	bl	80029d4 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c60:	e00e      	b.n	8003c80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c62:	f7fe feb7 	bl	80029d4 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d907      	bls.n	8003c80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e150      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
 8003c74:	40023800 	.word	0x40023800
 8003c78:	42470000 	.word	0x42470000
 8003c7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c80:	4b88      	ldr	r3, [pc, #544]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1ea      	bne.n	8003c62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f000 8097 	beq.w	8003dc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c9e:	4b81      	ldr	r3, [pc, #516]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10f      	bne.n	8003cca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	4b7d      	ldr	r3, [pc, #500]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cba:	4b7a      	ldr	r3, [pc, #488]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cca:	4b77      	ldr	r3, [pc, #476]	@ (8003ea8 <HAL_RCC_OscConfig+0x474>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d118      	bne.n	8003d08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cd6:	4b74      	ldr	r3, [pc, #464]	@ (8003ea8 <HAL_RCC_OscConfig+0x474>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a73      	ldr	r2, [pc, #460]	@ (8003ea8 <HAL_RCC_OscConfig+0x474>)
 8003cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce2:	f7fe fe77 	bl	80029d4 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cea:	f7fe fe73 	bl	80029d4 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e10c      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea8 <HAL_RCC_OscConfig+0x474>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d106      	bne.n	8003d1e <HAL_RCC_OscConfig+0x2ea>
 8003d10:	4b64      	ldr	r3, [pc, #400]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d14:	4a63      	ldr	r2, [pc, #396]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1c:	e01c      	b.n	8003d58 <HAL_RCC_OscConfig+0x324>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2b05      	cmp	r3, #5
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCC_OscConfig+0x30c>
 8003d26:	4b5f      	ldr	r3, [pc, #380]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d2c:	f043 0304 	orr.w	r3, r3, #4
 8003d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d32:	4b5c      	ldr	r3, [pc, #368]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d36:	4a5b      	ldr	r2, [pc, #364]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d38:	f043 0301 	orr.w	r3, r3, #1
 8003d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d3e:	e00b      	b.n	8003d58 <HAL_RCC_OscConfig+0x324>
 8003d40:	4b58      	ldr	r3, [pc, #352]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d44:	4a57      	ldr	r2, [pc, #348]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d4c:	4b55      	ldr	r3, [pc, #340]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d50:	4a54      	ldr	r2, [pc, #336]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d52:	f023 0304 	bic.w	r3, r3, #4
 8003d56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d015      	beq.n	8003d8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fe fe38 	bl	80029d4 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe fe34 	bl	80029d4 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0cb      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d7e:	4b49      	ldr	r3, [pc, #292]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0ee      	beq.n	8003d68 <HAL_RCC_OscConfig+0x334>
 8003d8a:	e014      	b.n	8003db6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8c:	f7fe fe22 	bl	80029d4 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d92:	e00a      	b.n	8003daa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fe fe1e 	bl	80029d4 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e0b5      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003daa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1ee      	bne.n	8003d94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003db6:	7dfb      	ldrb	r3, [r7, #23]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d105      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dbc:	4b39      	ldr	r3, [pc, #228]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc0:	4a38      	ldr	r2, [pc, #224]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 80a1 	beq.w	8003f14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dd2:	4b34      	ldr	r3, [pc, #208]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d05c      	beq.n	8003e98 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d141      	bne.n	8003e6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de6:	4b31      	ldr	r3, [pc, #196]	@ (8003eac <HAL_RCC_OscConfig+0x478>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dec:	f7fe fdf2 	bl	80029d4 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fe fdee 	bl	80029d4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e087      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e06:	4b27      	ldr	r3, [pc, #156]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69da      	ldr	r2, [r3, #28]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	019b      	lsls	r3, r3, #6
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e28:	085b      	lsrs	r3, r3, #1
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	041b      	lsls	r3, r3, #16
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e34:	061b      	lsls	r3, r3, #24
 8003e36:	491b      	ldr	r1, [pc, #108]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003eac <HAL_RCC_OscConfig+0x478>)
 8003e3e:	2201      	movs	r2, #1
 8003e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e42:	f7fe fdc7 	bl	80029d4 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e48:	e008      	b.n	8003e5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4a:	f7fe fdc3 	bl	80029d4 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e05c      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e5c:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0f0      	beq.n	8003e4a <HAL_RCC_OscConfig+0x416>
 8003e68:	e054      	b.n	8003f14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6a:	4b10      	ldr	r3, [pc, #64]	@ (8003eac <HAL_RCC_OscConfig+0x478>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fe fdb0 	bl	80029d4 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e78:	f7fe fdac 	bl	80029d4 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e045      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ea4 <HAL_RCC_OscConfig+0x470>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f0      	bne.n	8003e78 <HAL_RCC_OscConfig+0x444>
 8003e96:	e03d      	b.n	8003f14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d107      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e038      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	40007000 	.word	0x40007000
 8003eac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f20 <HAL_RCC_OscConfig+0x4ec>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d028      	beq.n	8003f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d121      	bne.n	8003f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d11a      	bne.n	8003f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ee6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d111      	bne.n	8003f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d107      	bne.n	8003f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40023800 	.word	0x40023800

08003f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0cc      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f38:	4b68      	ldr	r3, [pc, #416]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d90c      	bls.n	8003f60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f46:	4b65      	ldr	r3, [pc, #404]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4e:	4b63      	ldr	r3, [pc, #396]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0b8      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d020      	beq.n	8003fae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f78:	4b59      	ldr	r3, [pc, #356]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	4a58      	ldr	r2, [pc, #352]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f90:	4b53      	ldr	r3, [pc, #332]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	4a52      	ldr	r2, [pc, #328]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f9c:	4b50      	ldr	r3, [pc, #320]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	494d      	ldr	r1, [pc, #308]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d044      	beq.n	8004044 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc2:	4b47      	ldr	r3, [pc, #284]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d119      	bne.n	8004002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e07f      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fde:	2b03      	cmp	r3, #3
 8003fe0:	d107      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d109      	bne.n	8004002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e06f      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ff2:	4b3b      	ldr	r3, [pc, #236]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e067      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004002:	4b37      	ldr	r3, [pc, #220]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f023 0203 	bic.w	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	4934      	ldr	r1, [pc, #208]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004010:	4313      	orrs	r3, r2
 8004012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004014:	f7fe fcde 	bl	80029d4 <HAL_GetTick>
 8004018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401a:	e00a      	b.n	8004032 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401c:	f7fe fcda 	bl	80029d4 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402a:	4293      	cmp	r3, r2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e04f      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004032:	4b2b      	ldr	r3, [pc, #172]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 020c 	and.w	r2, r3, #12
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	429a      	cmp	r2, r3
 8004042:	d1eb      	bne.n	800401c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004044:	4b25      	ldr	r3, [pc, #148]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	429a      	cmp	r2, r3
 8004050:	d20c      	bcs.n	800406c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004052:	4b22      	ldr	r3, [pc, #136]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800405a:	4b20      	ldr	r3, [pc, #128]	@ (80040dc <HAL_RCC_ClockConfig+0x1b8>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	429a      	cmp	r2, r3
 8004066:	d001      	beq.n	800406c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e032      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004078:	4b19      	ldr	r3, [pc, #100]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4916      	ldr	r1, [pc, #88]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004096:	4b12      	ldr	r3, [pc, #72]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	490e      	ldr	r1, [pc, #56]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040aa:	f000 f821 	bl	80040f0 <HAL_RCC_GetSysClockFreq>
 80040ae:	4602      	mov	r2, r0
 80040b0:	4b0b      	ldr	r3, [pc, #44]	@ (80040e0 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	091b      	lsrs	r3, r3, #4
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	490a      	ldr	r1, [pc, #40]	@ (80040e4 <HAL_RCC_ClockConfig+0x1c0>)
 80040bc:	5ccb      	ldrb	r3, [r1, r3]
 80040be:	fa22 f303 	lsr.w	r3, r2, r3
 80040c2:	4a09      	ldr	r2, [pc, #36]	@ (80040e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80040c6:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_ClockConfig+0x1c8>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fc3e 	bl	800294c <HAL_InitTick>

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40023c00 	.word	0x40023c00
 80040e0:	40023800 	.word	0x40023800
 80040e4:	080139a8 	.word	0x080139a8
 80040e8:	20000010 	.word	0x20000010
 80040ec:	20000024 	.word	0x20000024

080040f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040f4:	b090      	sub	sp, #64	@ 0x40
 80040f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004108:	4b59      	ldr	r3, [pc, #356]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f003 030c 	and.w	r3, r3, #12
 8004110:	2b08      	cmp	r3, #8
 8004112:	d00d      	beq.n	8004130 <HAL_RCC_GetSysClockFreq+0x40>
 8004114:	2b08      	cmp	r3, #8
 8004116:	f200 80a1 	bhi.w	800425c <HAL_RCC_GetSysClockFreq+0x16c>
 800411a:	2b00      	cmp	r3, #0
 800411c:	d002      	beq.n	8004124 <HAL_RCC_GetSysClockFreq+0x34>
 800411e:	2b04      	cmp	r3, #4
 8004120:	d003      	beq.n	800412a <HAL_RCC_GetSysClockFreq+0x3a>
 8004122:	e09b      	b.n	800425c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004124:	4b53      	ldr	r3, [pc, #332]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x184>)
 8004126:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004128:	e09b      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800412a:	4b53      	ldr	r3, [pc, #332]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x188>)
 800412c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800412e:	e098      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004130:	4b4f      	ldr	r3, [pc, #316]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004138:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800413a:	4b4d      	ldr	r3, [pc, #308]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d028      	beq.n	8004198 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004146:	4b4a      	ldr	r3, [pc, #296]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	099b      	lsrs	r3, r3, #6
 800414c:	2200      	movs	r2, #0
 800414e:	623b      	str	r3, [r7, #32]
 8004150:	627a      	str	r2, [r7, #36]	@ 0x24
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004158:	2100      	movs	r1, #0
 800415a:	4b47      	ldr	r3, [pc, #284]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x188>)
 800415c:	fb03 f201 	mul.w	r2, r3, r1
 8004160:	2300      	movs	r3, #0
 8004162:	fb00 f303 	mul.w	r3, r0, r3
 8004166:	4413      	add	r3, r2
 8004168:	4a43      	ldr	r2, [pc, #268]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x188>)
 800416a:	fba0 1202 	umull	r1, r2, r0, r2
 800416e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004170:	460a      	mov	r2, r1
 8004172:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004174:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004176:	4413      	add	r3, r2
 8004178:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800417a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800417c:	2200      	movs	r2, #0
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	61fa      	str	r2, [r7, #28]
 8004182:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004186:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800418a:	f7fc f881 	bl	8000290 <__aeabi_uldivmod>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	4613      	mov	r3, r2
 8004194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004196:	e053      	b.n	8004240 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004198:	4b35      	ldr	r3, [pc, #212]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	099b      	lsrs	r3, r3, #6
 800419e:	2200      	movs	r2, #0
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	617a      	str	r2, [r7, #20]
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80041aa:	f04f 0b00 	mov.w	fp, #0
 80041ae:	4652      	mov	r2, sl
 80041b0:	465b      	mov	r3, fp
 80041b2:	f04f 0000 	mov.w	r0, #0
 80041b6:	f04f 0100 	mov.w	r1, #0
 80041ba:	0159      	lsls	r1, r3, #5
 80041bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041c0:	0150      	lsls	r0, r2, #5
 80041c2:	4602      	mov	r2, r0
 80041c4:	460b      	mov	r3, r1
 80041c6:	ebb2 080a 	subs.w	r8, r2, sl
 80041ca:	eb63 090b 	sbc.w	r9, r3, fp
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041e2:	ebb2 0408 	subs.w	r4, r2, r8
 80041e6:	eb63 0509 	sbc.w	r5, r3, r9
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	00eb      	lsls	r3, r5, #3
 80041f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041f8:	00e2      	lsls	r2, r4, #3
 80041fa:	4614      	mov	r4, r2
 80041fc:	461d      	mov	r5, r3
 80041fe:	eb14 030a 	adds.w	r3, r4, sl
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	eb45 030b 	adc.w	r3, r5, fp
 8004208:	607b      	str	r3, [r7, #4]
 800420a:	f04f 0200 	mov.w	r2, #0
 800420e:	f04f 0300 	mov.w	r3, #0
 8004212:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004216:	4629      	mov	r1, r5
 8004218:	028b      	lsls	r3, r1, #10
 800421a:	4621      	mov	r1, r4
 800421c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004220:	4621      	mov	r1, r4
 8004222:	028a      	lsls	r2, r1, #10
 8004224:	4610      	mov	r0, r2
 8004226:	4619      	mov	r1, r3
 8004228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800422a:	2200      	movs	r2, #0
 800422c:	60bb      	str	r3, [r7, #8]
 800422e:	60fa      	str	r2, [r7, #12]
 8004230:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004234:	f7fc f82c 	bl	8000290 <__aeabi_uldivmod>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4613      	mov	r3, r2
 800423e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004240:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x180>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	0c1b      	lsrs	r3, r3, #16
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	3301      	adds	r3, #1
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004250:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004254:	fbb2 f3f3 	udiv	r3, r2, r3
 8004258:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800425a:	e002      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800425c:	4b05      	ldr	r3, [pc, #20]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x184>)
 800425e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004264:	4618      	mov	r0, r3
 8004266:	3740      	adds	r7, #64	@ 0x40
 8004268:	46bd      	mov	sp, r7
 800426a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426e:	bf00      	nop
 8004270:	40023800 	.word	0x40023800
 8004274:	00f42400 	.word	0x00f42400
 8004278:	017d7840 	.word	0x017d7840

0800427c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004280:	4b03      	ldr	r3, [pc, #12]	@ (8004290 <HAL_RCC_GetHCLKFreq+0x14>)
 8004282:	681b      	ldr	r3, [r3, #0]
}
 8004284:	4618      	mov	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	20000010 	.word	0x20000010

08004294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004298:	f7ff fff0 	bl	800427c <HAL_RCC_GetHCLKFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	0a9b      	lsrs	r3, r3, #10
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	4903      	ldr	r1, [pc, #12]	@ (80042b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40023800 	.word	0x40023800
 80042b8:	080139b8 	.word	0x080139b8

080042bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042c0:	f7ff ffdc 	bl	800427c <HAL_RCC_GetHCLKFreq>
 80042c4:	4602      	mov	r2, r0
 80042c6:	4b05      	ldr	r3, [pc, #20]	@ (80042dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	0b5b      	lsrs	r3, r3, #13
 80042cc:	f003 0307 	and.w	r3, r3, #7
 80042d0:	4903      	ldr	r1, [pc, #12]	@ (80042e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042d2:	5ccb      	ldrb	r3, [r1, r3]
 80042d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d8:	4618      	mov	r0, r3
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40023800 	.word	0x40023800
 80042e0:	080139b8 	.word	0x080139b8

080042e4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e022      	b.n	800433c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d105      	bne.n	800430e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f7fd fb61 	bl	80019d0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2203      	movs	r2, #3
 8004312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f814 	bl	8004344 <HAL_SD_InitCard>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e00a      	b.n	800433c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3708      	adds	r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004344:	b5b0      	push	{r4, r5, r7, lr}
 8004346:	b08e      	sub	sp, #56	@ 0x38
 8004348:	af04      	add	r7, sp, #16
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800434c:	2300      	movs	r3, #0
 800434e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004358:	2300      	movs	r3, #0
 800435a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800435c:	2300      	movs	r3, #0
 800435e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004360:	2376      	movs	r3, #118	@ 0x76
 8004362:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681d      	ldr	r5, [r3, #0]
 8004368:	466c      	mov	r4, sp
 800436a:	f107 0318 	add.w	r3, r7, #24
 800436e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004372:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004376:	f107 030c 	add.w	r3, r7, #12
 800437a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800437c:	4628      	mov	r0, r5
 800437e:	f004 f975 	bl	800866c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004382:	4b2a      	ldr	r3, [pc, #168]	@ (800442c <HAL_SD_InitCard+0xe8>)
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f004 f9b6 	bl	80086fe <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004392:	4b26      	ldr	r3, [pc, #152]	@ (800442c <HAL_SD_InitCard+0xe8>)
 8004394:	2201      	movs	r2, #1
 8004396:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004398:	2002      	movs	r0, #2
 800439a:	f7fe fb27 	bl	80029ec <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f001 f806 	bl	80053b0 <SD_PowerON>
 80043a4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00b      	beq.n	80043c4 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e02e      	b.n	8004422 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 ff25 	bl	8005214 <SD_InitCard>
 80043ca:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00b      	beq.n	80043ea <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e01b      	b.n	8004422 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043f2:	4618      	mov	r0, r3
 80043f4:	f004 fa15 	bl	8008822 <SDMMC_CmdBlockLength>
 80043f8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00f      	beq.n	8004420 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a0a      	ldr	r2, [pc, #40]	@ (8004430 <HAL_SD_InitCard+0xec>)
 8004406:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3728      	adds	r7, #40	@ 0x28
 8004426:	46bd      	mov	sp, r7
 8004428:	bdb0      	pop	{r4, r5, r7, pc}
 800442a:	bf00      	nop
 800442c:	422580a0 	.word	0x422580a0
 8004430:	004005ff 	.word	0x004005ff

08004434 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08c      	sub	sp, #48	@ 0x30
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d107      	bne.n	800445c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004450:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0c0      	b.n	80045de <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	f040 80b9 	bne.w	80045dc <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004470:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	441a      	add	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	429a      	cmp	r2, r3
 800447c:	d907      	bls.n	800448e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004482:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e0a7      	b.n	80045de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2203      	movs	r2, #3
 8004492:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2200      	movs	r2, #0
 800449c:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80044ac:	f043 0302 	orr.w	r3, r3, #2
 80044b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	4a4c      	ldr	r2, [pc, #304]	@ (80045e8 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80044b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	4a4b      	ldr	r2, [pc, #300]	@ (80045ec <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80044c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	2200      	movs	r2, #0
 80044c8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	2200      	movs	r2, #0
 80044d0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3380      	adds	r3, #128	@ 0x80
 80044f8:	4619      	mov	r1, r3
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	025b      	lsls	r3, r3, #9
 8004500:	089b      	lsrs	r3, r3, #2
 8004502:	f7fe fc57 	bl	8002db4 <HAL_DMA_Start_IT>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d017      	beq.n	800453c <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800451a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a33      	ldr	r2, [pc, #204]	@ (80045f0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8004522:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004528:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e050      	b.n	80045de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800453c:	4b2d      	ldr	r3, [pc, #180]	@ (80045f4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	2b01      	cmp	r3, #1
 8004548:	d002      	beq.n	8004550 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	025b      	lsls	r3, r3, #9
 800454e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004550:	f04f 33ff 	mov.w	r3, #4294967295
 8004554:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	025b      	lsls	r3, r3, #9
 800455a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800455c:	2390      	movs	r3, #144	@ 0x90
 800455e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004560:	2302      	movs	r3, #2
 8004562:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004564:	2300      	movs	r3, #0
 8004566:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004568:	2301      	movs	r3, #1
 800456a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f107 0210 	add.w	r2, r7, #16
 8004574:	4611      	mov	r1, r2
 8004576:	4618      	mov	r0, r3
 8004578:	f004 f927 	bl	80087ca <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d90a      	bls.n	8004598 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2282      	movs	r2, #130	@ 0x82
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800458e:	4618      	mov	r0, r3
 8004590:	f004 f98b 	bl	80088aa <SDMMC_CmdReadMultiBlock>
 8004594:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004596:	e009      	b.n	80045ac <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2281      	movs	r2, #129	@ 0x81
 800459c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045a4:	4618      	mov	r0, r3
 80045a6:	f004 f95e 	bl	8008866 <SDMMC_CmdReadSingleBlock>
 80045aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80045ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d012      	beq.n	80045d8 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a0e      	ldr	r2, [pc, #56]	@ (80045f0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80045b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c0:	431a      	orrs	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e002      	b.n	80045de <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	e000      	b.n	80045de <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80045dc:	2302      	movs	r3, #2
  }
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3730      	adds	r7, #48	@ 0x30
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	08005023 	.word	0x08005023
 80045ec:	08005095 	.word	0x08005095
 80045f0:	004005ff 	.word	0x004005ff
 80045f4:	4225858c 	.word	0x4225858c

080045f8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08c      	sub	sp, #48	@ 0x30
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
 8004604:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d107      	bne.n	8004620 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004614:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e0c5      	b.n	80047ac <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b01      	cmp	r3, #1
 800462a:	f040 80be 	bne.w	80047aa <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	441a      	add	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463e:	429a      	cmp	r2, r3
 8004640:	d907      	bls.n	8004652 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004646:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e0ac      	b.n	80047ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2203      	movs	r2, #3
 8004656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2200      	movs	r2, #0
 8004660:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8004670:	f043 0302 	orr.w	r3, r3, #2
 8004674:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467a:	4a4e      	ldr	r2, [pc, #312]	@ (80047b4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800467c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004682:	4a4d      	ldr	r2, [pc, #308]	@ (80047b8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004684:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468a:	2200      	movs	r2, #0
 800468c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	2b01      	cmp	r3, #1
 8004694:	d002      	beq.n	800469c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8004696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004698:	025b      	lsls	r3, r3, #9
 800469a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d90a      	bls.n	80046b8 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	22a0      	movs	r2, #160	@ 0xa0
 80046a6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ae:	4618      	mov	r0, r3
 80046b0:	f004 f93f 	bl	8008932 <SDMMC_CmdWriteMultiBlock>
 80046b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80046b6:	e009      	b.n	80046cc <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2290      	movs	r2, #144	@ 0x90
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046c4:	4618      	mov	r0, r3
 80046c6:	f004 f912 	bl	80088ee <SDMMC_CmdWriteSingleBlock>
 80046ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80046cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d012      	beq.n	80046f8 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a39      	ldr	r2, [pc, #228]	@ (80047bc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80046d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e0:	431a      	orrs	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e059      	b.n	80047ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80046f8:	4b31      	ldr	r3, [pc, #196]	@ (80047c0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80046fa:	2201      	movs	r2, #1
 80046fc:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004726:	68b9      	ldr	r1, [r7, #8]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3380      	adds	r3, #128	@ 0x80
 800472e:	461a      	mov	r2, r3
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	025b      	lsls	r3, r3, #9
 8004734:	089b      	lsrs	r3, r3, #2
 8004736:	f7fe fb3d 	bl	8002db4 <HAL_DMA_Start_IT>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d01c      	beq.n	800477a <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 800474e:	f023 0302 	bic.w	r3, r3, #2
 8004752:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a18      	ldr	r2, [pc, #96]	@ (80047bc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800475a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004760:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e018      	b.n	80047ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800477a:	f04f 33ff 	mov.w	r3, #4294967295
 800477e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	025b      	lsls	r3, r3, #9
 8004784:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004786:	2390      	movs	r3, #144	@ 0x90
 8004788:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800478e:	2300      	movs	r3, #0
 8004790:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004792:	2301      	movs	r3, #1
 8004794:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f107 0210 	add.w	r2, r7, #16
 800479e:	4611      	mov	r1, r2
 80047a0:	4618      	mov	r0, r3
 80047a2:	f004 f812 	bl	80087ca <SDIO_ConfigData>

      return HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e000      	b.n	80047ac <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80047aa:	2302      	movs	r3, #2
  }
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3730      	adds	r7, #48	@ 0x30
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	08004ff9 	.word	0x08004ff9
 80047b8:	08005095 	.word	0x08005095
 80047bc:	004005ff 	.word	0x004005ff
 80047c0:	4225858c 	.word	0x4225858c

080047c4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <HAL_SD_IRQHandler+0x2e>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f003 0308 	and.w	r3, r3, #8
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f001 f806 	bl	80057fc <SD_Read_IT>
 80047f0:	e165      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 808f 	beq.w	8004920 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800480a:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6812      	ldr	r2, [r2, #0]
 8004816:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 800481a:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800481e:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0201 	bic.w	r2, r2, #1
 800482e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f003 0308 	and.w	r3, r3, #8
 8004836:	2b00      	cmp	r3, #0
 8004838:	d039      	beq.n	80048ae <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d104      	bne.n	800484e <HAL_SD_IRQHandler+0x8a>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d011      	beq.n	8004872 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f004 f890 	bl	8008978 <SDMMC_CmdStopTransfer>
 8004858:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d008      	beq.n	8004872 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	431a      	orrs	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7fc ffd7 	bl	8001820 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f240 523a 	movw	r2, #1338	@ 0x53a
 800487a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d104      	bne.n	800489e <HAL_SD_IRQHandler+0xda>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7fc ffae 	bl	8001800 <HAL_SD_RxCpltCallback>
 80048a4:	e10b      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fc ff9a 	bl	80017e0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80048ac:	e107      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 8102 	beq.w	8004abe <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d011      	beq.n	80048e8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4618      	mov	r0, r3
 80048ca:	f004 f855 	bl	8008978 <SDMMC_CmdStopTransfer>
 80048ce:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d008      	beq.n	80048e8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	431a      	orrs	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fc ff9c 	bl	8001820 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f040 80e5 	bne.w	8004abe <HAL_SD_IRQHandler+0x2fa>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f040 80df 	bne.w	8004abe <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0208 	bic.w	r2, r2, #8
 800490e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f7fc ff61 	bl	80017e0 <HAL_SD_TxCpltCallback>
}
 800491e:	e0ce      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d008      	beq.n	8004940 <HAL_SD_IRQHandler+0x17c>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 ffb0 	bl	800589e <SD_Write_IT>
 800493e:	e0be      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004946:	f240 233a 	movw	r3, #570	@ 0x23a
 800494a:	4013      	ands	r3, r2
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 80b6 	beq.w	8004abe <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004964:	f043 0202 	orr.w	r2, r3, #2
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497e:	f043 0208 	orr.w	r2, r3, #8
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004998:	f043 0220 	orr.w	r2, r3, #32
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a6:	f003 0310 	and.w	r3, r3, #16
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b2:	f043 0210 	orr.w	r2, r3, #16
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d005      	beq.n	80049d4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049cc:	f043 0208 	orr.w	r2, r3, #8
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f240 723a 	movw	r2, #1850	@ 0x73a
 80049dc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6812      	ldr	r2, [r2, #0]
 80049e8:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80049ec:	f023 0302 	bic.w	r3, r3, #2
 80049f0:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f003 ffbe 	bl	8008978 <SDMMC_CmdStopTransfer>
 80049fc:	4602      	mov	r2, r0
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7fc fefd 	bl	8001820 <HAL_SD_ErrorCallback>
}
 8004a26:	e04a      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d045      	beq.n	8004abe <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f003 0310 	and.w	r3, r3, #16
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <HAL_SD_IRQHandler+0x282>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d011      	beq.n	8004a6a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac8 <HAL_SD_IRQHandler+0x304>)
 8004a4c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fe fa76 	bl	8002f44 <HAL_DMA_Abort_IT>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d02f      	beq.n	8004abe <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fb68 	bl	8005138 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a68:	e029      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d104      	bne.n	8004a7e <HAL_SD_IRQHandler+0x2ba>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d011      	beq.n	8004aa2 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	4a12      	ldr	r2, [pc, #72]	@ (8004acc <HAL_SD_IRQHandler+0x308>)
 8004a84:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7fe fa5a 	bl	8002f44 <HAL_DMA_Abort_IT>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d013      	beq.n	8004abe <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fb83 	bl	80051a6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004aa0:	e00d      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f80a 	bl	8004ad0 <HAL_SD_AbortCallback>
}
 8004abc:	e7ff      	b.n	8004abe <HAL_SD_IRQHandler+0x2fa>
 8004abe:	bf00      	nop
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	08005139 	.word	0x08005139
 8004acc:	080051a7 	.word	0x080051a7

08004ad0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af2:	0f9b      	lsrs	r3, r3, #30
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004afe:	0e9b      	lsrs	r3, r3, #26
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b10:	0e1b      	lsrs	r3, r3, #24
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b2e:	0a1b      	lsrs	r3, r3, #8
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b44:	0d1b      	lsrs	r3, r3, #20
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b50:	0c1b      	lsrs	r3, r3, #16
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	f003 030f 	and.w	r3, r3, #15
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b62:	0bdb      	lsrs	r3, r3, #15
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b74:	0b9b      	lsrs	r3, r3, #14
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b86:	0b5b      	lsrs	r3, r3, #13
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b98:	0b1b      	lsrs	r3, r3, #12
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d163      	bne.n	8004c7c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bb8:	009a      	lsls	r2, r3, #2
 8004bba:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004bc4:	0f92      	lsrs	r2, r2, #30
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bd0:	0edb      	lsrs	r3, r3, #27
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004be2:	0e1b      	lsrs	r3, r3, #24
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bf4:	0d5b      	lsrs	r3, r3, #21
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c06:	0c9b      	lsrs	r3, r3, #18
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c18:	0bdb      	lsrs	r3, r3, #15
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	7e1b      	ldrb	r3, [r3, #24]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004c46:	fb03 f202 	mul.w	r2, r3, r2
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	7a1b      	ldrb	r3, [r3, #8]
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	f003 030f 	and.w	r3, r3, #15
 8004c58:	2201      	movs	r2, #1
 8004c5a:	409a      	lsls	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004c68:	0a52      	lsrs	r2, r2, #9
 8004c6a:	fb03 f202 	mul.w	r2, r3, r2
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c78:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c7a:	e031      	b.n	8004ce0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d11d      	bne.n	8004cc0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c88:	041b      	lsls	r3, r3, #16
 8004c8a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c92:	0c1b      	lsrs	r3, r3, #16
 8004c94:	431a      	orrs	r2, r3
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	029a      	lsls	r2, r3, #10
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cb4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	661a      	str	r2, [r3, #96]	@ 0x60
 8004cbe:	e00f      	b.n	8004ce0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a58      	ldr	r2, [pc, #352]	@ (8004e28 <HAL_SD_GetCardCSD+0x344>)
 8004cc6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ccc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e09d      	b.n	8004e1c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ce4:	0b9b      	lsrs	r3, r3, #14
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cf6:	09db      	lsrs	r3, r3, #7
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d0e:	b2da      	uxtb	r2, r3
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d18:	0fdb      	lsrs	r3, r3, #31
 8004d1a:	b2da      	uxtb	r2, r3
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d24:	0f5b      	lsrs	r3, r3, #29
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	f003 0303 	and.w	r3, r3, #3
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d36:	0e9b      	lsrs	r3, r3, #26
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d48:	0d9b      	lsrs	r3, r3, #22
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	f003 030f 	and.w	r3, r3, #15
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5a:	0d5b      	lsrs	r3, r3, #21
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d76:	0c1b      	lsrs	r3, r3, #16
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d8a:	0bdb      	lsrs	r3, r3, #15
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9e:	0b9b      	lsrs	r3, r3, #14
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db2:	0b5b      	lsrs	r3, r3, #13
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc6:	0b1b      	lsrs	r3, r3, #12
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dda:	0a9b      	lsrs	r3, r3, #10
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	f003 0303 	and.w	r3, r3, #3
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dee:	0a1b      	lsrs	r3, r3, #8
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e02:	085b      	lsrs	r3, r3, #1
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	004005ff 	.word	0x004005ff

08004e2c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004e84:	b5b0      	push	{r4, r5, r7, lr}
 8004e86:	b08e      	sub	sp, #56	@ 0x38
 8004e88:	af04      	add	r7, sp, #16
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2203      	movs	r2, #3
 8004e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d02e      	beq.n	8004f02 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eaa:	d106      	bne.n	8004eba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	639a      	str	r2, [r3, #56]	@ 0x38
 8004eb8:	e029      	b.n	8004f0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec0:	d10a      	bne.n	8004ed8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 fb2a 	bl	800551c <SD_WideBus_Enable>
 8004ec8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ed6:	e01a      	b.n	8004f0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10a      	bne.n	8004ef4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fb67 	bl	80055b2 <SD_WideBus_Disable>
 8004ee4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	431a      	orrs	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ef2:	e00c      	b.n	8004f0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f00:	e005      	b.n	8004f0e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00b      	beq.n	8004f2e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a26      	ldr	r2, [pc, #152]	@ (8004fb4 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f2c:	e01f      	b.n	8004f6e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681d      	ldr	r5, [r3, #0]
 8004f54:	466c      	mov	r4, sp
 8004f56:	f107 0314 	add.w	r3, r7, #20
 8004f5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f62:	f107 0308 	add.w	r3, r7, #8
 8004f66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f68:	4628      	mov	r0, r5
 8004f6a:	f003 fb7f 	bl	800866c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004f76:	4618      	mov	r0, r3
 8004f78:	f003 fc53 	bl	8008822 <SDMMC_CmdBlockLength>
 8004f7c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00c      	beq.n	8004f9e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb4 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004f8a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3728      	adds	r7, #40	@ 0x28
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bdb0      	pop	{r4, r5, r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	004005ff 	.word	0x004005ff

08004fb8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004fc4:	f107 030c 	add.w	r3, r7, #12
 8004fc8:	4619      	mov	r1, r3
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 fa7e 	bl	80054cc <SD_SendStatus>
 8004fd0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	431a      	orrs	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	0a5b      	lsrs	r3, r3, #9
 8004fe8:	f003 030f 	and.w	r3, r3, #15
 8004fec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004fee:	693b      	ldr	r3, [r7, #16]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005004:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005014:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005016:	bf00      	nop
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b084      	sub	sp, #16
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	2b82      	cmp	r3, #130	@ 0x82
 8005036:	d111      	bne.n	800505c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4618      	mov	r0, r3
 800503e:	f003 fc9b 	bl	8008978 <SDMMC_CmdStopTransfer>
 8005042:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d008      	beq.n	800505c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	431a      	orrs	r2, r3
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f7fc fbe2 	bl	8001820 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0208 	bic.w	r2, r2, #8
 800506a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005074:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7fc fbbb 	bl	8001800 <HAL_SD_RxCpltCallback>
#endif
}
 800508a:	bf00      	nop
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fe f8fa 	bl	800329c <HAL_DMA_GetError>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d03e      	beq.n	800512c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d002      	beq.n	80050ca <SD_DMAError+0x36>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d12d      	bne.n	8005126 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a19      	ldr	r2, [pc, #100]	@ (8005134 <SD_DMAError+0xa0>)
 80050d0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80050e0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80050ee:	6978      	ldr	r0, [r7, #20]
 80050f0:	f7ff ff62 	bl	8004fb8 <HAL_SD_GetCardState>
 80050f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b06      	cmp	r3, #6
 80050fa:	d002      	beq.n	8005102 <SD_DMAError+0x6e>
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	2b05      	cmp	r3, #5
 8005100:	d10a      	bne.n	8005118 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f003 fc36 	bl	8008978 <SDMMC_CmdStopTransfer>
 800510c:	4602      	mov	r2, r0
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005112:	431a      	orrs	r2, r3
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2200      	movs	r2, #0
 8005124:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005126:	6978      	ldr	r0, [r7, #20]
 8005128:	f7fc fb7a 	bl	8001820 <HAL_SD_ErrorCallback>
#endif
  }
}
 800512c:	bf00      	nop
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	004005ff 	.word	0x004005ff

08005138 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005144:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800514e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f7ff ff31 	bl	8004fb8 <HAL_SD_GetCardState>
 8005156:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	2b06      	cmp	r3, #6
 800516a:	d002      	beq.n	8005172 <SD_DMATxAbort+0x3a>
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2b05      	cmp	r3, #5
 8005170:	d10a      	bne.n	8005188 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f003 fbfe 	bl	8008978 <SDMMC_CmdStopTransfer>
 800517c:	4602      	mov	r2, r0
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005182:	431a      	orrs	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518c:	2b00      	cmp	r3, #0
 800518e:	d103      	bne.n	8005198 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7ff fc9d 	bl	8004ad0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005196:	e002      	b.n	800519e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f7fc fb41 	bl	8001820 <HAL_SD_ErrorCallback>
}
 800519e:	bf00      	nop
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b084      	sub	sp, #16
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80051bc:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80051be:	68f8      	ldr	r0, [r7, #12]
 80051c0:	f7ff fefa 	bl	8004fb8 <HAL_SD_GetCardState>
 80051c4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b06      	cmp	r3, #6
 80051d8:	d002      	beq.n	80051e0 <SD_DMARxAbort+0x3a>
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	2b05      	cmp	r3, #5
 80051de:	d10a      	bne.n	80051f6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f003 fbc7 	bl	8008978 <SDMMC_CmdStopTransfer>
 80051ea:	4602      	mov	r2, r0
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f0:	431a      	orrs	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d103      	bne.n	8005206 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f7ff fc66 	bl	8004ad0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005204:	e002      	b.n	800520c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7fc fb0a 	bl	8001820 <HAL_SD_ErrorCallback>
}
 800520c:	bf00      	nop
 800520e:	3710      	adds	r7, #16
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005214:	b5b0      	push	{r4, r5, r7, lr}
 8005216:	b094      	sub	sp, #80	@ 0x50
 8005218:	af04      	add	r7, sp, #16
 800521a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800521c:	2301      	movs	r3, #1
 800521e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4618      	mov	r0, r3
 8005226:	f003 fa78 	bl	800871a <SDIO_GetPowerState>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d102      	bne.n	8005236 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005230:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005234:	e0b8      	b.n	80053a8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523a:	2b03      	cmp	r3, #3
 800523c:	d02f      	beq.n	800529e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4618      	mov	r0, r3
 8005244:	f003 fca2 	bl	8008b8c <SDMMC_CmdSendCID>
 8005248:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800524a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <SD_InitCard+0x40>
    {
      return errorstate;
 8005250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005252:	e0a9      	b.n	80053a8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2100      	movs	r1, #0
 800525a:	4618      	mov	r0, r3
 800525c:	f003 faa2 	bl	80087a4 <SDIO_GetResponse>
 8005260:	4602      	mov	r2, r0
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2104      	movs	r1, #4
 800526c:	4618      	mov	r0, r3
 800526e:	f003 fa99 	bl	80087a4 <SDIO_GetResponse>
 8005272:	4602      	mov	r2, r0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2108      	movs	r1, #8
 800527e:	4618      	mov	r0, r3
 8005280:	f003 fa90 	bl	80087a4 <SDIO_GetResponse>
 8005284:	4602      	mov	r2, r0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	210c      	movs	r1, #12
 8005290:	4618      	mov	r0, r3
 8005292:	f003 fa87 	bl	80087a4 <SDIO_GetResponse>
 8005296:	4602      	mov	r2, r0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	2b03      	cmp	r3, #3
 80052a4:	d00d      	beq.n	80052c2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f107 020e 	add.w	r2, r7, #14
 80052ae:	4611      	mov	r1, r2
 80052b0:	4618      	mov	r0, r3
 80052b2:	f003 fca8 	bl	8008c06 <SDMMC_CmdSetRelAdd>
 80052b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <SD_InitCard+0xae>
    {
      return errorstate;
 80052be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052c0:	e072      	b.n	80053a8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c6:	2b03      	cmp	r3, #3
 80052c8:	d036      	beq.n	8005338 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80052ca:	89fb      	ldrh	r3, [r7, #14]
 80052cc:	461a      	mov	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052da:	041b      	lsls	r3, r3, #16
 80052dc:	4619      	mov	r1, r3
 80052de:	4610      	mov	r0, r2
 80052e0:	f003 fc72 	bl	8008bc8 <SDMMC_CmdSendCSD>
 80052e4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80052ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052ee:	e05b      	b.n	80053a8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2100      	movs	r1, #0
 80052f6:	4618      	mov	r0, r3
 80052f8:	f003 fa54 	bl	80087a4 <SDIO_GetResponse>
 80052fc:	4602      	mov	r2, r0
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2104      	movs	r1, #4
 8005308:	4618      	mov	r0, r3
 800530a:	f003 fa4b 	bl	80087a4 <SDIO_GetResponse>
 800530e:	4602      	mov	r2, r0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2108      	movs	r1, #8
 800531a:	4618      	mov	r0, r3
 800531c:	f003 fa42 	bl	80087a4 <SDIO_GetResponse>
 8005320:	4602      	mov	r2, r0
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	210c      	movs	r1, #12
 800532c:	4618      	mov	r0, r3
 800532e:	f003 fa39 	bl	80087a4 <SDIO_GetResponse>
 8005332:	4602      	mov	r2, r0
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2104      	movs	r1, #4
 800533e:	4618      	mov	r0, r3
 8005340:	f003 fa30 	bl	80087a4 <SDIO_GetResponse>
 8005344:	4603      	mov	r3, r0
 8005346:	0d1a      	lsrs	r2, r3, #20
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800534c:	f107 0310 	add.w	r3, r7, #16
 8005350:	4619      	mov	r1, r3
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f7ff fbc6 	bl	8004ae4 <HAL_SD_GetCardCSD>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800535e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005362:	e021      	b.n	80053a8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6819      	ldr	r1, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536c:	041b      	lsls	r3, r3, #16
 800536e:	2200      	movs	r2, #0
 8005370:	461c      	mov	r4, r3
 8005372:	4615      	mov	r5, r2
 8005374:	4622      	mov	r2, r4
 8005376:	462b      	mov	r3, r5
 8005378:	4608      	mov	r0, r1
 800537a:	f003 fb1f 	bl	80089bc <SDMMC_CmdSelDesel>
 800537e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <SD_InitCard+0x176>
  {
    return errorstate;
 8005386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005388:	e00e      	b.n	80053a8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681d      	ldr	r5, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	466c      	mov	r4, sp
 8005392:	f103 0210 	add.w	r2, r3, #16
 8005396:	ca07      	ldmia	r2, {r0, r1, r2}
 8005398:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800539c:	3304      	adds	r3, #4
 800539e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053a0:	4628      	mov	r0, r5
 80053a2:	f003 f963 	bl	800866c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3740      	adds	r7, #64	@ 0x40
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bdb0      	pop	{r4, r5, r7, pc}

080053b0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]
 80053c0:	2300      	movs	r3, #0
 80053c2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f003 fb1a 	bl	8008a02 <SDMMC_CmdGoIdleState>
 80053ce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <SD_PowerON+0x2a>
  {
    return errorstate;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	e072      	b.n	80054c0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	f003 fb2d 	bl	8008a3e <SDMMC_CmdOperCond>
 80053e4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00d      	beq.n	8005408 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f003 fb03 	bl	8008a02 <SDMMC_CmdGoIdleState>
 80053fc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <SD_PowerON+0x5e>
    {
      return errorstate;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	e05b      	b.n	80054c0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005412:	2b01      	cmp	r3, #1
 8005414:	d137      	bne.n	8005486 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2100      	movs	r1, #0
 800541c:	4618      	mov	r0, r3
 800541e:	f003 fb2d 	bl	8008a7c <SDMMC_CmdAppCommand>
 8005422:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d02d      	beq.n	8005486 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800542a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800542e:	e047      	b.n	80054c0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2100      	movs	r1, #0
 8005436:	4618      	mov	r0, r3
 8005438:	f003 fb20 	bl	8008a7c <SDMMC_CmdAppCommand>
 800543c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <SD_PowerON+0x98>
    {
      return errorstate;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	e03b      	b.n	80054c0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	491e      	ldr	r1, [pc, #120]	@ (80054c8 <SD_PowerON+0x118>)
 800544e:	4618      	mov	r0, r3
 8005450:	f003 fb36 	bl	8008ac0 <SDMMC_CmdAppOperCommand>
 8005454:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d002      	beq.n	8005462 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800545c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005460:	e02e      	b.n	80054c0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2100      	movs	r1, #0
 8005468:	4618      	mov	r0, r3
 800546a:	f003 f99b 	bl	80087a4 <SDIO_GetResponse>
 800546e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	0fdb      	lsrs	r3, r3, #31
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <SD_PowerON+0xcc>
 8005478:	2301      	movs	r3, #1
 800547a:	e000      	b.n	800547e <SD_PowerON+0xce>
 800547c:	2300      	movs	r3, #0
 800547e:	613b      	str	r3, [r7, #16]

    count++;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	3301      	adds	r3, #1
 8005484:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800548c:	4293      	cmp	r3, r2
 800548e:	d802      	bhi.n	8005496 <SD_PowerON+0xe6>
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0cc      	beq.n	8005430 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800549c:	4293      	cmp	r3, r2
 800549e:	d902      	bls.n	80054a6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80054a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80054a4:	e00c      	b.n	80054c0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80054b6:	e002      	b.n	80054be <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3718      	adds	r7, #24
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	c1100000 	.word	0xc1100000

080054cc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d102      	bne.n	80054e2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80054dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054e0:	e018      	b.n	8005514 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ea:	041b      	lsls	r3, r3, #16
 80054ec:	4619      	mov	r1, r3
 80054ee:	4610      	mov	r0, r2
 80054f0:	f003 fbaa 	bl	8008c48 <SDMMC_CmdSendStatus>
 80054f4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <SD_SendStatus+0x34>
  {
    return errorstate;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	e009      	b.n	8005514 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2100      	movs	r1, #0
 8005506:	4618      	mov	r0, r3
 8005508:	f003 f94c 	bl	80087a4 <SDIO_GetResponse>
 800550c:	4602      	mov	r2, r0
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	2300      	movs	r3, #0
 800552a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f003 f936 	bl	80087a4 <SDIO_GetResponse>
 8005538:	4603      	mov	r3, r0
 800553a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005542:	d102      	bne.n	800554a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005544:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005548:	e02f      	b.n	80055aa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800554a:	f107 030c 	add.w	r3, r7, #12
 800554e:	4619      	mov	r1, r3
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f879 	bl	8005648 <SD_FindSCR>
 8005556:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	e023      	b.n	80055aa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d01c      	beq.n	80055a6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005574:	041b      	lsls	r3, r3, #16
 8005576:	4619      	mov	r1, r3
 8005578:	4610      	mov	r0, r2
 800557a:	f003 fa7f 	bl	8008a7c <SDMMC_CmdAppCommand>
 800557e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	e00f      	b.n	80055aa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2102      	movs	r1, #2
 8005590:	4618      	mov	r0, r3
 8005592:	f003 fab8 	bl	8008b06 <SDMMC_CmdBusWidth>
 8005596:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	e003      	b.n	80055aa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80055a2:	2300      	movs	r3, #0
 80055a4:	e001      	b.n	80055aa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80055a6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3718      	adds	r7, #24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b086      	sub	sp, #24
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80055ba:	2300      	movs	r3, #0
 80055bc:	60fb      	str	r3, [r7, #12]
 80055be:	2300      	movs	r3, #0
 80055c0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2100      	movs	r1, #0
 80055c8:	4618      	mov	r0, r3
 80055ca:	f003 f8eb 	bl	80087a4 <SDIO_GetResponse>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055d8:	d102      	bne.n	80055e0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80055da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055de:	e02f      	b.n	8005640 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80055e0:	f107 030c 	add.w	r3, r7, #12
 80055e4:	4619      	mov	r1, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f82e 	bl	8005648 <SD_FindSCR>
 80055ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d001      	beq.n	80055f8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	e023      	b.n	8005640 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d01c      	beq.n	800563c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800560a:	041b      	lsls	r3, r3, #16
 800560c:	4619      	mov	r1, r3
 800560e:	4610      	mov	r0, r2
 8005610:	f003 fa34 	bl	8008a7c <SDMMC_CmdAppCommand>
 8005614:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d001      	beq.n	8005620 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	e00f      	b.n	8005640 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2100      	movs	r1, #0
 8005626:	4618      	mov	r0, r3
 8005628:	f003 fa6d 	bl	8008b06 <SDMMC_CmdBusWidth>
 800562c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	e003      	b.n	8005640 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005638:	2300      	movs	r3, #0
 800563a:	e001      	b.n	8005640 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800563c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005640:	4618      	mov	r0, r3
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b08f      	sub	sp, #60	@ 0x3c
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005652:	f7fd f9bf 	bl	80029d4 <HAL_GetTick>
 8005656:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8005658:	2300      	movs	r3, #0
 800565a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800565c:	2300      	movs	r3, #0
 800565e:	60bb      	str	r3, [r7, #8]
 8005660:	2300      	movs	r3, #0
 8005662:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2108      	movs	r1, #8
 800566e:	4618      	mov	r0, r3
 8005670:	f003 f8d7 	bl	8008822 <SDMMC_CmdBlockLength>
 8005674:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <SD_FindSCR+0x38>
  {
    return errorstate;
 800567c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567e:	e0b9      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	4619      	mov	r1, r3
 800568c:	4610      	mov	r0, r2
 800568e:	f003 f9f5 	bl	8008a7c <SDMMC_CmdAppCommand>
 8005692:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <SD_FindSCR+0x56>
  {
    return errorstate;
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	e0aa      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800569e:	f04f 33ff 	mov.w	r3, #4294967295
 80056a2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80056a4:	2308      	movs	r3, #8
 80056a6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80056a8:	2330      	movs	r3, #48	@ 0x30
 80056aa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80056ac:	2302      	movs	r3, #2
 80056ae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80056b0:	2300      	movs	r3, #0
 80056b2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80056b4:	2301      	movs	r3, #1
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f107 0210 	add.w	r2, r7, #16
 80056c0:	4611      	mov	r1, r2
 80056c2:	4618      	mov	r0, r3
 80056c4:	f003 f881 	bl	80087ca <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f003 fa3c 	bl	8008b4a <SDMMC_CmdSendSCR>
 80056d2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d02a      	beq.n	8005730 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80056da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056dc:	e08a      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00f      	beq.n	800570c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6819      	ldr	r1, [r3, #0]
 80056f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	f107 0208 	add.w	r2, r7, #8
 80056f8:	18d4      	adds	r4, r2, r3
 80056fa:	4608      	mov	r0, r1
 80056fc:	f002 ffe1 	bl	80086c2 <SDIO_ReadFIFO>
 8005700:	4603      	mov	r3, r0
 8005702:	6023      	str	r3, [r4, #0]
      index++;
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	3301      	adds	r3, #1
 8005708:	637b      	str	r3, [r7, #52]	@ 0x34
 800570a:	e006      	b.n	800571a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005712:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d012      	beq.n	8005740 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800571a:	f7fd f95b 	bl	80029d4 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005728:	d102      	bne.n	8005730 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800572a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800572e:	e061      	b.n	80057f4 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005736:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0cf      	beq.n	80056de <SD_FindSCR+0x96>
 800573e:	e000      	b.n	8005742 <SD_FindSCR+0xfa>
      break;
 8005740:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	2b00      	cmp	r3, #0
 800574e:	d106      	bne.n	800575e <SD_FindSCR+0x116>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800575a:	2b00      	cmp	r3, #0
 800575c:	d005      	beq.n	800576a <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2208      	movs	r2, #8
 8005764:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005766:	2308      	movs	r3, #8
 8005768:	e044      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2202      	movs	r2, #2
 800577e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005780:	2302      	movs	r3, #2
 8005782:	e037      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800578a:	f003 0320 	and.w	r3, r3, #32
 800578e:	2b00      	cmp	r3, #0
 8005790:	d005      	beq.n	800579e <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2220      	movs	r2, #32
 8005798:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800579a:	2320      	movs	r3, #32
 800579c:	e02a      	b.n	80057f4 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80057a6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	061a      	lsls	r2, r3, #24
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	021b      	lsls	r3, r3, #8
 80057b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80057b4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	0a1b      	lsrs	r3, r3, #8
 80057ba:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80057be:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	0e1b      	lsrs	r3, r3, #24
 80057c4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80057c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c8:	601a      	str	r2, [r3, #0]
    scr++;
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057cc:	3304      	adds	r3, #4
 80057ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	061a      	lsls	r2, r3, #24
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	021b      	lsls	r3, r3, #8
 80057d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80057dc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	0a1b      	lsrs	r3, r3, #8
 80057e2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057e6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	0e1b      	lsrs	r3, r3, #24
 80057ec:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	373c      	adds	r7, #60	@ 0x3c
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd90      	pop	{r4, r7, pc}

080057fc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005808:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d03f      	beq.n	8005896 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
 800581a:	e033      	b.n	8005884 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f002 ff4e 	bl	80086c2 <SDIO_ReadFIFO>
 8005826:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	b2da      	uxtb	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3301      	adds	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	3b01      	subs	r3, #1
 800583a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	0a1b      	lsrs	r3, r3, #8
 8005840:	b2da      	uxtb	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3301      	adds	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	3b01      	subs	r3, #1
 8005850:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	0c1b      	lsrs	r3, r3, #16
 8005856:	b2da      	uxtb	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3301      	adds	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	3b01      	subs	r3, #1
 8005866:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	0e1b      	lsrs	r3, r3, #24
 800586c:	b2da      	uxtb	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	3301      	adds	r3, #1
 8005876:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	3b01      	subs	r3, #1
 800587c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	3301      	adds	r3, #1
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2b07      	cmp	r3, #7
 8005888:	d9c8      	bls.n	800581c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8005896:	bf00      	nop
 8005898:	3718      	adds	r7, #24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}

0800589e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800589e:	b580      	push	{r7, lr}
 80058a0:	b086      	sub	sp, #24
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d043      	beq.n	8005940 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80058b8:	2300      	movs	r3, #0
 80058ba:	617b      	str	r3, [r7, #20]
 80058bc:	e037      	b.n	800592e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	3301      	adds	r3, #1
 80058c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	3b01      	subs	r3, #1
 80058ce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	021a      	lsls	r2, r3, #8
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	3301      	adds	r3, #1
 80058e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	041a      	lsls	r2, r3, #16
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	3301      	adds	r3, #1
 80058f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	061a      	lsls	r2, r3, #24
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	4313      	orrs	r3, r2
 800590a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	3301      	adds	r3, #1
 8005910:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	3b01      	subs	r3, #1
 8005916:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f107 0208 	add.w	r2, r7, #8
 8005920:	4611      	mov	r1, r2
 8005922:	4618      	mov	r0, r3
 8005924:	f002 feda 	bl	80086dc <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	3301      	adds	r3, #1
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2b07      	cmp	r3, #7
 8005932:	d9c4      	bls.n	80058be <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005940:	bf00      	nop
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e07b      	b.n	8005a52 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595e:	2b00      	cmp	r3, #0
 8005960:	d108      	bne.n	8005974 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800596a:	d009      	beq.n	8005980 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	61da      	str	r2, [r3, #28]
 8005972:	e005      	b.n	8005980 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7fc f908 	bl	8001bb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059c8:	431a      	orrs	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	699b      	ldr	r3, [r3, #24]
 80059ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059f0:	431a      	orrs	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a04:	ea42 0103 	orr.w	r1, r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	430a      	orrs	r2, r1
 8005a16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	0c1b      	lsrs	r3, r3, #16
 8005a1e:	f003 0104 	and.w	r1, r3, #4
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a26:	f003 0210 	and.w	r2, r3, #16
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b088      	sub	sp, #32
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	603b      	str	r3, [r7, #0]
 8005a66:	4613      	mov	r3, r2
 8005a68:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a6a:	f7fc ffb3 	bl	80029d4 <HAL_GetTick>
 8005a6e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d001      	beq.n	8005a84 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005a80:	2302      	movs	r3, #2
 8005a82:	e12a      	b.n	8005cda <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d002      	beq.n	8005a90 <HAL_SPI_Transmit+0x36>
 8005a8a:	88fb      	ldrh	r3, [r7, #6]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e122      	b.n	8005cda <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_SPI_Transmit+0x48>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e11b      	b.n	8005cda <HAL_SPI_Transmit+0x280>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2203      	movs	r2, #3
 8005aae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	88fa      	ldrh	r2, [r7, #6]
 8005ac2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	88fa      	ldrh	r2, [r7, #6]
 8005ac8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af0:	d10f      	bne.n	8005b12 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b1c:	2b40      	cmp	r3, #64	@ 0x40
 8005b1e:	d007      	beq.n	8005b30 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b38:	d152      	bne.n	8005be0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <HAL_SPI_Transmit+0xee>
 8005b42:	8b7b      	ldrh	r3, [r7, #26]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d145      	bne.n	8005bd4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4c:	881a      	ldrh	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b58:	1c9a      	adds	r2, r3, #2
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	3b01      	subs	r3, #1
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b6c:	e032      	b.n	8005bd4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d112      	bne.n	8005ba2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b80:	881a      	ldrh	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8c:	1c9a      	adds	r2, r3, #2
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ba0:	e018      	b.n	8005bd4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ba2:	f7fc ff17 	bl	80029d4 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d803      	bhi.n	8005bba <HAL_SPI_Transmit+0x160>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb8:	d102      	bne.n	8005bc0 <HAL_SPI_Transmit+0x166>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e082      	b.n	8005cda <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1c7      	bne.n	8005b6e <HAL_SPI_Transmit+0x114>
 8005bde:	e053      	b.n	8005c88 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <HAL_SPI_Transmit+0x194>
 8005be8:	8b7b      	ldrh	r3, [r7, #26]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d147      	bne.n	8005c7e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	330c      	adds	r3, #12
 8005bf8:	7812      	ldrb	r2, [r2, #0]
 8005bfa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c14:	e033      	b.n	8005c7e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d113      	bne.n	8005c4c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	330c      	adds	r3, #12
 8005c2e:	7812      	ldrb	r2, [r2, #0]
 8005c30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c36:	1c5a      	adds	r2, r3, #1
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b01      	subs	r3, #1
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c4a:	e018      	b.n	8005c7e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c4c:	f7fc fec2 	bl	80029d4 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d803      	bhi.n	8005c64 <HAL_SPI_Transmit+0x20a>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c62:	d102      	bne.n	8005c6a <HAL_SPI_Transmit+0x210>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d109      	bne.n	8005c7e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e02d      	b.n	8005cda <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1c6      	bne.n	8005c16 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c88:	69fa      	ldr	r2, [r7, #28]
 8005c8a:	6839      	ldr	r1, [r7, #0]
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f9cf 	bl	8006030 <SPI_EndRxTxTransaction>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10a      	bne.n	8005cbc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	617b      	str	r3, [r7, #20]
 8005cba:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e000      	b.n	8005cda <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
  }
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
	...

08005ce4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b088      	sub	sp, #32
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	099b      	lsrs	r3, r3, #6
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10f      	bne.n	8005d28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	099b      	lsrs	r3, r3, #6
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d004      	beq.n	8005d28 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	4798      	blx	r3
    return;
 8005d26:	e0d7      	b.n	8005ed8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	085b      	lsrs	r3, r3, #1
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00a      	beq.n	8005d4a <HAL_SPI_IRQHandler+0x66>
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	09db      	lsrs	r3, r3, #7
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d004      	beq.n	8005d4a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
    return;
 8005d48:	e0c6      	b.n	8005ed8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	095b      	lsrs	r3, r3, #5
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10c      	bne.n	8005d70 <HAL_SPI_IRQHandler+0x8c>
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	099b      	lsrs	r3, r3, #6
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d106      	bne.n	8005d70 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	0a1b      	lsrs	r3, r3, #8
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 80b4 	beq.w	8005ed8 <HAL_SPI_IRQHandler+0x1f4>
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	095b      	lsrs	r3, r3, #5
 8005d74:	f003 0301 	and.w	r3, r3, #1
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 80ad 	beq.w	8005ed8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	099b      	lsrs	r3, r3, #6
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d023      	beq.n	8005dd2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b03      	cmp	r3, #3
 8005d94:	d011      	beq.n	8005dba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d9a:	f043 0204 	orr.w	r2, r3, #4
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	e00b      	b.n	8005dd2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dba:	2300      	movs	r3, #0
 8005dbc:	613b      	str	r3, [r7, #16]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	613b      	str	r3, [r7, #16]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	613b      	str	r3, [r7, #16]
 8005dce:	693b      	ldr	r3, [r7, #16]
        return;
 8005dd0:	e082      	b.n	8005ed8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	095b      	lsrs	r3, r3, #5
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d014      	beq.n	8005e08 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005de2:	f043 0201 	orr.w	r2, r3, #1
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e04:	601a      	str	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	0a1b      	lsrs	r3, r3, #8
 8005e0c:	f003 0301 	and.w	r3, r3, #1
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00c      	beq.n	8005e2e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e18:	f043 0208 	orr.w	r2, r3, #8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e20:	2300      	movs	r3, #0
 8005e22:	60bb      	str	r3, [r7, #8]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	60bb      	str	r3, [r7, #8]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d04f      	beq.n	8005ed6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e44:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	f003 0302 	and.w	r3, r3, #2
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <HAL_SPI_IRQHandler+0x17e>
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d034      	beq.n	8005ecc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	685a      	ldr	r2, [r3, #4]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f022 0203 	bic.w	r2, r2, #3
 8005e70:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d011      	beq.n	8005e9e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7e:	4a18      	ldr	r2, [pc, #96]	@ (8005ee0 <HAL_SPI_IRQHandler+0x1fc>)
 8005e80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fd f85c 	bl	8002f44 <HAL_DMA_Abort_IT>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d016      	beq.n	8005ed4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eaa:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee0 <HAL_SPI_IRQHandler+0x1fc>)
 8005eac:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd f846 	bl	8002f44 <HAL_DMA_Abort_IT>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00a      	beq.n	8005ed4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005eca:	e003      	b.n	8005ed4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f809 	bl	8005ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ed2:	e000      	b.n	8005ed6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005ed4:	bf00      	nop
    return;
 8005ed6:	bf00      	nop
  }
}
 8005ed8:	3720      	adds	r7, #32
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	08005ef9 	.word	0x08005ef9

08005ee4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f7ff ffe6 	bl	8005ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f18:	bf00      	nop
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	603b      	str	r3, [r7, #0]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f30:	f7fc fd50 	bl	80029d4 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f38:	1a9b      	subs	r3, r3, r2
 8005f3a:	683a      	ldr	r2, [r7, #0]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f40:	f7fc fd48 	bl	80029d4 <HAL_GetTick>
 8005f44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f46:	4b39      	ldr	r3, [pc, #228]	@ (800602c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	015b      	lsls	r3, r3, #5
 8005f4c:	0d1b      	lsrs	r3, r3, #20
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	fb02 f303 	mul.w	r3, r2, r3
 8005f54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f56:	e055      	b.n	8006004 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d051      	beq.n	8006004 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f60:	f7fc fd38 	bl	80029d4 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	69fa      	ldr	r2, [r7, #28]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d902      	bls.n	8005f76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d13d      	bne.n	8005ff2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f8e:	d111      	bne.n	8005fb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f98:	d004      	beq.n	8005fa4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fa2:	d107      	bne.n	8005fb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fbc:	d10f      	bne.n	8005fde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e018      	b.n	8006024 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	61fb      	str	r3, [r7, #28]
 8005ffc:	e002      	b.n	8006004 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	3b01      	subs	r3, #1
 8006002:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	4013      	ands	r3, r2
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	429a      	cmp	r2, r3
 8006012:	bf0c      	ite	eq
 8006014:	2301      	moveq	r3, #1
 8006016:	2300      	movne	r3, #0
 8006018:	b2db      	uxtb	r3, r3
 800601a:	461a      	mov	r2, r3
 800601c:	79fb      	ldrb	r3, [r7, #7]
 800601e:	429a      	cmp	r2, r3
 8006020:	d19a      	bne.n	8005f58 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3720      	adds	r7, #32
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	20000010 	.word	0x20000010

08006030 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b088      	sub	sp, #32
 8006034:	af02      	add	r7, sp, #8
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	2201      	movs	r2, #1
 8006044:	2102      	movs	r1, #2
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f7ff ff6a 	bl	8005f20 <SPI_WaitFlagStateUntilTimeout>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d007      	beq.n	8006062 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006056:	f043 0220 	orr.w	r2, r3, #32
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e032      	b.n	80060c8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006062:	4b1b      	ldr	r3, [pc, #108]	@ (80060d0 <SPI_EndRxTxTransaction+0xa0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a1b      	ldr	r2, [pc, #108]	@ (80060d4 <SPI_EndRxTxTransaction+0xa4>)
 8006068:	fba2 2303 	umull	r2, r3, r2, r3
 800606c:	0d5b      	lsrs	r3, r3, #21
 800606e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006072:	fb02 f303 	mul.w	r3, r2, r3
 8006076:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006080:	d112      	bne.n	80060a8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2200      	movs	r2, #0
 800608a:	2180      	movs	r1, #128	@ 0x80
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f7ff ff47 	bl	8005f20 <SPI_WaitFlagStateUntilTimeout>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d016      	beq.n	80060c6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609c:	f043 0220 	orr.w	r2, r3, #32
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e00f      	b.n	80060c8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00a      	beq.n	80060c4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	3b01      	subs	r3, #1
 80060b2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060be:	2b80      	cmp	r3, #128	@ 0x80
 80060c0:	d0f2      	beq.n	80060a8 <SPI_EndRxTxTransaction+0x78>
 80060c2:	e000      	b.n	80060c6 <SPI_EndRxTxTransaction+0x96>
        break;
 80060c4:	bf00      	nop
  }

  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3718      	adds	r7, #24
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	20000010 	.word	0x20000010
 80060d4:	165e9f81 	.word	0x165e9f81

080060d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e041      	b.n	800616e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fb fe56 	bl	8001db0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2202      	movs	r2, #2
 8006108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3304      	adds	r3, #4
 8006114:	4619      	mov	r1, r3
 8006116:	4610      	mov	r0, r2
 8006118:	f000 fcd2 	bl	8006ac0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b082      	sub	sp, #8
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e041      	b.n	800620c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	d106      	bne.n	80061a2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f7fb fdcf 	bl	8001d40 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2202      	movs	r2, #2
 80061a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	3304      	adds	r3, #4
 80061b2:	4619      	mov	r1, r3
 80061b4:	4610      	mov	r0, r2
 80061b6:	f000 fc83 	bl	8006ac0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3708      	adds	r7, #8
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d109      	bne.n	8006238 <HAL_TIM_OC_Start+0x24>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b01      	cmp	r3, #1
 800622e:	bf14      	ite	ne
 8006230:	2301      	movne	r3, #1
 8006232:	2300      	moveq	r3, #0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	e022      	b.n	800627e <HAL_TIM_OC_Start+0x6a>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b04      	cmp	r3, #4
 800623c:	d109      	bne.n	8006252 <HAL_TIM_OC_Start+0x3e>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b01      	cmp	r3, #1
 8006248:	bf14      	ite	ne
 800624a:	2301      	movne	r3, #1
 800624c:	2300      	moveq	r3, #0
 800624e:	b2db      	uxtb	r3, r3
 8006250:	e015      	b.n	800627e <HAL_TIM_OC_Start+0x6a>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	2b08      	cmp	r3, #8
 8006256:	d109      	bne.n	800626c <HAL_TIM_OC_Start+0x58>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800625e:	b2db      	uxtb	r3, r3
 8006260:	2b01      	cmp	r3, #1
 8006262:	bf14      	ite	ne
 8006264:	2301      	movne	r3, #1
 8006266:	2300      	moveq	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	e008      	b.n	800627e <HAL_TIM_OC_Start+0x6a>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b01      	cmp	r3, #1
 8006276:	bf14      	ite	ne
 8006278:	2301      	movne	r3, #1
 800627a:	2300      	moveq	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e068      	b.n	8006358 <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d104      	bne.n	8006296 <HAL_TIM_OC_Start+0x82>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006294:	e013      	b.n	80062be <HAL_TIM_OC_Start+0xaa>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b04      	cmp	r3, #4
 800629a:	d104      	bne.n	80062a6 <HAL_TIM_OC_Start+0x92>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062a4:	e00b      	b.n	80062be <HAL_TIM_OC_Start+0xaa>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b08      	cmp	r3, #8
 80062aa:	d104      	bne.n	80062b6 <HAL_TIM_OC_Start+0xa2>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062b4:	e003      	b.n	80062be <HAL_TIM_OC_Start+0xaa>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2201      	movs	r2, #1
 80062c4:	6839      	ldr	r1, [r7, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 fe0c 	bl	8006ee4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a23      	ldr	r2, [pc, #140]	@ (8006360 <HAL_TIM_OC_Start+0x14c>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d107      	bne.n	80062e6 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006360 <HAL_TIM_OC_Start+0x14c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d018      	beq.n	8006322 <HAL_TIM_OC_Start+0x10e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f8:	d013      	beq.n	8006322 <HAL_TIM_OC_Start+0x10e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a19      	ldr	r2, [pc, #100]	@ (8006364 <HAL_TIM_OC_Start+0x150>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00e      	beq.n	8006322 <HAL_TIM_OC_Start+0x10e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a17      	ldr	r2, [pc, #92]	@ (8006368 <HAL_TIM_OC_Start+0x154>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d009      	beq.n	8006322 <HAL_TIM_OC_Start+0x10e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a16      	ldr	r2, [pc, #88]	@ (800636c <HAL_TIM_OC_Start+0x158>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_TIM_OC_Start+0x10e>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a14      	ldr	r2, [pc, #80]	@ (8006370 <HAL_TIM_OC_Start+0x15c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d111      	bne.n	8006346 <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 0307 	and.w	r3, r3, #7
 800632c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b06      	cmp	r3, #6
 8006332:	d010      	beq.n	8006356 <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f042 0201 	orr.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006344:	e007      	b.n	8006356 <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0201 	orr.w	r2, r2, #1
 8006354:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3710      	adds	r7, #16
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	40010000 	.word	0x40010000
 8006364:	40000400 	.word	0x40000400
 8006368:	40000800 	.word	0x40000800
 800636c:	40000c00 	.word	0x40000c00
 8006370:	40014000 	.word	0x40014000

08006374 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d109      	bne.n	800639c <HAL_TIM_OC_Start_IT+0x28>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b01      	cmp	r3, #1
 8006392:	bf14      	ite	ne
 8006394:	2301      	movne	r3, #1
 8006396:	2300      	moveq	r3, #0
 8006398:	b2db      	uxtb	r3, r3
 800639a:	e022      	b.n	80063e2 <HAL_TIM_OC_Start_IT+0x6e>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2b04      	cmp	r3, #4
 80063a0:	d109      	bne.n	80063b6 <HAL_TIM_OC_Start_IT+0x42>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	bf14      	ite	ne
 80063ae:	2301      	movne	r3, #1
 80063b0:	2300      	moveq	r3, #0
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	e015      	b.n	80063e2 <HAL_TIM_OC_Start_IT+0x6e>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d109      	bne.n	80063d0 <HAL_TIM_OC_Start_IT+0x5c>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	bf14      	ite	ne
 80063c8:	2301      	movne	r3, #1
 80063ca:	2300      	moveq	r3, #0
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	e008      	b.n	80063e2 <HAL_TIM_OC_Start_IT+0x6e>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b01      	cmp	r3, #1
 80063da:	bf14      	ite	ne
 80063dc:	2301      	movne	r3, #1
 80063de:	2300      	moveq	r3, #0
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e0b3      	b.n	8006552 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_OC_Start_IT+0x86>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f8:	e013      	b.n	8006422 <HAL_TIM_OC_Start_IT+0xae>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d104      	bne.n	800640a <HAL_TIM_OC_Start_IT+0x96>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006408:	e00b      	b.n	8006422 <HAL_TIM_OC_Start_IT+0xae>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b08      	cmp	r3, #8
 800640e:	d104      	bne.n	800641a <HAL_TIM_OC_Start_IT+0xa6>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006418:	e003      	b.n	8006422 <HAL_TIM_OC_Start_IT+0xae>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b0c      	cmp	r3, #12
 8006426:	d841      	bhi.n	80064ac <HAL_TIM_OC_Start_IT+0x138>
 8006428:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <HAL_TIM_OC_Start_IT+0xbc>)
 800642a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642e:	bf00      	nop
 8006430:	08006465 	.word	0x08006465
 8006434:	080064ad 	.word	0x080064ad
 8006438:	080064ad 	.word	0x080064ad
 800643c:	080064ad 	.word	0x080064ad
 8006440:	08006477 	.word	0x08006477
 8006444:	080064ad 	.word	0x080064ad
 8006448:	080064ad 	.word	0x080064ad
 800644c:	080064ad 	.word	0x080064ad
 8006450:	08006489 	.word	0x08006489
 8006454:	080064ad 	.word	0x080064ad
 8006458:	080064ad 	.word	0x080064ad
 800645c:	080064ad 	.word	0x080064ad
 8006460:	0800649b 	.word	0x0800649b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0202 	orr.w	r2, r2, #2
 8006472:	60da      	str	r2, [r3, #12]
      break;
 8006474:	e01d      	b.n	80064b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0204 	orr.w	r2, r2, #4
 8006484:	60da      	str	r2, [r3, #12]
      break;
 8006486:	e014      	b.n	80064b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0208 	orr.w	r2, r2, #8
 8006496:	60da      	str	r2, [r3, #12]
      break;
 8006498:	e00b      	b.n	80064b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f042 0210 	orr.w	r2, r2, #16
 80064a8:	60da      	str	r2, [r3, #12]
      break;
 80064aa:	e002      	b.n	80064b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	73fb      	strb	r3, [r7, #15]
      break;
 80064b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d14b      	bne.n	8006550 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	6839      	ldr	r1, [r7, #0]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fd0f 	bl	8006ee4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a24      	ldr	r2, [pc, #144]	@ (800655c <HAL_TIM_OC_Start_IT+0x1e8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d107      	bne.n	80064e0 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064de:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a1d      	ldr	r2, [pc, #116]	@ (800655c <HAL_TIM_OC_Start_IT+0x1e8>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d018      	beq.n	800651c <HAL_TIM_OC_Start_IT+0x1a8>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f2:	d013      	beq.n	800651c <HAL_TIM_OC_Start_IT+0x1a8>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a19      	ldr	r2, [pc, #100]	@ (8006560 <HAL_TIM_OC_Start_IT+0x1ec>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00e      	beq.n	800651c <HAL_TIM_OC_Start_IT+0x1a8>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a18      	ldr	r2, [pc, #96]	@ (8006564 <HAL_TIM_OC_Start_IT+0x1f0>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d009      	beq.n	800651c <HAL_TIM_OC_Start_IT+0x1a8>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a16      	ldr	r2, [pc, #88]	@ (8006568 <HAL_TIM_OC_Start_IT+0x1f4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d004      	beq.n	800651c <HAL_TIM_OC_Start_IT+0x1a8>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a15      	ldr	r2, [pc, #84]	@ (800656c <HAL_TIM_OC_Start_IT+0x1f8>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d111      	bne.n	8006540 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0307 	and.w	r3, r3, #7
 8006526:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	2b06      	cmp	r3, #6
 800652c:	d010      	beq.n	8006550 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0201 	orr.w	r2, r2, #1
 800653c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653e:	e007      	b.n	8006550 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0201 	orr.w	r2, r2, #1
 800654e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006550:	7bfb      	ldrb	r3, [r7, #15]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	40010000 	.word	0x40010000
 8006560:	40000400 	.word	0x40000400
 8006564:	40000800 	.word	0x40000800
 8006568:	40000c00 	.word	0x40000c00
 800656c:	40014000 	.word	0x40014000

08006570 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e097      	b.n	80066b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7fb fb8b 	bl	8001cb4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2202      	movs	r2, #2
 80065a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6812      	ldr	r2, [r2, #0]
 80065b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065b4:	f023 0307 	bic.w	r3, r3, #7
 80065b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	3304      	adds	r3, #4
 80065c2:	4619      	mov	r1, r3
 80065c4:	4610      	mov	r0, r2
 80065c6:	f000 fa7b 	bl	8006ac0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f2:	f023 0303 	bic.w	r3, r3, #3
 80065f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	021b      	lsls	r3, r3, #8
 8006602:	4313      	orrs	r3, r2
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006610:	f023 030c 	bic.w	r3, r3, #12
 8006614:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800661c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	021b      	lsls	r3, r3, #8
 800662c:	4313      	orrs	r3, r2
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	4313      	orrs	r3, r2
 8006632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	011a      	lsls	r2, r3, #4
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	031b      	lsls	r3, r3, #12
 8006640:	4313      	orrs	r3, r2
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	4313      	orrs	r3, r2
 8006646:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800664e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006656:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685a      	ldr	r2, [r3, #4]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	4313      	orrs	r3, r2
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80066d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d110      	bne.n	800670e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d102      	bne.n	80066f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80066f2:	7b7b      	ldrb	r3, [r7, #13]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d001      	beq.n	80066fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e069      	b.n	80067d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800670c:	e031      	b.n	8006772 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	2b04      	cmp	r3, #4
 8006712:	d110      	bne.n	8006736 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006714:	7bbb      	ldrb	r3, [r7, #14]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d102      	bne.n	8006720 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800671a:	7b3b      	ldrb	r3, [r7, #12]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d001      	beq.n	8006724 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e055      	b.n	80067d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2202      	movs	r2, #2
 8006728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006734:	e01d      	b.n	8006772 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006736:	7bfb      	ldrb	r3, [r7, #15]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d108      	bne.n	800674e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800673c:	7bbb      	ldrb	r3, [r7, #14]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d105      	bne.n	800674e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006742:	7b7b      	ldrb	r3, [r7, #13]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d102      	bne.n	800674e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006748:	7b3b      	ldrb	r3, [r7, #12]
 800674a:	2b01      	cmp	r3, #1
 800674c:	d001      	beq.n	8006752 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e03e      	b.n	80067d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2202      	movs	r2, #2
 8006756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2202      	movs	r2, #2
 800675e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2202      	movs	r2, #2
 8006766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2202      	movs	r2, #2
 800676e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <HAL_TIM_Encoder_Start+0xc4>
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	2b04      	cmp	r3, #4
 800677c:	d008      	beq.n	8006790 <HAL_TIM_Encoder_Start+0xd4>
 800677e:	e00f      	b.n	80067a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2201      	movs	r2, #1
 8006786:	2100      	movs	r1, #0
 8006788:	4618      	mov	r0, r3
 800678a:	f000 fbab 	bl	8006ee4 <TIM_CCxChannelCmd>
      break;
 800678e:	e016      	b.n	80067be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2201      	movs	r2, #1
 8006796:	2104      	movs	r1, #4
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fba3 	bl	8006ee4 <TIM_CCxChannelCmd>
      break;
 800679e:	e00e      	b.n	80067be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2201      	movs	r2, #1
 80067a6:	2100      	movs	r1, #0
 80067a8:	4618      	mov	r0, r3
 80067aa:	f000 fb9b 	bl	8006ee4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2201      	movs	r2, #1
 80067b4:	2104      	movs	r1, #4
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fb94 	bl	8006ee4 <TIM_CCxChannelCmd>
      break;
 80067bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f042 0201 	orr.w	r2, r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d020      	beq.n	800683c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d01b      	beq.n	800683c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f06f 0202 	mvn.w	r2, #2
 800680c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	f003 0303 	and.w	r3, r3, #3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f92e 	bl	8006a84 <HAL_TIM_IC_CaptureCallback>
 8006828:	e005      	b.n	8006836 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7f9 fefe 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 f931 	bl	8006a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d020      	beq.n	8006888 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d01b      	beq.n	8006888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f06f 0204 	mvn.w	r2, #4
 8006858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800686a:	2b00      	cmp	r3, #0
 800686c:	d003      	beq.n	8006876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f908 	bl	8006a84 <HAL_TIM_IC_CaptureCallback>
 8006874:	e005      	b.n	8006882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7f9 fed8 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 f90b 	bl	8006a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f003 0308 	and.w	r3, r3, #8
 800688e:	2b00      	cmp	r3, #0
 8006890:	d020      	beq.n	80068d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f003 0308 	and.w	r3, r3, #8
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01b      	beq.n	80068d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f06f 0208 	mvn.w	r2, #8
 80068a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2204      	movs	r2, #4
 80068aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	f003 0303 	and.w	r3, r3, #3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d003      	beq.n	80068c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f8e2 	bl	8006a84 <HAL_TIM_IC_CaptureCallback>
 80068c0:	e005      	b.n	80068ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f7f9 feb2 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f8e5 	bl	8006a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f003 0310 	and.w	r3, r3, #16
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d020      	beq.n	8006920 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f003 0310 	and.w	r3, r3, #16
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d01b      	beq.n	8006920 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f06f 0210 	mvn.w	r2, #16
 80068f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2208      	movs	r2, #8
 80068f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f8bc 	bl	8006a84 <HAL_TIM_IC_CaptureCallback>
 800690c:	e005      	b.n	800691a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7f9 fe8c 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f8bf 	bl	8006a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00c      	beq.n	8006944 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d007      	beq.n	8006944 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f06f 0201 	mvn.w	r2, #1
 800693c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 f896 	bl	8006a70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00c      	beq.n	8006968 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006954:	2b00      	cmp	r3, #0
 8006956:	d007      	beq.n	8006968 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fb5c 	bl	8007020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00c      	beq.n	800698c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006978:	2b00      	cmp	r3, #0
 800697a:	d007      	beq.n	800698c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f890 	bl	8006aac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f003 0320 	and.w	r3, r3, #32
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00c      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f003 0320 	and.w	r3, r3, #32
 800699c:	2b00      	cmp	r3, #0
 800699e:	d007      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f06f 0220 	mvn.w	r2, #32
 80069a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fb2e 	bl	800700c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069b0:	bf00      	nop
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_TIM_OC_ConfigChannel+0x1e>
 80069d2:	2302      	movs	r3, #2
 80069d4:	e048      	b.n	8006a68 <HAL_TIM_OC_ConfigChannel+0xb0>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b0c      	cmp	r3, #12
 80069e2:	d839      	bhi.n	8006a58 <HAL_TIM_OC_ConfigChannel+0xa0>
 80069e4:	a201      	add	r2, pc, #4	@ (adr r2, 80069ec <HAL_TIM_OC_ConfigChannel+0x34>)
 80069e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ea:	bf00      	nop
 80069ec:	08006a21 	.word	0x08006a21
 80069f0:	08006a59 	.word	0x08006a59
 80069f4:	08006a59 	.word	0x08006a59
 80069f8:	08006a59 	.word	0x08006a59
 80069fc:	08006a2f 	.word	0x08006a2f
 8006a00:	08006a59 	.word	0x08006a59
 8006a04:	08006a59 	.word	0x08006a59
 8006a08:	08006a59 	.word	0x08006a59
 8006a0c:	08006a3d 	.word	0x08006a3d
 8006a10:	08006a59 	.word	0x08006a59
 8006a14:	08006a59 	.word	0x08006a59
 8006a18:	08006a59 	.word	0x08006a59
 8006a1c:	08006a4b 	.word	0x08006a4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68b9      	ldr	r1, [r7, #8]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 f8d0 	bl	8006bcc <TIM_OC1_SetConfig>
      break;
 8006a2c:	e017      	b.n	8006a5e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68b9      	ldr	r1, [r7, #8]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 f92f 	bl	8006c98 <TIM_OC2_SetConfig>
      break;
 8006a3a:	e010      	b.n	8006a5e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68b9      	ldr	r1, [r7, #8]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 f994 	bl	8006d70 <TIM_OC3_SetConfig>
      break;
 8006a48:	e009      	b.n	8006a5e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68b9      	ldr	r1, [r7, #8]
 8006a50:	4618      	mov	r0, r3
 8006a52:	f000 f9f7 	bl	8006e44 <TIM_OC4_SetConfig>
      break;
 8006a56:	e002      	b.n	8006a5e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a37      	ldr	r2, [pc, #220]	@ (8006bb0 <TIM_Base_SetConfig+0xf0>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d00f      	beq.n	8006af8 <TIM_Base_SetConfig+0x38>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ade:	d00b      	beq.n	8006af8 <TIM_Base_SetConfig+0x38>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a34      	ldr	r2, [pc, #208]	@ (8006bb4 <TIM_Base_SetConfig+0xf4>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d007      	beq.n	8006af8 <TIM_Base_SetConfig+0x38>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a33      	ldr	r2, [pc, #204]	@ (8006bb8 <TIM_Base_SetConfig+0xf8>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d003      	beq.n	8006af8 <TIM_Base_SetConfig+0x38>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a32      	ldr	r2, [pc, #200]	@ (8006bbc <TIM_Base_SetConfig+0xfc>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d108      	bne.n	8006b0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006afe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a28      	ldr	r2, [pc, #160]	@ (8006bb0 <TIM_Base_SetConfig+0xf0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d01b      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b18:	d017      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a25      	ldr	r2, [pc, #148]	@ (8006bb4 <TIM_Base_SetConfig+0xf4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d013      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a24      	ldr	r2, [pc, #144]	@ (8006bb8 <TIM_Base_SetConfig+0xf8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00f      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a23      	ldr	r2, [pc, #140]	@ (8006bbc <TIM_Base_SetConfig+0xfc>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00b      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a22      	ldr	r2, [pc, #136]	@ (8006bc0 <TIM_Base_SetConfig+0x100>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d007      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a21      	ldr	r2, [pc, #132]	@ (8006bc4 <TIM_Base_SetConfig+0x104>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d003      	beq.n	8006b4a <TIM_Base_SetConfig+0x8a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a20      	ldr	r2, [pc, #128]	@ (8006bc8 <TIM_Base_SetConfig+0x108>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d108      	bne.n	8006b5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	689a      	ldr	r2, [r3, #8]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a0c      	ldr	r2, [pc, #48]	@ (8006bb0 <TIM_Base_SetConfig+0xf0>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d103      	bne.n	8006b8a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	691a      	ldr	r2, [r3, #16]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f043 0204 	orr.w	r2, r3, #4
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	601a      	str	r2, [r3, #0]
}
 8006ba2:	bf00      	nop
 8006ba4:	3714      	adds	r7, #20
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	40010000 	.word	0x40010000
 8006bb4:	40000400 	.word	0x40000400
 8006bb8:	40000800 	.word	0x40000800
 8006bbc:	40000c00 	.word	0x40000c00
 8006bc0:	40014000 	.word	0x40014000
 8006bc4:	40014400 	.word	0x40014400
 8006bc8:	40014800 	.word	0x40014800

08006bcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	f023 0201 	bic.w	r2, r3, #1
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f023 0302 	bic.w	r3, r3, #2
 8006c14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a1c      	ldr	r2, [pc, #112]	@ (8006c94 <TIM_OC1_SetConfig+0xc8>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d10c      	bne.n	8006c42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	f023 0308 	bic.w	r3, r3, #8
 8006c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f023 0304 	bic.w	r3, r3, #4
 8006c40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a13      	ldr	r2, [pc, #76]	@ (8006c94 <TIM_OC1_SetConfig+0xc8>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d111      	bne.n	8006c6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	699b      	ldr	r3, [r3, #24]
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	621a      	str	r2, [r3, #32]
}
 8006c88:	bf00      	nop
 8006c8a:	371c      	adds	r7, #28
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	40010000 	.word	0x40010000

08006c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a1b      	ldr	r3, [r3, #32]
 8006cac:	f023 0210 	bic.w	r2, r3, #16
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	021b      	lsls	r3, r3, #8
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	f023 0320 	bic.w	r3, r3, #32
 8006ce2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	011b      	lsls	r3, r3, #4
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8006d6c <TIM_OC2_SetConfig+0xd4>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d10d      	bne.n	8006d14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	68db      	ldr	r3, [r3, #12]
 8006d04:	011b      	lsls	r3, r3, #4
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a15      	ldr	r2, [pc, #84]	@ (8006d6c <TIM_OC2_SetConfig+0xd4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d113      	bne.n	8006d44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	695b      	ldr	r3, [r3, #20]
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	693a      	ldr	r2, [r7, #16]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	685a      	ldr	r2, [r3, #4]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	40010000 	.word	0x40010000

08006d70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	69db      	ldr	r3, [r3, #28]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	021b      	lsls	r3, r3, #8
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e40 <TIM_OC3_SetConfig+0xd0>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d10d      	bne.n	8006dea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006dd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	021b      	lsls	r3, r3, #8
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006de8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a14      	ldr	r2, [pc, #80]	@ (8006e40 <TIM_OC3_SetConfig+0xd0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d113      	bne.n	8006e1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006df8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	011b      	lsls	r3, r3, #4
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685a      	ldr	r2, [r3, #4]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	621a      	str	r2, [r3, #32]
}
 8006e34:	bf00      	nop
 8006e36:	371c      	adds	r7, #28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	40010000 	.word	0x40010000

08006e44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b087      	sub	sp, #28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	69db      	ldr	r3, [r3, #28]
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	031b      	lsls	r3, r3, #12
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a10      	ldr	r2, [pc, #64]	@ (8006ee0 <TIM_OC4_SetConfig+0x9c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d109      	bne.n	8006eb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006eaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	019b      	lsls	r3, r3, #6
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	621a      	str	r2, [r3, #32]
}
 8006ed2:	bf00      	nop
 8006ed4:	371c      	adds	r7, #28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	40010000 	.word	0x40010000

08006ee4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f003 031f 	and.w	r3, r3, #31
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8006efc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6a1a      	ldr	r2, [r3, #32]
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	43db      	mvns	r3, r3
 8006f06:	401a      	ands	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a1a      	ldr	r2, [r3, #32]
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	f003 031f 	and.w	r3, r3, #31
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	fa01 f303 	lsl.w	r3, r1, r3
 8006f1c:	431a      	orrs	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	621a      	str	r2, [r3, #32]
}
 8006f22:	bf00      	nop
 8006f24:	371c      	adds	r7, #28
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
	...

08006f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f44:	2302      	movs	r3, #2
 8006f46:	e050      	b.n	8006fea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2202      	movs	r2, #2
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68fa      	ldr	r2, [r7, #12]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1c      	ldr	r2, [pc, #112]	@ (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d018      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f94:	d013      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a18      	ldr	r2, [pc, #96]	@ (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d00e      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a16      	ldr	r2, [pc, #88]	@ (8007000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d009      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a15      	ldr	r2, [pc, #84]	@ (8007004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d004      	beq.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a13      	ldr	r2, [pc, #76]	@ (8007008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d10c      	bne.n	8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40000400 	.word	0x40000400
 8007000:	40000800 	.word	0x40000800
 8007004:	40000c00 	.word	0x40000c00
 8007008:	40014000 	.word	0x40014000

0800700c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e042      	b.n	80070cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d106      	bne.n	8007060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f7fa fee6 	bl	8001e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2224      	movs	r2, #36	@ 0x24
 8007064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f001 f883 	bl	8008184 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	691a      	ldr	r2, [r3, #16]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800708c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	695a      	ldr	r2, [r3, #20]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800709c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68da      	ldr	r2, [r3, #12]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2220      	movs	r2, #32
 80070b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2220      	movs	r2, #32
 80070c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3708      	adds	r7, #8
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b08a      	sub	sp, #40	@ 0x28
 80070d8:	af02      	add	r7, sp, #8
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	603b      	str	r3, [r7, #0]
 80070e0:	4613      	mov	r3, r2
 80070e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070e4:	2300      	movs	r3, #0
 80070e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	2b20      	cmp	r3, #32
 80070f2:	d175      	bne.n	80071e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d002      	beq.n	8007100 <HAL_UART_Transmit+0x2c>
 80070fa:	88fb      	ldrh	r3, [r7, #6]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d101      	bne.n	8007104 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e06e      	b.n	80071e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2221      	movs	r2, #33	@ 0x21
 800710e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007112:	f7fb fc5f 	bl	80029d4 <HAL_GetTick>
 8007116:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	88fa      	ldrh	r2, [r7, #6]
 800711c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	88fa      	ldrh	r2, [r7, #6]
 8007122:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800712c:	d108      	bne.n	8007140 <HAL_UART_Transmit+0x6c>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d104      	bne.n	8007140 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007136:	2300      	movs	r3, #0
 8007138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	e003      	b.n	8007148 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007144:	2300      	movs	r3, #0
 8007146:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007148:	e02e      	b.n	80071a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2200      	movs	r2, #0
 8007152:	2180      	movs	r1, #128	@ 0x80
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 fd54 	bl	8007c02 <UART_WaitOnFlagUntilTimeout>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d005      	beq.n	800716c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2220      	movs	r2, #32
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e03a      	b.n	80071e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10b      	bne.n	800718a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	881b      	ldrh	r3, [r3, #0]
 8007176:	461a      	mov	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007180:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	3302      	adds	r3, #2
 8007186:	61bb      	str	r3, [r7, #24]
 8007188:	e007      	b.n	800719a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	781a      	ldrb	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	3301      	adds	r3, #1
 8007198:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800719e:	b29b      	uxth	r3, r3
 80071a0:	3b01      	subs	r3, #1
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1cb      	bne.n	800714a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	2200      	movs	r2, #0
 80071ba:	2140      	movs	r1, #64	@ 0x40
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f000 fd20 	bl	8007c02 <UART_WaitOnFlagUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d005      	beq.n	80071d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e006      	b.n	80071e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2220      	movs	r2, #32
 80071d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80071dc:	2300      	movs	r3, #0
 80071de:	e000      	b.n	80071e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80071e0:	2302      	movs	r3, #2
  }
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3720      	adds	r7, #32
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
	...

080071ec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08c      	sub	sp, #48	@ 0x30
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	4613      	mov	r3, r2
 80071f8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b20      	cmp	r3, #32
 8007204:	d162      	bne.n	80072cc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <HAL_UART_Transmit_DMA+0x26>
 800720c:	88fb      	ldrh	r3, [r7, #6]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e05b      	b.n	80072ce <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	88fa      	ldrh	r2, [r7, #6]
 8007220:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	88fa      	ldrh	r2, [r7, #6]
 8007226:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2221      	movs	r2, #33	@ 0x21
 8007232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800723a:	4a27      	ldr	r2, [pc, #156]	@ (80072d8 <HAL_UART_Transmit_DMA+0xec>)
 800723c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007242:	4a26      	ldr	r2, [pc, #152]	@ (80072dc <HAL_UART_Transmit_DMA+0xf0>)
 8007244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724a:	4a25      	ldr	r2, [pc, #148]	@ (80072e0 <HAL_UART_Transmit_DMA+0xf4>)
 800724c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007252:	2200      	movs	r2, #0
 8007254:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007256:	f107 0308 	add.w	r3, r7, #8
 800725a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007262:	6819      	ldr	r1, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3304      	adds	r3, #4
 800726a:	461a      	mov	r2, r3
 800726c:	88fb      	ldrh	r3, [r7, #6]
 800726e:	f7fb fda1 	bl	8002db4 <HAL_DMA_Start_IT>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d008      	beq.n	800728a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2210      	movs	r2, #16
 800727c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2220      	movs	r2, #32
 8007282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e021      	b.n	80072ce <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007292:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3314      	adds	r3, #20
 800729a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	e853 3f00 	ldrex	r3, [r3]
 80072a2:	617b      	str	r3, [r7, #20]
   return(result);
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	3314      	adds	r3, #20
 80072b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80072b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	6a39      	ldr	r1, [r7, #32]
 80072ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e5      	bne.n	8007294 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80072c8:	2300      	movs	r3, #0
 80072ca:	e000      	b.n	80072ce <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80072cc:	2302      	movs	r3, #2
  }
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3730      	adds	r7, #48	@ 0x30
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	08007951 	.word	0x08007951
 80072dc:	080079eb 	.word	0x080079eb
 80072e0:	08007b6f 	.word	0x08007b6f

080072e4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b08c      	sub	sp, #48	@ 0x30
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	4613      	mov	r3, r2
 80072f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b20      	cmp	r3, #32
 80072fc:	d146      	bne.n	800738c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007304:	88fb      	ldrh	r3, [r7, #6]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e03f      	b.n	800738e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2201      	movs	r2, #1
 8007312:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2200      	movs	r2, #0
 8007318:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800731a:	88fb      	ldrh	r3, [r7, #6]
 800731c:	461a      	mov	r2, r3
 800731e:	68b9      	ldr	r1, [r7, #8]
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 fcc7 	bl	8007cb4 <UART_Start_Receive_DMA>
 8007326:	4603      	mov	r3, r0
 8007328:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007330:	2b01      	cmp	r3, #1
 8007332:	d125      	bne.n	8007380 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007334:	2300      	movs	r3, #0
 8007336:	613b      	str	r3, [r7, #16]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	613b      	str	r3, [r7, #16]
 8007348:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	330c      	adds	r3, #12
 8007350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	617b      	str	r3, [r7, #20]
   return(result);
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f043 0310 	orr.w	r3, r3, #16
 8007360:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	330c      	adds	r3, #12
 8007368:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800736a:	627a      	str	r2, [r7, #36]	@ 0x24
 800736c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	6a39      	ldr	r1, [r7, #32]
 8007370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007372:	e841 2300 	strex	r3, r2, [r1]
 8007376:	61fb      	str	r3, [r7, #28]
   return(result);
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1e5      	bne.n	800734a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800737e:	e002      	b.n	8007386 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007386:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800738a:	e000      	b.n	800738e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800738c:	2302      	movs	r3, #2
  }
}
 800738e:	4618      	mov	r0, r3
 8007390:	3730      	adds	r7, #48	@ 0x30
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
	...

08007398 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b0ba      	sub	sp, #232	@ 0xe8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80073be:	2300      	movs	r3, #0
 80073c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80073c4:	2300      	movs	r3, #0
 80073c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80073ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ce:	f003 030f 	and.w	r3, r3, #15
 80073d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80073d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d10f      	bne.n	80073fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e2:	f003 0320 	and.w	r3, r3, #32
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d009      	beq.n	80073fe <HAL_UART_IRQHandler+0x66>
 80073ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 fe06 	bl	8008008 <UART_Receive_IT>
      return;
 80073fc:	e273      	b.n	80078e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80073fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80de 	beq.w	80075c4 <HAL_UART_IRQHandler+0x22c>
 8007408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d106      	bne.n	8007422 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007418:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 80d1 	beq.w	80075c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00b      	beq.n	8007446 <HAL_UART_IRQHandler+0xae>
 800742e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007436:	2b00      	cmp	r3, #0
 8007438:	d005      	beq.n	8007446 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800743e:	f043 0201 	orr.w	r2, r3, #1
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744a:	f003 0304 	and.w	r3, r3, #4
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00b      	beq.n	800746a <HAL_UART_IRQHandler+0xd2>
 8007452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d005      	beq.n	800746a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007462:	f043 0202 	orr.w	r2, r3, #2
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800746a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800746e:	f003 0302 	and.w	r3, r3, #2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00b      	beq.n	800748e <HAL_UART_IRQHandler+0xf6>
 8007476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	2b00      	cmp	r3, #0
 8007480:	d005      	beq.n	800748e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007486:	f043 0204 	orr.w	r2, r3, #4
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800748e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007492:	f003 0308 	and.w	r3, r3, #8
 8007496:	2b00      	cmp	r3, #0
 8007498:	d011      	beq.n	80074be <HAL_UART_IRQHandler+0x126>
 800749a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d105      	bne.n	80074b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80074a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d005      	beq.n	80074be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b6:	f043 0208 	orr.w	r2, r3, #8
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 820a 	beq.w	80078dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d008      	beq.n	80074e6 <HAL_UART_IRQHandler+0x14e>
 80074d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074d8:	f003 0320 	and.w	r3, r3, #32
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 fd91 	bl	8008008 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f0:	2b40      	cmp	r3, #64	@ 0x40
 80074f2:	bf0c      	ite	eq
 80074f4:	2301      	moveq	r3, #1
 80074f6:	2300      	movne	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007502:	f003 0308 	and.w	r3, r3, #8
 8007506:	2b00      	cmp	r3, #0
 8007508:	d103      	bne.n	8007512 <HAL_UART_IRQHandler+0x17a>
 800750a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800750e:	2b00      	cmp	r3, #0
 8007510:	d04f      	beq.n	80075b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 fc9c 	bl	8007e50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007522:	2b40      	cmp	r3, #64	@ 0x40
 8007524:	d141      	bne.n	80075aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3314      	adds	r3, #20
 800752c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007534:	e853 3f00 	ldrex	r3, [r3]
 8007538:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800753c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007540:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007544:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	3314      	adds	r3, #20
 800754e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007552:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007556:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800755e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800756a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1d9      	bne.n	8007526 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007576:	2b00      	cmp	r3, #0
 8007578:	d013      	beq.n	80075a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757e:	4a8a      	ldr	r2, [pc, #552]	@ (80077a8 <HAL_UART_IRQHandler+0x410>)
 8007580:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007586:	4618      	mov	r0, r3
 8007588:	f7fb fcdc 	bl	8002f44 <HAL_DMA_Abort_IT>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d016      	beq.n	80075c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800759c:	4610      	mov	r0, r2
 800759e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a0:	e00e      	b.n	80075c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f9ca 	bl	800793c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a8:	e00a      	b.n	80075c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f9c6 	bl	800793c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b0:	e006      	b.n	80075c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f9c2 	bl	800793c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80075be:	e18d      	b.n	80078dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075c0:	bf00      	nop
    return;
 80075c2:	e18b      	b.n	80078dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	f040 8167 	bne.w	800789c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80075ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d2:	f003 0310 	and.w	r3, r3, #16
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 8160 	beq.w	800789c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80075dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e0:	f003 0310 	and.w	r3, r3, #16
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f000 8159 	beq.w	800789c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075ea:	2300      	movs	r3, #0
 80075ec:	60bb      	str	r3, [r7, #8]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	60bb      	str	r3, [r7, #8]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	60bb      	str	r3, [r7, #8]
 80075fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800760a:	2b40      	cmp	r3, #64	@ 0x40
 800760c:	f040 80ce 	bne.w	80077ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800761c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 80a9 	beq.w	8007778 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800762a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800762e:	429a      	cmp	r2, r3
 8007630:	f080 80a2 	bcs.w	8007778 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800763a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007646:	f000 8088 	beq.w	800775a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	330c      	adds	r3, #12
 8007650:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007654:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007658:	e853 3f00 	ldrex	r3, [r3]
 800765c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007660:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007668:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	330c      	adds	r3, #12
 8007672:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007676:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800767a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007682:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800768e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007692:	2b00      	cmp	r3, #0
 8007694:	d1d9      	bne.n	800764a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3314      	adds	r3, #20
 800769c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076a8:	f023 0301 	bic.w	r3, r3, #1
 80076ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	3314      	adds	r3, #20
 80076b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80076ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80076be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80076c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80076cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1e1      	bne.n	8007696 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3314      	adds	r3, #20
 80076d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3314      	adds	r3, #20
 80076f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007704:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e3      	bne.n	80076d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2220      	movs	r2, #32
 800770e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	330c      	adds	r3, #12
 800771e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007722:	e853 3f00 	ldrex	r3, [r3]
 8007726:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800772a:	f023 0310 	bic.w	r3, r3, #16
 800772e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	330c      	adds	r3, #12
 8007738:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800773c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800773e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007740:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007742:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007744:	e841 2300 	strex	r3, r2, [r1]
 8007748:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800774a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1e3      	bne.n	8007718 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007754:	4618      	mov	r0, r3
 8007756:	f7fb fb85 	bl	8002e64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2202      	movs	r2, #2
 800775e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007768:	b29b      	uxth	r3, r3
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	b29b      	uxth	r3, r3
 800776e:	4619      	mov	r1, r3
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f7f9 f817 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007776:	e0b3      	b.n	80078e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800777c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007780:	429a      	cmp	r2, r3
 8007782:	f040 80ad 	bne.w	80078e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800778a:	69db      	ldr	r3, [r3, #28]
 800778c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007790:	f040 80a6 	bne.w	80078e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7f8 ffff 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
      return;
 80077a6:	e09b      	b.n	80078e0 <HAL_UART_IRQHandler+0x548>
 80077a8:	08007f17 	.word	0x08007f17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f000 808e 	beq.w	80078e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80077c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 8089 	beq.w	80078e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	330c      	adds	r3, #12
 80077d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077dc:	e853 3f00 	ldrex	r3, [r3]
 80077e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	330c      	adds	r3, #12
 80077f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80077f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80077f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077fe:	e841 2300 	strex	r3, r2, [r1]
 8007802:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1e3      	bne.n	80077d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3314      	adds	r3, #20
 8007810:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	e853 3f00 	ldrex	r3, [r3]
 8007818:	623b      	str	r3, [r7, #32]
   return(result);
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3314      	adds	r3, #20
 800782a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800782e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007830:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007836:	e841 2300 	strex	r3, r2, [r1]
 800783a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1e3      	bne.n	800780a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2220      	movs	r2, #32
 8007846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	330c      	adds	r3, #12
 8007856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	e853 3f00 	ldrex	r3, [r3]
 800785e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f023 0310 	bic.w	r3, r3, #16
 8007866:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	330c      	adds	r3, #12
 8007870:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007874:	61fa      	str	r2, [r7, #28]
 8007876:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007878:	69b9      	ldr	r1, [r7, #24]
 800787a:	69fa      	ldr	r2, [r7, #28]
 800787c:	e841 2300 	strex	r3, r2, [r1]
 8007880:	617b      	str	r3, [r7, #20]
   return(result);
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1e3      	bne.n	8007850 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800788e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007892:	4619      	mov	r1, r3
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f7f8 ff85 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800789a:	e023      	b.n	80078e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800789c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d009      	beq.n	80078bc <HAL_UART_IRQHandler+0x524>
 80078a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d003      	beq.n	80078bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fb3f 	bl	8007f38 <UART_Transmit_IT>
    return;
 80078ba:	e014      	b.n	80078e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80078bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00e      	beq.n	80078e6 <HAL_UART_IRQHandler+0x54e>
 80078c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d008      	beq.n	80078e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fb7f 	bl	8007fd8 <UART_EndTransmit_IT>
    return;
 80078da:	e004      	b.n	80078e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80078dc:	bf00      	nop
 80078de:	e002      	b.n	80078e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80078e0:	bf00      	nop
 80078e2:	e000      	b.n	80078e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80078e4:	bf00      	nop
  }
}
 80078e6:	37e8      	adds	r7, #232	@ 0xe8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007944:	bf00      	nop
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b090      	sub	sp, #64	@ 0x40
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007968:	2b00      	cmp	r3, #0
 800796a:	d137      	bne.n	80079dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800796c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800796e:	2200      	movs	r2, #0
 8007970:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	3314      	adds	r3, #20
 8007978:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797c:	e853 3f00 	ldrex	r3, [r3]
 8007980:	623b      	str	r3, [r7, #32]
   return(result);
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007988:	63bb      	str	r3, [r7, #56]	@ 0x38
 800798a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3314      	adds	r3, #20
 8007990:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007992:	633a      	str	r2, [r7, #48]	@ 0x30
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007996:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007998:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800799a:	e841 2300 	strex	r3, r2, [r1]
 800799e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1e5      	bne.n	8007972 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	330c      	adds	r3, #12
 80079ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	e853 3f00 	ldrex	r3, [r3]
 80079b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	330c      	adds	r3, #12
 80079c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079c6:	61fa      	str	r2, [r7, #28]
 80079c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ca:	69b9      	ldr	r1, [r7, #24]
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	e841 2300 	strex	r3, r2, [r1]
 80079d2:	617b      	str	r3, [r7, #20]
   return(result);
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1e5      	bne.n	80079a6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079da:	e002      	b.n	80079e2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80079dc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80079de:	f7ff ff85 	bl	80078ec <HAL_UART_TxCpltCallback>
}
 80079e2:	bf00      	nop
 80079e4:	3740      	adds	r7, #64	@ 0x40
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b084      	sub	sp, #16
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f7ff ff81 	bl	8007900 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079fe:	bf00      	nop
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b09c      	sub	sp, #112	@ 0x70
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a12:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d172      	bne.n	8007b08 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007a22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a24:	2200      	movs	r2, #0
 8007a26:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	330c      	adds	r3, #12
 8007a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a32:	e853 3f00 	ldrex	r3, [r3]
 8007a36:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a3a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a3e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	330c      	adds	r3, #12
 8007a46:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007a4a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a50:	e841 2300 	strex	r3, r2, [r1]
 8007a54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1e5      	bne.n	8007a28 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	3314      	adds	r3, #20
 8007a62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a66:	e853 3f00 	ldrex	r3, [r3]
 8007a6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a6e:	f023 0301 	bic.w	r3, r3, #1
 8007a72:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	3314      	adds	r3, #20
 8007a7a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007a7c:	647a      	str	r2, [r7, #68]	@ 0x44
 8007a7e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a84:	e841 2300 	strex	r3, r2, [r1]
 8007a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1e5      	bne.n	8007a5c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	3314      	adds	r3, #20
 8007a96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9a:	e853 3f00 	ldrex	r3, [r3]
 8007a9e:	623b      	str	r3, [r7, #32]
   return(result);
 8007aa0:	6a3b      	ldr	r3, [r7, #32]
 8007aa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007aa6:	663b      	str	r3, [r7, #96]	@ 0x60
 8007aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	3314      	adds	r3, #20
 8007aae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007ab0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ab6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ab8:	e841 2300 	strex	r3, r2, [r1]
 8007abc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1e5      	bne.n	8007a90 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007ac4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007acc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d119      	bne.n	8007b08 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ad4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	330c      	adds	r3, #12
 8007ada:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	e853 3f00 	ldrex	r3, [r3]
 8007ae2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f023 0310 	bic.w	r3, r3, #16
 8007aea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007aec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	330c      	adds	r3, #12
 8007af2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007af4:	61fa      	str	r2, [r7, #28]
 8007af6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	69b9      	ldr	r1, [r7, #24]
 8007afa:	69fa      	ldr	r2, [r7, #28]
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	617b      	str	r3, [r7, #20]
   return(result);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e5      	bne.n	8007ad4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d106      	bne.n	8007b24 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b1e:	f7f8 fe41 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b22:	e002      	b.n	8007b2a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007b24:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b26:	f7ff fef5 	bl	8007914 <HAL_UART_RxCpltCallback>
}
 8007b2a:	bf00      	nop
 8007b2c:	3770      	adds	r7, #112	@ 0x70
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2201      	movs	r2, #1
 8007b44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d108      	bne.n	8007b60 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b52:	085b      	lsrs	r3, r3, #1
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	4619      	mov	r1, r3
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f7f8 fe23 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b5e:	e002      	b.n	8007b66 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f7ff fee1 	bl	8007928 <HAL_UART_RxHalfCpltCallback>
}
 8007b66:	bf00      	nop
 8007b68:	3710      	adds	r7, #16
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b084      	sub	sp, #16
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b7e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b8a:	2b80      	cmp	r3, #128	@ 0x80
 8007b8c:	bf0c      	ite	eq
 8007b8e:	2301      	moveq	r3, #1
 8007b90:	2300      	movne	r3, #0
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b21      	cmp	r3, #33	@ 0x21
 8007ba0:	d108      	bne.n	8007bb4 <UART_DMAError+0x46>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d005      	beq.n	8007bb4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2200      	movs	r2, #0
 8007bac:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007bae:	68b8      	ldr	r0, [r7, #8]
 8007bb0:	f000 f926 	bl	8007e00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bbe:	2b40      	cmp	r3, #64	@ 0x40
 8007bc0:	bf0c      	ite	eq
 8007bc2:	2301      	moveq	r3, #1
 8007bc4:	2300      	movne	r3, #0
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	2b22      	cmp	r3, #34	@ 0x22
 8007bd4:	d108      	bne.n	8007be8 <UART_DMAError+0x7a>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d005      	beq.n	8007be8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	2200      	movs	r2, #0
 8007be0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007be2:	68b8      	ldr	r0, [r7, #8]
 8007be4:	f000 f934 	bl	8007e50 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bec:	f043 0210 	orr.w	r2, r3, #16
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bf4:	68b8      	ldr	r0, [r7, #8]
 8007bf6:	f7ff fea1 	bl	800793c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bfa:	bf00      	nop
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b086      	sub	sp, #24
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	60f8      	str	r0, [r7, #12]
 8007c0a:	60b9      	str	r1, [r7, #8]
 8007c0c:	603b      	str	r3, [r7, #0]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c12:	e03b      	b.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1a:	d037      	beq.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c1c:	f7fa feda 	bl	80029d4 <HAL_GetTick>
 8007c20:	4602      	mov	r2, r0
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	6a3a      	ldr	r2, [r7, #32]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d302      	bcc.n	8007c32 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d101      	bne.n	8007c36 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e03a      	b.n	8007cac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	f003 0304 	and.w	r3, r3, #4
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d023      	beq.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b80      	cmp	r3, #128	@ 0x80
 8007c48:	d020      	beq.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2b40      	cmp	r3, #64	@ 0x40
 8007c4e:	d01d      	beq.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0308 	and.w	r3, r3, #8
 8007c5a:	2b08      	cmp	r3, #8
 8007c5c:	d116      	bne.n	8007c8c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007c5e:	2300      	movs	r3, #0
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	617b      	str	r3, [r7, #20]
 8007c72:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f8eb 	bl	8007e50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2208      	movs	r2, #8
 8007c7e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e00f      	b.n	8007cac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	4013      	ands	r3, r2
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	bf0c      	ite	eq
 8007c9c:	2301      	moveq	r3, #1
 8007c9e:	2300      	movne	r3, #0
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	79fb      	ldrb	r3, [r7, #7]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d0b4      	beq.n	8007c14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b098      	sub	sp, #96	@ 0x60
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	88fa      	ldrh	r2, [r7, #6]
 8007ccc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2222      	movs	r2, #34	@ 0x22
 8007cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce0:	4a44      	ldr	r2, [pc, #272]	@ (8007df4 <UART_Start_Receive_DMA+0x140>)
 8007ce2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce8:	4a43      	ldr	r2, [pc, #268]	@ (8007df8 <UART_Start_Receive_DMA+0x144>)
 8007cea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf0:	4a42      	ldr	r2, [pc, #264]	@ (8007dfc <UART_Start_Receive_DMA+0x148>)
 8007cf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007cfc:	f107 0308 	add.w	r3, r7, #8
 8007d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	3304      	adds	r3, #4
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	88fb      	ldrh	r3, [r7, #6]
 8007d14:	f7fb f84e 	bl	8002db4 <HAL_DMA_Start_IT>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d008      	beq.n	8007d30 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2210      	movs	r2, #16
 8007d22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e05d      	b.n	8007dec <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007d30:	2300      	movs	r3, #0
 8007d32:	613b      	str	r3, [r7, #16]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	613b      	str	r3, [r7, #16]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	613b      	str	r3, [r7, #16]
 8007d44:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d019      	beq.n	8007d82 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	330c      	adds	r3, #12
 8007d54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d58:	e853 3f00 	ldrex	r3, [r3]
 8007d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	330c      	adds	r3, #12
 8007d6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d6e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007d70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007d74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d76:	e841 2300 	strex	r3, r2, [r1]
 8007d7a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1e5      	bne.n	8007d4e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3314      	adds	r3, #20
 8007d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8c:	e853 3f00 	ldrex	r3, [r3]
 8007d90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d94:	f043 0301 	orr.w	r3, r3, #1
 8007d98:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3314      	adds	r3, #20
 8007da0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007da2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007da4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007da8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007daa:	e841 2300 	strex	r3, r2, [r1]
 8007dae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d1e5      	bne.n	8007d82 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	3314      	adds	r3, #20
 8007dbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	e853 3f00 	ldrex	r3, [r3]
 8007dc4:	617b      	str	r3, [r7, #20]
   return(result);
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3314      	adds	r3, #20
 8007dd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007dd6:	627a      	str	r2, [r7, #36]	@ 0x24
 8007dd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	6a39      	ldr	r1, [r7, #32]
 8007ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dde:	e841 2300 	strex	r3, r2, [r1]
 8007de2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1e5      	bne.n	8007db6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3760      	adds	r7, #96	@ 0x60
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	08007a07 	.word	0x08007a07
 8007df8:	08007b33 	.word	0x08007b33
 8007dfc:	08007b6f 	.word	0x08007b6f

08007e00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b089      	sub	sp, #36	@ 0x24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	330c      	adds	r3, #12
 8007e0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	e853 3f00 	ldrex	r3, [r3]
 8007e16:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007e1e:	61fb      	str	r3, [r7, #28]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	330c      	adds	r3, #12
 8007e26:	69fa      	ldr	r2, [r7, #28]
 8007e28:	61ba      	str	r2, [r7, #24]
 8007e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	6979      	ldr	r1, [r7, #20]
 8007e2e:	69ba      	ldr	r2, [r7, #24]
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	613b      	str	r3, [r7, #16]
   return(result);
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e5      	bne.n	8007e08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007e44:	bf00      	nop
 8007e46:	3724      	adds	r7, #36	@ 0x24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b095      	sub	sp, #84	@ 0x54
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	330c      	adds	r3, #12
 8007e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	330c      	adds	r3, #12
 8007e76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e78:	643a      	str	r2, [r7, #64]	@ 0x40
 8007e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e5      	bne.n	8007e58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	3314      	adds	r3, #20
 8007e92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	e853 3f00 	ldrex	r3, [r3]
 8007e9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e9c:	69fb      	ldr	r3, [r7, #28]
 8007e9e:	f023 0301 	bic.w	r3, r3, #1
 8007ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3314      	adds	r3, #20
 8007eaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007eae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eb4:	e841 2300 	strex	r3, r2, [r1]
 8007eb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1e5      	bne.n	8007e8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d119      	bne.n	8007efc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	e853 3f00 	ldrex	r3, [r3]
 8007ed6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f023 0310 	bic.w	r3, r3, #16
 8007ede:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ee8:	61ba      	str	r2, [r7, #24]
 8007eea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eec:	6979      	ldr	r1, [r7, #20]
 8007eee:	69ba      	ldr	r2, [r7, #24]
 8007ef0:	e841 2300 	strex	r3, r2, [r1]
 8007ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e5      	bne.n	8007ec8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2220      	movs	r2, #32
 8007f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007f0a:	bf00      	nop
 8007f0c:	3754      	adds	r7, #84	@ 0x54
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f7ff fd06 	bl	800793c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f30:	bf00      	nop
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b21      	cmp	r3, #33	@ 0x21
 8007f4a:	d13e      	bne.n	8007fca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f54:	d114      	bne.n	8007f80 <UART_Transmit_IT+0x48>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	691b      	ldr	r3, [r3, #16]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d110      	bne.n	8007f80 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	461a      	mov	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f72:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6a1b      	ldr	r3, [r3, #32]
 8007f78:	1c9a      	adds	r2, r3, #2
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	621a      	str	r2, [r3, #32]
 8007f7e:	e008      	b.n	8007f92 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a1b      	ldr	r3, [r3, #32]
 8007f84:	1c59      	adds	r1, r3, #1
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6211      	str	r1, [r2, #32]
 8007f8a:	781a      	ldrb	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10f      	bne.n	8007fc6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68da      	ldr	r2, [r3, #12]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007fb4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68da      	ldr	r2, [r3, #12]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	e000      	b.n	8007fcc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007fca:	2302      	movs	r3, #2
  }
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3714      	adds	r7, #20
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f7ff fc77 	bl	80078ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3708      	adds	r7, #8
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08c      	sub	sp, #48	@ 0x30
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008010:	2300      	movs	r3, #0
 8008012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008014:	2300      	movs	r3, #0
 8008016:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b22      	cmp	r3, #34	@ 0x22
 8008022:	f040 80aa 	bne.w	800817a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800802e:	d115      	bne.n	800805c <UART_Receive_IT+0x54>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d111      	bne.n	800805c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	b29b      	uxth	r3, r3
 8008046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800804a:	b29a      	uxth	r2, r3
 800804c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008054:	1c9a      	adds	r2, r3, #2
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	629a      	str	r2, [r3, #40]	@ 0x28
 800805a:	e024      	b.n	80080a6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008060:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800806a:	d007      	beq.n	800807c <UART_Receive_IT+0x74>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10a      	bne.n	800808a <UART_Receive_IT+0x82>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d106      	bne.n	800808a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	b2da      	uxtb	r2, r3
 8008084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008086:	701a      	strb	r2, [r3, #0]
 8008088:	e008      	b.n	800809c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	b2db      	uxtb	r3, r3
 8008092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008096:	b2da      	uxtb	r2, r3
 8008098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	3b01      	subs	r3, #1
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	4619      	mov	r1, r3
 80080b4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d15d      	bne.n	8008176 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68da      	ldr	r2, [r3, #12]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f022 0220 	bic.w	r2, r2, #32
 80080c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	695a      	ldr	r2, [r3, #20]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f022 0201 	bic.w	r2, r2, #1
 80080e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2220      	movs	r2, #32
 80080ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d135      	bne.n	800816c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	330c      	adds	r3, #12
 800810c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	e853 3f00 	ldrex	r3, [r3]
 8008114:	613b      	str	r3, [r7, #16]
   return(result);
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	f023 0310 	bic.w	r3, r3, #16
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	330c      	adds	r3, #12
 8008124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008126:	623a      	str	r2, [r7, #32]
 8008128:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812a:	69f9      	ldr	r1, [r7, #28]
 800812c:	6a3a      	ldr	r2, [r7, #32]
 800812e:	e841 2300 	strex	r3, r2, [r1]
 8008132:	61bb      	str	r3, [r7, #24]
   return(result);
 8008134:	69bb      	ldr	r3, [r7, #24]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1e5      	bne.n	8008106 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0310 	and.w	r3, r3, #16
 8008144:	2b10      	cmp	r3, #16
 8008146:	d10a      	bne.n	800815e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008148:	2300      	movs	r3, #0
 800814a:	60fb      	str	r3, [r7, #12]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	60fb      	str	r3, [r7, #12]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008162:	4619      	mov	r1, r3
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f7f8 fb1d 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
 800816a:	e002      	b.n	8008172 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7ff fbd1 	bl	8007914 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008172:	2300      	movs	r3, #0
 8008174:	e002      	b.n	800817c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008176:	2300      	movs	r3, #0
 8008178:	e000      	b.n	800817c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800817a:	2302      	movs	r3, #2
  }
}
 800817c:	4618      	mov	r0, r3
 800817e:	3730      	adds	r7, #48	@ 0x30
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008188:	b0c0      	sub	sp, #256	@ 0x100
 800818a:	af00      	add	r7, sp, #0
 800818c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800819c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a0:	68d9      	ldr	r1, [r3, #12]
 80081a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	ea40 0301 	orr.w	r3, r0, r1
 80081ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80081ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081b2:	689a      	ldr	r2, [r3, #8]
 80081b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	431a      	orrs	r2, r3
 80081bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	431a      	orrs	r2, r3
 80081c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c8:	69db      	ldr	r3, [r3, #28]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80081d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80081dc:	f021 010c 	bic.w	r1, r1, #12
 80081e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081ea:	430b      	orrs	r3, r1
 80081ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	695b      	ldr	r3, [r3, #20]
 80081f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80081fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081fe:	6999      	ldr	r1, [r3, #24]
 8008200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	ea40 0301 	orr.w	r3, r0, r1
 800820a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800820c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	4b8f      	ldr	r3, [pc, #572]	@ (8008450 <UART_SetConfig+0x2cc>)
 8008214:	429a      	cmp	r2, r3
 8008216:	d005      	beq.n	8008224 <UART_SetConfig+0xa0>
 8008218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	4b8d      	ldr	r3, [pc, #564]	@ (8008454 <UART_SetConfig+0x2d0>)
 8008220:	429a      	cmp	r2, r3
 8008222:	d104      	bne.n	800822e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008224:	f7fc f84a 	bl	80042bc <HAL_RCC_GetPCLK2Freq>
 8008228:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800822c:	e003      	b.n	8008236 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800822e:	f7fc f831 	bl	8004294 <HAL_RCC_GetPCLK1Freq>
 8008232:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823a:	69db      	ldr	r3, [r3, #28]
 800823c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008240:	f040 810c 	bne.w	800845c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008244:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008248:	2200      	movs	r2, #0
 800824a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800824e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008252:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008256:	4622      	mov	r2, r4
 8008258:	462b      	mov	r3, r5
 800825a:	1891      	adds	r1, r2, r2
 800825c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800825e:	415b      	adcs	r3, r3
 8008260:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008262:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008266:	4621      	mov	r1, r4
 8008268:	eb12 0801 	adds.w	r8, r2, r1
 800826c:	4629      	mov	r1, r5
 800826e:	eb43 0901 	adc.w	r9, r3, r1
 8008272:	f04f 0200 	mov.w	r2, #0
 8008276:	f04f 0300 	mov.w	r3, #0
 800827a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800827e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008282:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008286:	4690      	mov	r8, r2
 8008288:	4699      	mov	r9, r3
 800828a:	4623      	mov	r3, r4
 800828c:	eb18 0303 	adds.w	r3, r8, r3
 8008290:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008294:	462b      	mov	r3, r5
 8008296:	eb49 0303 	adc.w	r3, r9, r3
 800829a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800829e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80082aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80082ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80082b2:	460b      	mov	r3, r1
 80082b4:	18db      	adds	r3, r3, r3
 80082b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082b8:	4613      	mov	r3, r2
 80082ba:	eb42 0303 	adc.w	r3, r2, r3
 80082be:	657b      	str	r3, [r7, #84]	@ 0x54
 80082c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80082c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80082c8:	f7f7 ffe2 	bl	8000290 <__aeabi_uldivmod>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4b61      	ldr	r3, [pc, #388]	@ (8008458 <UART_SetConfig+0x2d4>)
 80082d2:	fba3 2302 	umull	r2, r3, r3, r2
 80082d6:	095b      	lsrs	r3, r3, #5
 80082d8:	011c      	lsls	r4, r3, #4
 80082da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082de:	2200      	movs	r2, #0
 80082e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80082e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80082e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80082ec:	4642      	mov	r2, r8
 80082ee:	464b      	mov	r3, r9
 80082f0:	1891      	adds	r1, r2, r2
 80082f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80082f4:	415b      	adcs	r3, r3
 80082f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80082fc:	4641      	mov	r1, r8
 80082fe:	eb12 0a01 	adds.w	sl, r2, r1
 8008302:	4649      	mov	r1, r9
 8008304:	eb43 0b01 	adc.w	fp, r3, r1
 8008308:	f04f 0200 	mov.w	r2, #0
 800830c:	f04f 0300 	mov.w	r3, #0
 8008310:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008314:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008318:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800831c:	4692      	mov	sl, r2
 800831e:	469b      	mov	fp, r3
 8008320:	4643      	mov	r3, r8
 8008322:	eb1a 0303 	adds.w	r3, sl, r3
 8008326:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800832a:	464b      	mov	r3, r9
 800832c:	eb4b 0303 	adc.w	r3, fp, r3
 8008330:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008340:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008344:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008348:	460b      	mov	r3, r1
 800834a:	18db      	adds	r3, r3, r3
 800834c:	643b      	str	r3, [r7, #64]	@ 0x40
 800834e:	4613      	mov	r3, r2
 8008350:	eb42 0303 	adc.w	r3, r2, r3
 8008354:	647b      	str	r3, [r7, #68]	@ 0x44
 8008356:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800835a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800835e:	f7f7 ff97 	bl	8000290 <__aeabi_uldivmod>
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	4611      	mov	r1, r2
 8008368:	4b3b      	ldr	r3, [pc, #236]	@ (8008458 <UART_SetConfig+0x2d4>)
 800836a:	fba3 2301 	umull	r2, r3, r3, r1
 800836e:	095b      	lsrs	r3, r3, #5
 8008370:	2264      	movs	r2, #100	@ 0x64
 8008372:	fb02 f303 	mul.w	r3, r2, r3
 8008376:	1acb      	subs	r3, r1, r3
 8008378:	00db      	lsls	r3, r3, #3
 800837a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800837e:	4b36      	ldr	r3, [pc, #216]	@ (8008458 <UART_SetConfig+0x2d4>)
 8008380:	fba3 2302 	umull	r2, r3, r3, r2
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	005b      	lsls	r3, r3, #1
 8008388:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800838c:	441c      	add	r4, r3
 800838e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008392:	2200      	movs	r2, #0
 8008394:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008398:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800839c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80083a0:	4642      	mov	r2, r8
 80083a2:	464b      	mov	r3, r9
 80083a4:	1891      	adds	r1, r2, r2
 80083a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80083a8:	415b      	adcs	r3, r3
 80083aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80083b0:	4641      	mov	r1, r8
 80083b2:	1851      	adds	r1, r2, r1
 80083b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80083b6:	4649      	mov	r1, r9
 80083b8:	414b      	adcs	r3, r1
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80083bc:	f04f 0200 	mov.w	r2, #0
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80083c8:	4659      	mov	r1, fp
 80083ca:	00cb      	lsls	r3, r1, #3
 80083cc:	4651      	mov	r1, sl
 80083ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083d2:	4651      	mov	r1, sl
 80083d4:	00ca      	lsls	r2, r1, #3
 80083d6:	4610      	mov	r0, r2
 80083d8:	4619      	mov	r1, r3
 80083da:	4603      	mov	r3, r0
 80083dc:	4642      	mov	r2, r8
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083e4:	464b      	mov	r3, r9
 80083e6:	460a      	mov	r2, r1
 80083e8:	eb42 0303 	adc.w	r3, r2, r3
 80083ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80083fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008400:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008404:	460b      	mov	r3, r1
 8008406:	18db      	adds	r3, r3, r3
 8008408:	62bb      	str	r3, [r7, #40]	@ 0x28
 800840a:	4613      	mov	r3, r2
 800840c:	eb42 0303 	adc.w	r3, r2, r3
 8008410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008412:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008416:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800841a:	f7f7 ff39 	bl	8000290 <__aeabi_uldivmod>
 800841e:	4602      	mov	r2, r0
 8008420:	460b      	mov	r3, r1
 8008422:	4b0d      	ldr	r3, [pc, #52]	@ (8008458 <UART_SetConfig+0x2d4>)
 8008424:	fba3 1302 	umull	r1, r3, r3, r2
 8008428:	095b      	lsrs	r3, r3, #5
 800842a:	2164      	movs	r1, #100	@ 0x64
 800842c:	fb01 f303 	mul.w	r3, r1, r3
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	00db      	lsls	r3, r3, #3
 8008434:	3332      	adds	r3, #50	@ 0x32
 8008436:	4a08      	ldr	r2, [pc, #32]	@ (8008458 <UART_SetConfig+0x2d4>)
 8008438:	fba2 2303 	umull	r2, r3, r2, r3
 800843c:	095b      	lsrs	r3, r3, #5
 800843e:	f003 0207 	and.w	r2, r3, #7
 8008442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4422      	add	r2, r4
 800844a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800844c:	e106      	b.n	800865c <UART_SetConfig+0x4d8>
 800844e:	bf00      	nop
 8008450:	40011000 	.word	0x40011000
 8008454:	40011400 	.word	0x40011400
 8008458:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800845c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008460:	2200      	movs	r2, #0
 8008462:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008466:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800846a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800846e:	4642      	mov	r2, r8
 8008470:	464b      	mov	r3, r9
 8008472:	1891      	adds	r1, r2, r2
 8008474:	6239      	str	r1, [r7, #32]
 8008476:	415b      	adcs	r3, r3
 8008478:	627b      	str	r3, [r7, #36]	@ 0x24
 800847a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800847e:	4641      	mov	r1, r8
 8008480:	1854      	adds	r4, r2, r1
 8008482:	4649      	mov	r1, r9
 8008484:	eb43 0501 	adc.w	r5, r3, r1
 8008488:	f04f 0200 	mov.w	r2, #0
 800848c:	f04f 0300 	mov.w	r3, #0
 8008490:	00eb      	lsls	r3, r5, #3
 8008492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008496:	00e2      	lsls	r2, r4, #3
 8008498:	4614      	mov	r4, r2
 800849a:	461d      	mov	r5, r3
 800849c:	4643      	mov	r3, r8
 800849e:	18e3      	adds	r3, r4, r3
 80084a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084a4:	464b      	mov	r3, r9
 80084a6:	eb45 0303 	adc.w	r3, r5, r3
 80084aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80084ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80084ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80084be:	f04f 0200 	mov.w	r2, #0
 80084c2:	f04f 0300 	mov.w	r3, #0
 80084c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80084ca:	4629      	mov	r1, r5
 80084cc:	008b      	lsls	r3, r1, #2
 80084ce:	4621      	mov	r1, r4
 80084d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084d4:	4621      	mov	r1, r4
 80084d6:	008a      	lsls	r2, r1, #2
 80084d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80084dc:	f7f7 fed8 	bl	8000290 <__aeabi_uldivmod>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	4b60      	ldr	r3, [pc, #384]	@ (8008668 <UART_SetConfig+0x4e4>)
 80084e6:	fba3 2302 	umull	r2, r3, r3, r2
 80084ea:	095b      	lsrs	r3, r3, #5
 80084ec:	011c      	lsls	r4, r3, #4
 80084ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084f2:	2200      	movs	r2, #0
 80084f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80084f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80084fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008500:	4642      	mov	r2, r8
 8008502:	464b      	mov	r3, r9
 8008504:	1891      	adds	r1, r2, r2
 8008506:	61b9      	str	r1, [r7, #24]
 8008508:	415b      	adcs	r3, r3
 800850a:	61fb      	str	r3, [r7, #28]
 800850c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008510:	4641      	mov	r1, r8
 8008512:	1851      	adds	r1, r2, r1
 8008514:	6139      	str	r1, [r7, #16]
 8008516:	4649      	mov	r1, r9
 8008518:	414b      	adcs	r3, r1
 800851a:	617b      	str	r3, [r7, #20]
 800851c:	f04f 0200 	mov.w	r2, #0
 8008520:	f04f 0300 	mov.w	r3, #0
 8008524:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008528:	4659      	mov	r1, fp
 800852a:	00cb      	lsls	r3, r1, #3
 800852c:	4651      	mov	r1, sl
 800852e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008532:	4651      	mov	r1, sl
 8008534:	00ca      	lsls	r2, r1, #3
 8008536:	4610      	mov	r0, r2
 8008538:	4619      	mov	r1, r3
 800853a:	4603      	mov	r3, r0
 800853c:	4642      	mov	r2, r8
 800853e:	189b      	adds	r3, r3, r2
 8008540:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008544:	464b      	mov	r3, r9
 8008546:	460a      	mov	r2, r1
 8008548:	eb42 0303 	adc.w	r3, r2, r3
 800854c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	2200      	movs	r2, #0
 8008558:	67bb      	str	r3, [r7, #120]	@ 0x78
 800855a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800855c:	f04f 0200 	mov.w	r2, #0
 8008560:	f04f 0300 	mov.w	r3, #0
 8008564:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008568:	4649      	mov	r1, r9
 800856a:	008b      	lsls	r3, r1, #2
 800856c:	4641      	mov	r1, r8
 800856e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008572:	4641      	mov	r1, r8
 8008574:	008a      	lsls	r2, r1, #2
 8008576:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800857a:	f7f7 fe89 	bl	8000290 <__aeabi_uldivmod>
 800857e:	4602      	mov	r2, r0
 8008580:	460b      	mov	r3, r1
 8008582:	4611      	mov	r1, r2
 8008584:	4b38      	ldr	r3, [pc, #224]	@ (8008668 <UART_SetConfig+0x4e4>)
 8008586:	fba3 2301 	umull	r2, r3, r3, r1
 800858a:	095b      	lsrs	r3, r3, #5
 800858c:	2264      	movs	r2, #100	@ 0x64
 800858e:	fb02 f303 	mul.w	r3, r2, r3
 8008592:	1acb      	subs	r3, r1, r3
 8008594:	011b      	lsls	r3, r3, #4
 8008596:	3332      	adds	r3, #50	@ 0x32
 8008598:	4a33      	ldr	r2, [pc, #204]	@ (8008668 <UART_SetConfig+0x4e4>)
 800859a:	fba2 2303 	umull	r2, r3, r2, r3
 800859e:	095b      	lsrs	r3, r3, #5
 80085a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80085a4:	441c      	add	r4, r3
 80085a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085aa:	2200      	movs	r2, #0
 80085ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80085ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80085b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80085b4:	4642      	mov	r2, r8
 80085b6:	464b      	mov	r3, r9
 80085b8:	1891      	adds	r1, r2, r2
 80085ba:	60b9      	str	r1, [r7, #8]
 80085bc:	415b      	adcs	r3, r3
 80085be:	60fb      	str	r3, [r7, #12]
 80085c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085c4:	4641      	mov	r1, r8
 80085c6:	1851      	adds	r1, r2, r1
 80085c8:	6039      	str	r1, [r7, #0]
 80085ca:	4649      	mov	r1, r9
 80085cc:	414b      	adcs	r3, r1
 80085ce:	607b      	str	r3, [r7, #4]
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	f04f 0300 	mov.w	r3, #0
 80085d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085dc:	4659      	mov	r1, fp
 80085de:	00cb      	lsls	r3, r1, #3
 80085e0:	4651      	mov	r1, sl
 80085e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085e6:	4651      	mov	r1, sl
 80085e8:	00ca      	lsls	r2, r1, #3
 80085ea:	4610      	mov	r0, r2
 80085ec:	4619      	mov	r1, r3
 80085ee:	4603      	mov	r3, r0
 80085f0:	4642      	mov	r2, r8
 80085f2:	189b      	adds	r3, r3, r2
 80085f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085f6:	464b      	mov	r3, r9
 80085f8:	460a      	mov	r2, r1
 80085fa:	eb42 0303 	adc.w	r3, r2, r3
 80085fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	663b      	str	r3, [r7, #96]	@ 0x60
 800860a:	667a      	str	r2, [r7, #100]	@ 0x64
 800860c:	f04f 0200 	mov.w	r2, #0
 8008610:	f04f 0300 	mov.w	r3, #0
 8008614:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008618:	4649      	mov	r1, r9
 800861a:	008b      	lsls	r3, r1, #2
 800861c:	4641      	mov	r1, r8
 800861e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008622:	4641      	mov	r1, r8
 8008624:	008a      	lsls	r2, r1, #2
 8008626:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800862a:	f7f7 fe31 	bl	8000290 <__aeabi_uldivmod>
 800862e:	4602      	mov	r2, r0
 8008630:	460b      	mov	r3, r1
 8008632:	4b0d      	ldr	r3, [pc, #52]	@ (8008668 <UART_SetConfig+0x4e4>)
 8008634:	fba3 1302 	umull	r1, r3, r3, r2
 8008638:	095b      	lsrs	r3, r3, #5
 800863a:	2164      	movs	r1, #100	@ 0x64
 800863c:	fb01 f303 	mul.w	r3, r1, r3
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	011b      	lsls	r3, r3, #4
 8008644:	3332      	adds	r3, #50	@ 0x32
 8008646:	4a08      	ldr	r2, [pc, #32]	@ (8008668 <UART_SetConfig+0x4e4>)
 8008648:	fba2 2303 	umull	r2, r3, r2, r3
 800864c:	095b      	lsrs	r3, r3, #5
 800864e:	f003 020f 	and.w	r2, r3, #15
 8008652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4422      	add	r2, r4
 800865a:	609a      	str	r2, [r3, #8]
}
 800865c:	bf00      	nop
 800865e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008662:	46bd      	mov	sp, r7
 8008664:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008668:	51eb851f 	.word	0x51eb851f

0800866c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800866c:	b084      	sub	sp, #16
 800866e:	b480      	push	{r7}
 8008670:	b085      	sub	sp, #20
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	f107 001c 	add.w	r0, r7, #28
 800867a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800867e:	2300      	movs	r3, #0
 8008680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008682:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008684:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008686:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800868a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800868c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800868e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8008692:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8008696:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	4313      	orrs	r3, r2
 800869c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80086a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	431a      	orrs	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	b004      	add	sp, #16
 80086c0:	4770      	bx	lr

080086c2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b083      	sub	sp, #12
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	370c      	adds	r7, #12
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr

080086fe <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80086fe:	b480      	push	{r7}
 8008700:	b083      	sub	sp, #12
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2203      	movs	r2, #3
 800870a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800871a:	b480      	push	{r7}
 800871c:	b083      	sub	sp, #12
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 0303 	and.w	r3, r3, #3
}
 800872a:	4618      	mov	r0, r3
 800872c:	370c      	adds	r7, #12
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr

08008736 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008736:	b480      	push	{r7}
 8008738:	b085      	sub	sp, #20
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
 800873e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008740:	2300      	movs	r3, #0
 8008742:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008754:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800875a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008760:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	4313      	orrs	r3, r2
 8008766:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008770:	f023 030f 	bic.w	r3, r3, #15
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	431a      	orrs	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3714      	adds	r7, #20
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800878a:	b480      	push	{r7}
 800878c:	b083      	sub	sp, #12
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	b2db      	uxtb	r3, r3
}
 8008798:	4618      	mov	r0, r3
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	3314      	adds	r3, #20
 80087b2:	461a      	mov	r2, r3
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	4413      	add	r3, r2
 80087b8:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
}  
 80087be:	4618      	mov	r0, r3
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr

080087ca <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80087ca:	b480      	push	{r7}
 80087cc:	b085      	sub	sp, #20
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
 80087d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80087d4:	2300      	movs	r3, #0
 80087d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	685a      	ldr	r2, [r3, #4]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087f0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80087f6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80087fc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4313      	orrs	r3, r2
 8008802:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008808:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	431a      	orrs	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008814:	2300      	movs	r3, #0

}
 8008816:	4618      	mov	r0, r3
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b088      	sub	sp, #32
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008830:	2310      	movs	r3, #16
 8008832:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008834:	2340      	movs	r3, #64	@ 0x40
 8008836:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008838:	2300      	movs	r3, #0
 800883a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800883c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008840:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008842:	f107 0308 	add.w	r3, r7, #8
 8008846:	4619      	mov	r1, r3
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7ff ff74 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800884e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008852:	2110      	movs	r1, #16
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fa19 	bl	8008c8c <SDMMC_GetCmdResp1>
 800885a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800885c:	69fb      	ldr	r3, [r7, #28]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3720      	adds	r7, #32
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b088      	sub	sp, #32
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
 800886e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008874:	2311      	movs	r3, #17
 8008876:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008878:	2340      	movs	r3, #64	@ 0x40
 800887a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800887c:	2300      	movs	r3, #0
 800887e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008880:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008884:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008886:	f107 0308 	add.w	r3, r7, #8
 800888a:	4619      	mov	r1, r3
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f7ff ff52 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008896:	2111      	movs	r1, #17
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f9f7 	bl	8008c8c <SDMMC_GetCmdResp1>
 800889e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088a0:	69fb      	ldr	r3, [r7, #28]
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3720      	adds	r7, #32
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b088      	sub	sp, #32
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
 80088b2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80088b8:	2312      	movs	r3, #18
 80088ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80088bc:	2340      	movs	r3, #64	@ 0x40
 80088be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80088c0:	2300      	movs	r3, #0
 80088c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80088c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80088ca:	f107 0308 	add.w	r3, r7, #8
 80088ce:	4619      	mov	r1, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f7ff ff30 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80088d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088da:	2112      	movs	r1, #18
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f9d5 	bl	8008c8c <SDMMC_GetCmdResp1>
 80088e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088e4:	69fb      	ldr	r3, [r7, #28]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3720      	adds	r7, #32
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}

080088ee <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80088ee:	b580      	push	{r7, lr}
 80088f0:	b088      	sub	sp, #32
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80088fc:	2318      	movs	r3, #24
 80088fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008900:	2340      	movs	r3, #64	@ 0x40
 8008902:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008904:	2300      	movs	r3, #0
 8008906:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800890c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800890e:	f107 0308 	add.w	r3, r7, #8
 8008912:	4619      	mov	r1, r3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f7ff ff0e 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800891a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800891e:	2118      	movs	r1, #24
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f9b3 	bl	8008c8c <SDMMC_GetCmdResp1>
 8008926:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008928:	69fb      	ldr	r3, [r7, #28]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3720      	adds	r7, #32
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}

08008932 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008932:	b580      	push	{r7, lr}
 8008934:	b088      	sub	sp, #32
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
 800893a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008940:	2319      	movs	r3, #25
 8008942:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008944:	2340      	movs	r3, #64	@ 0x40
 8008946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008948:	2300      	movs	r3, #0
 800894a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800894c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008950:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008952:	f107 0308 	add.w	r3, r7, #8
 8008956:	4619      	mov	r1, r3
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f7ff feec 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800895e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008962:	2119      	movs	r1, #25
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f991 	bl	8008c8c <SDMMC_GetCmdResp1>
 800896a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800896c:	69fb      	ldr	r3, [r7, #28]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3720      	adds	r7, #32
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b088      	sub	sp, #32
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008980:	2300      	movs	r3, #0
 8008982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008984:	230c      	movs	r3, #12
 8008986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008988:	2340      	movs	r3, #64	@ 0x40
 800898a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800898c:	2300      	movs	r3, #0
 800898e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008990:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008994:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008996:	f107 0308 	add.w	r3, r7, #8
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff feca 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80089a2:	4a05      	ldr	r2, [pc, #20]	@ (80089b8 <SDMMC_CmdStopTransfer+0x40>)
 80089a4:	210c      	movs	r1, #12
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 f970 	bl	8008c8c <SDMMC_GetCmdResp1>
 80089ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089ae:	69fb      	ldr	r3, [r7, #28]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3720      	adds	r7, #32
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	05f5e100 	.word	0x05f5e100

080089bc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08a      	sub	sp, #40	@ 0x28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80089cc:	2307      	movs	r3, #7
 80089ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80089d0:	2340      	movs	r3, #64	@ 0x40
 80089d2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089d4:	2300      	movs	r3, #0
 80089d6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089dc:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089de:	f107 0310 	add.w	r3, r7, #16
 80089e2:	4619      	mov	r1, r3
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f7ff fea6 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80089ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089ee:	2107      	movs	r1, #7
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f000 f94b 	bl	8008c8c <SDMMC_GetCmdResp1>
 80089f6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80089f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3728      	adds	r7, #40	@ 0x28
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b088      	sub	sp, #32
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008a12:	2300      	movs	r3, #0
 8008a14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a16:	2300      	movs	r3, #0
 8008a18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a20:	f107 0308 	add.w	r3, r7, #8
 8008a24:	4619      	mov	r1, r3
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7ff fe85 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 fb65 	bl	80090fc <SDMMC_GetCmdError>
 8008a32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a34:	69fb      	ldr	r3, [r7, #28]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3720      	adds	r7, #32
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}

08008a3e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b088      	sub	sp, #32
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008a46:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8008a4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008a4c:	2308      	movs	r3, #8
 8008a4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a50:	2340      	movs	r3, #64	@ 0x40
 8008a52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a54:	2300      	movs	r3, #0
 8008a56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a5e:	f107 0308 	add.w	r3, r7, #8
 8008a62:	4619      	mov	r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f7ff fe66 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 faf8 	bl	8009060 <SDMMC_GetCmdResp7>
 8008a70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a72:	69fb      	ldr	r3, [r7, #28]
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3720      	adds	r7, #32
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b088      	sub	sp, #32
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008a8a:	2337      	movs	r3, #55	@ 0x37
 8008a8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a8e:	2340      	movs	r3, #64	@ 0x40
 8008a90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a92:	2300      	movs	r3, #0
 8008a94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a9c:	f107 0308 	add.w	r3, r7, #8
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7ff fe47 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008aac:	2137      	movs	r1, #55	@ 0x37
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f8ec 	bl	8008c8c <SDMMC_GetCmdResp1>
 8008ab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ab6:	69fb      	ldr	r3, [r7, #28]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3720      	adds	r7, #32
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b088      	sub	sp, #32
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ad0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ad4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008ad6:	2329      	movs	r3, #41	@ 0x29
 8008ad8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ada:	2340      	movs	r3, #64	@ 0x40
 8008adc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ae6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ae8:	f107 0308 	add.w	r3, r7, #8
 8008aec:	4619      	mov	r1, r3
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f7ff fe21 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 f9ff 	bl	8008ef8 <SDMMC_GetCmdResp3>
 8008afa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008afc:	69fb      	ldr	r3, [r7, #28]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3720      	adds	r7, #32
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}

08008b06 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b088      	sub	sp, #32
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008b14:	2306      	movs	r3, #6
 8008b16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b18:	2340      	movs	r3, #64	@ 0x40
 8008b1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b26:	f107 0308 	add.w	r3, r7, #8
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f7ff fe02 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b36:	2106      	movs	r1, #6
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f8a7 	bl	8008c8c <SDMMC_GetCmdResp1>
 8008b3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b40:	69fb      	ldr	r3, [r7, #28]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3720      	adds	r7, #32
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b088      	sub	sp, #32
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008b52:	2300      	movs	r3, #0
 8008b54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008b56:	2333      	movs	r3, #51	@ 0x33
 8008b58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b5a:	2340      	movs	r3, #64	@ 0x40
 8008b5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b68:	f107 0308 	add.w	r3, r7, #8
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f7ff fde1 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b78:	2133      	movs	r1, #51	@ 0x33
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f886 	bl	8008c8c <SDMMC_GetCmdResp1>
 8008b80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b82:	69fb      	ldr	r3, [r7, #28]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3720      	adds	r7, #32
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b088      	sub	sp, #32
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008b98:	2302      	movs	r3, #2
 8008b9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008b9c:	23c0      	movs	r3, #192	@ 0xc0
 8008b9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ba4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ba8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008baa:	f107 0308 	add.w	r3, r7, #8
 8008bae:	4619      	mov	r1, r3
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f7ff fdc0 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f956 	bl	8008e68 <SDMMC_GetCmdResp2>
 8008bbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bbe:	69fb      	ldr	r3, [r7, #28]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3720      	adds	r7, #32
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b088      	sub	sp, #32
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008bd6:	2309      	movs	r3, #9
 8008bd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008bda:	23c0      	movs	r3, #192	@ 0xc0
 8008bdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bde:	2300      	movs	r3, #0
 8008be0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008be2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008be6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008be8:	f107 0308 	add.w	r3, r7, #8
 8008bec:	4619      	mov	r1, r3
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f7ff fda1 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 f937 	bl	8008e68 <SDMMC_GetCmdResp2>
 8008bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3720      	adds	r7, #32
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b088      	sub	sp, #32
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008c14:	2303      	movs	r3, #3
 8008c16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c18:	2340      	movs	r3, #64	@ 0x40
 8008c1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c26:	f107 0308 	add.w	r3, r7, #8
 8008c2a:	4619      	mov	r1, r3
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f7ff fd82 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008c32:	683a      	ldr	r2, [r7, #0]
 8008c34:	2103      	movs	r1, #3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f99c 	bl	8008f74 <SDMMC_GetCmdResp6>
 8008c3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c3e:	69fb      	ldr	r3, [r7, #28]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3720      	adds	r7, #32
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b088      	sub	sp, #32
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008c56:	230d      	movs	r3, #13
 8008c58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c5a:	2340      	movs	r3, #64	@ 0x40
 8008c5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c68:	f107 0308 	add.w	r3, r7, #8
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f7ff fd61 	bl	8008736 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c78:	210d      	movs	r1, #13
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f806 	bl	8008c8c <SDMMC_GetCmdResp1>
 8008c80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c82:	69fb      	ldr	r3, [r7, #28]
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3720      	adds	r7, #32
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b088      	sub	sp, #32
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	60f8      	str	r0, [r7, #12]
 8008c94:	460b      	mov	r3, r1
 8008c96:	607a      	str	r2, [r7, #4]
 8008c98:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008c9a:	4b70      	ldr	r3, [pc, #448]	@ (8008e5c <SDMMC_GetCmdResp1+0x1d0>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a70      	ldr	r2, [pc, #448]	@ (8008e60 <SDMMC_GetCmdResp1+0x1d4>)
 8008ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca4:	0a5a      	lsrs	r2, r3, #9
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	fb02 f303 	mul.w	r3, r2, r3
 8008cac:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	1e5a      	subs	r2, r3, #1
 8008cb2:	61fa      	str	r2, [r7, #28]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d102      	bne.n	8008cbe <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008cb8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008cbc:	e0c9      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008cc4:	69bb      	ldr	r3, [r7, #24]
 8008cc6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0ef      	beq.n	8008cae <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1ea      	bne.n	8008cae <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cdc:	f003 0304 	and.w	r3, r3, #4
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d004      	beq.n	8008cee <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2204      	movs	r2, #4
 8008ce8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008cea:	2304      	movs	r3, #4
 8008cec:	e0b1      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cf2:	f003 0301 	and.w	r3, r3, #1
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d004      	beq.n	8008d04 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e0a6      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	22c5      	movs	r2, #197	@ 0xc5
 8008d08:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f7ff fd3d 	bl	800878a <SDIO_GetCommandResponse>
 8008d10:	4603      	mov	r3, r0
 8008d12:	461a      	mov	r2, r3
 8008d14:	7afb      	ldrb	r3, [r7, #11]
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d001      	beq.n	8008d1e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e099      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008d1e:	2100      	movs	r1, #0
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f7ff fd3f 	bl	80087a4 <SDIO_GetResponse>
 8008d26:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008d28:	697a      	ldr	r2, [r7, #20]
 8008d2a:	4b4e      	ldr	r3, [pc, #312]	@ (8008e64 <SDMMC_GetCmdResp1+0x1d8>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d101      	bne.n	8008d36 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008d32:	2300      	movs	r3, #0
 8008d34:	e08d      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	da02      	bge.n	8008d42 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008d3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d40:	e087      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008d4c:	2340      	movs	r3, #64	@ 0x40
 8008d4e:	e080      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008d5a:	2380      	movs	r3, #128	@ 0x80
 8008d5c:	e079      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d002      	beq.n	8008d6e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008d68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008d6c:	e071      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d002      	beq.n	8008d7e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008d78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d7c:	e069      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d002      	beq.n	8008d8e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008d88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d8c:	e061      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d002      	beq.n	8008d9e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008d98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008d9c:	e059      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d002      	beq.n	8008dae <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008da8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008dac:	e051      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008db8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008dbc:	e049      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008dc8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008dcc:	e041      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d002      	beq.n	8008dde <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008dd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ddc:	e039      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d002      	beq.n	8008dee <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008de8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008dec:	e031      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d002      	beq.n	8008dfe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008df8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008dfc:	e029      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008e08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008e0c:	e021      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008e18:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008e1c:	e019      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d002      	beq.n	8008e2e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008e28:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008e2c:	e011      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008e38:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008e3c:	e009      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	f003 0308 	and.w	r3, r3, #8
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d002      	beq.n	8008e4e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008e48:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008e4c:	e001      	b.n	8008e52 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008e4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3720      	adds	r7, #32
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	20000010 	.word	0x20000010
 8008e60:	10624dd3 	.word	0x10624dd3
 8008e64:	fdffe008 	.word	0xfdffe008

08008e68 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e70:	4b1f      	ldr	r3, [pc, #124]	@ (8008ef0 <SDMMC_GetCmdResp2+0x88>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a1f      	ldr	r2, [pc, #124]	@ (8008ef4 <SDMMC_GetCmdResp2+0x8c>)
 8008e76:	fba2 2303 	umull	r2, r3, r2, r3
 8008e7a:	0a5b      	lsrs	r3, r3, #9
 8008e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e80:	fb02 f303 	mul.w	r3, r2, r3
 8008e84:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	1e5a      	subs	r2, r3, #1
 8008e8a:	60fa      	str	r2, [r7, #12]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d102      	bne.n	8008e96 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e90:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008e94:	e026      	b.n	8008ee4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e9a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d0ef      	beq.n	8008e86 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1ea      	bne.n	8008e86 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008eb4:	f003 0304 	and.w	r3, r3, #4
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d004      	beq.n	8008ec6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2204      	movs	r2, #4
 8008ec0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008ec2:	2304      	movs	r3, #4
 8008ec4:	e00e      	b.n	8008ee4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d004      	beq.n	8008edc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e003      	b.n	8008ee4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	22c5      	movs	r2, #197	@ 0xc5
 8008ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr
 8008ef0:	20000010 	.word	0x20000010
 8008ef4:	10624dd3 	.word	0x10624dd3

08008ef8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f00:	4b1a      	ldr	r3, [pc, #104]	@ (8008f6c <SDMMC_GetCmdResp3+0x74>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a1a      	ldr	r2, [pc, #104]	@ (8008f70 <SDMMC_GetCmdResp3+0x78>)
 8008f06:	fba2 2303 	umull	r2, r3, r2, r3
 8008f0a:	0a5b      	lsrs	r3, r3, #9
 8008f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f10:	fb02 f303 	mul.w	r3, r2, r3
 8008f14:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	1e5a      	subs	r2, r3, #1
 8008f1a:	60fa      	str	r2, [r7, #12]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d102      	bne.n	8008f26 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008f20:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008f24:	e01b      	b.n	8008f5e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f2a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0ef      	beq.n	8008f16 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d1ea      	bne.n	8008f16 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f44:	f003 0304 	and.w	r3, r3, #4
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d004      	beq.n	8008f56 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2204      	movs	r2, #4
 8008f50:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008f52:	2304      	movs	r3, #4
 8008f54:	e003      	b.n	8008f5e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	22c5      	movs	r2, #197	@ 0xc5
 8008f5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008f5c:	2300      	movs	r3, #0
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3714      	adds	r7, #20
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	20000010 	.word	0x20000010
 8008f70:	10624dd3 	.word	0x10624dd3

08008f74 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b088      	sub	sp, #32
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	607a      	str	r2, [r7, #4]
 8008f80:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f82:	4b35      	ldr	r3, [pc, #212]	@ (8009058 <SDMMC_GetCmdResp6+0xe4>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a35      	ldr	r2, [pc, #212]	@ (800905c <SDMMC_GetCmdResp6+0xe8>)
 8008f88:	fba2 2303 	umull	r2, r3, r2, r3
 8008f8c:	0a5b      	lsrs	r3, r3, #9
 8008f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f92:	fb02 f303 	mul.w	r3, r2, r3
 8008f96:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	1e5a      	subs	r2, r3, #1
 8008f9c:	61fa      	str	r2, [r7, #28]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d102      	bne.n	8008fa8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fa2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008fa6:	e052      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fac:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d0ef      	beq.n	8008f98 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d1ea      	bne.n	8008f98 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fc6:	f003 0304 	and.w	r3, r3, #4
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d004      	beq.n	8008fd8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2204      	movs	r2, #4
 8008fd2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008fd4:	2304      	movs	r3, #4
 8008fd6:	e03a      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fdc:	f003 0301 	and.w	r3, r3, #1
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d004      	beq.n	8008fee <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008fea:	2301      	movs	r3, #1
 8008fec:	e02f      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f7ff fbcb 	bl	800878a <SDIO_GetCommandResponse>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	7afb      	ldrb	r3, [r7, #11]
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d001      	beq.n	8009002 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e025      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	22c5      	movs	r2, #197	@ 0xc5
 8009006:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009008:	2100      	movs	r1, #0
 800900a:	68f8      	ldr	r0, [r7, #12]
 800900c:	f7ff fbca 	bl	80087a4 <SDIO_GetResponse>
 8009010:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009018:	2b00      	cmp	r3, #0
 800901a:	d106      	bne.n	800902a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	0c1b      	lsrs	r3, r3, #16
 8009020:	b29a      	uxth	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009026:	2300      	movs	r3, #0
 8009028:	e011      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d002      	beq.n	800903a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009034:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009038:	e009      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d002      	beq.n	800904a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009044:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009048:	e001      	b.n	800904e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800904a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800904e:	4618      	mov	r0, r3
 8009050:	3720      	adds	r7, #32
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	20000010 	.word	0x20000010
 800905c:	10624dd3 	.word	0x10624dd3

08009060 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009068:	4b22      	ldr	r3, [pc, #136]	@ (80090f4 <SDMMC_GetCmdResp7+0x94>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a22      	ldr	r2, [pc, #136]	@ (80090f8 <SDMMC_GetCmdResp7+0x98>)
 800906e:	fba2 2303 	umull	r2, r3, r2, r3
 8009072:	0a5b      	lsrs	r3, r3, #9
 8009074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009078:	fb02 f303 	mul.w	r3, r2, r3
 800907c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	1e5a      	subs	r2, r3, #1
 8009082:	60fa      	str	r2, [r7, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d102      	bne.n	800908e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009088:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800908c:	e02c      	b.n	80090e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009092:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800909a:	2b00      	cmp	r3, #0
 800909c:	d0ef      	beq.n	800907e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1ea      	bne.n	800907e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090ac:	f003 0304 	and.w	r3, r3, #4
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d004      	beq.n	80090be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2204      	movs	r2, #4
 80090b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80090ba:	2304      	movs	r3, #4
 80090bc:	e014      	b.n	80090e8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d004      	beq.n	80090d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2201      	movs	r2, #1
 80090ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e009      	b.n	80090e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d002      	beq.n	80090e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2240      	movs	r2, #64	@ 0x40
 80090e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80090e6:	2300      	movs	r3, #0
  
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3714      	adds	r7, #20
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr
 80090f4:	20000010 	.word	0x20000010
 80090f8:	10624dd3 	.word	0x10624dd3

080090fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009104:	4b11      	ldr	r3, [pc, #68]	@ (800914c <SDMMC_GetCmdError+0x50>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a11      	ldr	r2, [pc, #68]	@ (8009150 <SDMMC_GetCmdError+0x54>)
 800910a:	fba2 2303 	umull	r2, r3, r2, r3
 800910e:	0a5b      	lsrs	r3, r3, #9
 8009110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009114:	fb02 f303 	mul.w	r3, r2, r3
 8009118:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	1e5a      	subs	r2, r3, #1
 800911e:	60fa      	str	r2, [r7, #12]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d102      	bne.n	800912a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009124:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009128:	e009      	b.n	800913e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800912e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009132:	2b00      	cmp	r3, #0
 8009134:	d0f1      	beq.n	800911a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	22c5      	movs	r2, #197	@ 0xc5
 800913a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3714      	adds	r7, #20
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	20000010 	.word	0x20000010
 8009150:	10624dd3 	.word	0x10624dd3

08009154 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009154:	b084      	sub	sp, #16
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	f107 001c 	add.w	r0, r7, #28
 8009162:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009166:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800916a:	2b01      	cmp	r3, #1
 800916c:	d123      	bne.n	80091b6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009172:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009182:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	68db      	ldr	r3, [r3, #12]
 800918e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009196:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800919a:	2b01      	cmp	r3, #1
 800919c:	d105      	bne.n	80091aa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 faa0 	bl	80096f0 <USB_CoreReset>
 80091b0:	4603      	mov	r3, r0
 80091b2:	73fb      	strb	r3, [r7, #15]
 80091b4:	e01b      	b.n	80091ee <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	68db      	ldr	r3, [r3, #12]
 80091ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fa94 	bl	80096f0 <USB_CoreReset>
 80091c8:	4603      	mov	r3, r0
 80091ca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80091cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d106      	bne.n	80091e2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	639a      	str	r2, [r3, #56]	@ 0x38
 80091e0:	e005      	b.n	80091ee <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80091ee:	7fbb      	ldrb	r3, [r7, #30]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d10b      	bne.n	800920c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f043 0206 	orr.w	r2, r3, #6
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	f043 0220 	orr.w	r2, r3, #32
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800920c:	7bfb      	ldrb	r3, [r7, #15]
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009218:	b004      	add	sp, #16
 800921a:	4770      	bx	lr

0800921c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f023 0201 	bic.w	r2, r3, #1
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b084      	sub	sp, #16
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
 8009246:	460b      	mov	r3, r1
 8009248:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800924a:	2300      	movs	r3, #0
 800924c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800925a:	78fb      	ldrb	r3, [r7, #3]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d115      	bne.n	800928c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800926c:	200a      	movs	r0, #10
 800926e:	f7f9 fbbd 	bl	80029ec <HAL_Delay>
      ms += 10U;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	330a      	adds	r3, #10
 8009276:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 fa2b 	bl	80096d4 <USB_GetMode>
 800927e:	4603      	mov	r3, r0
 8009280:	2b01      	cmp	r3, #1
 8009282:	d01e      	beq.n	80092c2 <USB_SetCurrentMode+0x84>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2bc7      	cmp	r3, #199	@ 0xc7
 8009288:	d9f0      	bls.n	800926c <USB_SetCurrentMode+0x2e>
 800928a:	e01a      	b.n	80092c2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800928c:	78fb      	ldrb	r3, [r7, #3]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d115      	bne.n	80092be <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800929e:	200a      	movs	r0, #10
 80092a0:	f7f9 fba4 	bl	80029ec <HAL_Delay>
      ms += 10U;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	330a      	adds	r3, #10
 80092a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fa12 	bl	80096d4 <USB_GetMode>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d005      	beq.n	80092c2 <USB_SetCurrentMode+0x84>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80092ba:	d9f0      	bls.n	800929e <USB_SetCurrentMode+0x60>
 80092bc:	e001      	b.n	80092c2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e005      	b.n	80092ce <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2bc8      	cmp	r3, #200	@ 0xc8
 80092c6:	d101      	bne.n	80092cc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80092c8:	2301      	movs	r3, #1
 80092ca:	e000      	b.n	80092ce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80092cc:	2300      	movs	r3, #0
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
	...

080092d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092d8:	b084      	sub	sp, #16
 80092da:	b580      	push	{r7, lr}
 80092dc:	b086      	sub	sp, #24
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
 80092e2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80092e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80092ea:	2300      	movs	r3, #0
 80092ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80092f2:	2300      	movs	r3, #0
 80092f4:	613b      	str	r3, [r7, #16]
 80092f6:	e009      	b.n	800930c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	3340      	adds	r3, #64	@ 0x40
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	2200      	movs	r2, #0
 8009304:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	3301      	adds	r3, #1
 800930a:	613b      	str	r3, [r7, #16]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	2b0e      	cmp	r3, #14
 8009310:	d9f2      	bls.n	80092f8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009312:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009316:	2b00      	cmp	r3, #0
 8009318:	d11c      	bne.n	8009354 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009328:	f043 0302 	orr.w	r3, r3, #2
 800932c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009332:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800933e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	639a      	str	r2, [r3, #56]	@ 0x38
 8009352:	e00b      	b.n	800936c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009358:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009364:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009372:	461a      	mov	r2, r3
 8009374:	2300      	movs	r3, #0
 8009376:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009378:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800937c:	2b01      	cmp	r3, #1
 800937e:	d10d      	bne.n	800939c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009380:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009384:	2b00      	cmp	r3, #0
 8009386:	d104      	bne.n	8009392 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009388:	2100      	movs	r1, #0
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f968 	bl	8009660 <USB_SetDevSpeed>
 8009390:	e008      	b.n	80093a4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009392:	2101      	movs	r1, #1
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f000 f963 	bl	8009660 <USB_SetDevSpeed>
 800939a:	e003      	b.n	80093a4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800939c:	2103      	movs	r1, #3
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 f95e 	bl	8009660 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80093a4:	2110      	movs	r1, #16
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 f8fa 	bl	80095a0 <USB_FlushTxFifo>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 f924 	bl	8009604 <USB_FlushRxFifo>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093cc:	461a      	mov	r2, r3
 80093ce:	2300      	movs	r3, #0
 80093d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093d8:	461a      	mov	r2, r3
 80093da:	2300      	movs	r3, #0
 80093dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093e4:	461a      	mov	r2, r3
 80093e6:	2300      	movs	r3, #0
 80093e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093ea:	2300      	movs	r3, #0
 80093ec:	613b      	str	r3, [r7, #16]
 80093ee:	e043      	b.n	8009478 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	015a      	lsls	r2, r3, #5
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	4413      	add	r3, r2
 80093f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009402:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009406:	d118      	bne.n	800943a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d10a      	bne.n	8009424 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	4413      	add	r3, r2
 8009416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800941a:	461a      	mov	r2, r3
 800941c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009420:	6013      	str	r3, [r2, #0]
 8009422:	e013      	b.n	800944c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	4413      	add	r3, r2
 800942c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009430:	461a      	mov	r2, r3
 8009432:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009436:	6013      	str	r3, [r2, #0]
 8009438:	e008      	b.n	800944c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	015a      	lsls	r2, r3, #5
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	4413      	add	r3, r2
 8009442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009446:	461a      	mov	r2, r3
 8009448:	2300      	movs	r3, #0
 800944a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	015a      	lsls	r2, r3, #5
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	4413      	add	r3, r2
 8009454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009458:	461a      	mov	r2, r3
 800945a:	2300      	movs	r3, #0
 800945c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800946a:	461a      	mov	r2, r3
 800946c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009470:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	3301      	adds	r3, #1
 8009476:	613b      	str	r3, [r7, #16]
 8009478:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800947c:	461a      	mov	r2, r3
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	4293      	cmp	r3, r2
 8009482:	d3b5      	bcc.n	80093f0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009484:	2300      	movs	r3, #0
 8009486:	613b      	str	r3, [r7, #16]
 8009488:	e043      	b.n	8009512 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	015a      	lsls	r2, r3, #5
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	4413      	add	r3, r2
 8009492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800949c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094a0:	d118      	bne.n	80094d4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	015a      	lsls	r2, r3, #5
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094b4:	461a      	mov	r2, r3
 80094b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094ba:	6013      	str	r3, [r2, #0]
 80094bc:	e013      	b.n	80094e6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	015a      	lsls	r2, r3, #5
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	4413      	add	r3, r2
 80094c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ca:	461a      	mov	r2, r3
 80094cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	e008      	b.n	80094e6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	015a      	lsls	r2, r3, #5
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	4413      	add	r3, r2
 80094dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094e0:	461a      	mov	r2, r3
 80094e2:	2300      	movs	r3, #0
 80094e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094f2:	461a      	mov	r2, r3
 80094f4:	2300      	movs	r3, #0
 80094f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	015a      	lsls	r2, r3, #5
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	4413      	add	r3, r2
 8009500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009504:	461a      	mov	r2, r3
 8009506:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800950a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	3301      	adds	r3, #1
 8009510:	613b      	str	r3, [r7, #16]
 8009512:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009516:	461a      	mov	r2, r3
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	4293      	cmp	r3, r2
 800951c:	d3b5      	bcc.n	800948a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800952c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009530:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800953e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009540:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009544:	2b00      	cmp	r3, #0
 8009546:	d105      	bne.n	8009554 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	f043 0210 	orr.w	r2, r3, #16
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	699a      	ldr	r2, [r3, #24]
 8009558:	4b10      	ldr	r3, [pc, #64]	@ (800959c <USB_DevInit+0x2c4>)
 800955a:	4313      	orrs	r3, r2
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009560:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009564:	2b00      	cmp	r3, #0
 8009566:	d005      	beq.n	8009574 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	699b      	ldr	r3, [r3, #24]
 800956c:	f043 0208 	orr.w	r2, r3, #8
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009574:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009578:	2b01      	cmp	r3, #1
 800957a:	d107      	bne.n	800958c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	699b      	ldr	r3, [r3, #24]
 8009580:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009584:	f043 0304 	orr.w	r3, r3, #4
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800958c:	7dfb      	ldrb	r3, [r7, #23]
}
 800958e:	4618      	mov	r0, r3
 8009590:	3718      	adds	r7, #24
 8009592:	46bd      	mov	sp, r7
 8009594:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009598:	b004      	add	sp, #16
 800959a:	4770      	bx	lr
 800959c:	803c3800 	.word	0x803c3800

080095a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095aa:	2300      	movs	r3, #0
 80095ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	3301      	adds	r3, #1
 80095b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095ba:	d901      	bls.n	80095c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095bc:	2303      	movs	r3, #3
 80095be:	e01b      	b.n	80095f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	daf2      	bge.n	80095ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80095c8:	2300      	movs	r3, #0
 80095ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	019b      	lsls	r3, r3, #6
 80095d0:	f043 0220 	orr.w	r2, r3, #32
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	3301      	adds	r3, #1
 80095dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095e4:	d901      	bls.n	80095ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e006      	b.n	80095f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	f003 0320 	and.w	r3, r3, #32
 80095f2:	2b20      	cmp	r3, #32
 80095f4:	d0f0      	beq.n	80095d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3714      	adds	r7, #20
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009604:	b480      	push	{r7}
 8009606:	b085      	sub	sp, #20
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800960c:	2300      	movs	r3, #0
 800960e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	3301      	adds	r3, #1
 8009614:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800961c:	d901      	bls.n	8009622 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800961e:	2303      	movs	r3, #3
 8009620:	e018      	b.n	8009654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	691b      	ldr	r3, [r3, #16]
 8009626:	2b00      	cmp	r3, #0
 8009628:	daf2      	bge.n	8009610 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800962a:	2300      	movs	r3, #0
 800962c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2210      	movs	r2, #16
 8009632:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	3301      	adds	r3, #1
 8009638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009640:	d901      	bls.n	8009646 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e006      	b.n	8009654 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f003 0310 	and.w	r3, r3, #16
 800964e:	2b10      	cmp	r3, #16
 8009650:	d0f0      	beq.n	8009634 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3714      	adds	r7, #20
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009660:	b480      	push	{r7}
 8009662:	b085      	sub	sp, #20
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	460b      	mov	r3, r1
 800966a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	78fb      	ldrb	r3, [r7, #3]
 800967a:	68f9      	ldr	r1, [r7, #12]
 800967c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009680:	4313      	orrs	r3, r2
 8009682:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	3714      	adds	r7, #20
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr

08009692 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009692:	b480      	push	{r7}
 8009694:	b085      	sub	sp, #20
 8009696:	af00      	add	r7, sp, #0
 8009698:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	68fa      	ldr	r2, [r7, #12]
 80096a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80096ac:	f023 0303 	bic.w	r3, r3, #3
 80096b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096c0:	f043 0302 	orr.w	r3, r3, #2
 80096c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80096c6:	2300      	movs	r3, #0
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3714      	adds	r7, #20
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	f003 0301 	and.w	r3, r3, #1
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	370c      	adds	r7, #12
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b085      	sub	sp, #20
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096f8:	2300      	movs	r3, #0
 80096fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	3301      	adds	r3, #1
 8009700:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009708:	d901      	bls.n	800970e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e022      	b.n	8009754 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	2b00      	cmp	r3, #0
 8009714:	daf2      	bge.n	80096fc <USB_CoreReset+0xc>

  count = 10U;
 8009716:	230a      	movs	r3, #10
 8009718:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800971a:	e002      	b.n	8009722 <USB_CoreReset+0x32>
  {
    count--;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3b01      	subs	r3, #1
 8009720:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1f9      	bne.n	800971c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	691b      	ldr	r3, [r3, #16]
 800972c:	f043 0201 	orr.w	r2, r3, #1
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	3301      	adds	r3, #1
 8009738:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009740:	d901      	bls.n	8009746 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009742:	2303      	movs	r3, #3
 8009744:	e006      	b.n	8009754 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	f003 0301 	and.w	r3, r3, #1
 800974e:	2b01      	cmp	r3, #1
 8009750:	d0f0      	beq.n	8009734 <USB_CoreReset+0x44>

  return HAL_OK;
 8009752:	2300      	movs	r3, #0
}
 8009754:	4618      	mov	r0, r3
 8009756:	3714      	adds	r7, #20
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	4603      	mov	r3, r0
 8009768:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8009776:	b480      	push	{r7}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	4603      	mov	r3, r0
 800977e:	460a      	mov	r2, r1
 8009780:	71fb      	strb	r3, [r7, #7]
 8009782:	4613      	mov	r3, r2
 8009784:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8009786:	bf00      	nop
 8009788:	370c      	adds	r7, #12
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr

08009792 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8009792:	b480      	push	{r7}
 8009794:	b083      	sub	sp, #12
 8009796:	af00      	add	r7, sp, #0
 8009798:	4603      	mov	r3, r0
 800979a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	4603      	mov	r3, r0
 80097b0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80097b2:	bf00      	nop
 80097b4:	370c      	adds	r7, #12
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80097be:	b480      	push	{r7}
 80097c0:	b083      	sub	sp, #12
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	4603      	mov	r3, r0
 80097c6:	71fb      	strb	r3, [r7, #7]
 80097c8:	460b      	mov	r3, r1
 80097ca:	71bb      	strb	r3, [r7, #6]
 80097cc:	4613      	mov	r3, r2
 80097ce:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 80097d0:	bf00      	nop
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 80097dc:	b480      	push	{r7}
 80097de:	b083      	sub	sp, #12
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	4603      	mov	r3, r0
 80097e4:	6039      	str	r1, [r7, #0]
 80097e6:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 80097e8:	bf00      	nop
 80097ea:	370c      	adds	r7, #12
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	4603      	mov	r3, r0
 80097fc:	460a      	mov	r2, r1
 80097fe:	71fb      	strb	r3, [r7, #7]
 8009800:	4613      	mov	r3, r2
 8009802:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8009804:	bf00      	nop
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8009810:	b580      	push	{r7, lr}
 8009812:	b086      	sub	sp, #24
 8009814:	af00      	add	r7, sp, #0
 8009816:	4603      	mov	r3, r0
 8009818:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800981a:	79fb      	ldrb	r3, [r7, #7]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d001      	beq.n	8009824 <tud_cdc_n_connected+0x14>
 8009820:	2300      	movs	r3, #0
 8009822:	e034      	b.n	800988e <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8009824:	f003 fe5a 	bl	800d4dc <tud_mounted>
 8009828:	4603      	mov	r3, r0
 800982a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800982c:	f003 fe68 	bl	800d500 <tud_suspended>
 8009830:	4603      	mov	r3, r0
 8009832:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8009834:	7dfb      	ldrb	r3, [r7, #23]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d007      	beq.n	800984a <tud_cdc_n_connected+0x3a>
 800983a:	7dbb      	ldrb	r3, [r7, #22]
 800983c:	f083 0301 	eor.w	r3, r3, #1
 8009840:	b2db      	uxtb	r3, r3
 8009842:	2b00      	cmp	r3, #0
 8009844:	d001      	beq.n	800984a <tud_cdc_n_connected+0x3a>
 8009846:	2301      	movs	r3, #1
 8009848:	e000      	b.n	800984c <tud_cdc_n_connected+0x3c>
 800984a:	2300      	movs	r3, #0
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8009852:	f083 0301 	eor.w	r3, r3, #1
 8009856:	b2db      	uxtb	r3, r3
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <tud_cdc_n_connected+0x50>
 800985c:	2300      	movs	r3, #0
 800985e:	e016      	b.n	800988e <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8009860:	79fb      	ldrb	r3, [r7, #7]
 8009862:	4a0d      	ldr	r2, [pc, #52]	@ (8009898 <tud_cdc_n_connected+0x88>)
 8009864:	21b4      	movs	r1, #180	@ 0xb4
 8009866:	fb01 f303 	mul.w	r3, r1, r3
 800986a:	4413      	add	r3, r2
 800986c:	3303      	adds	r3, #3
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	613b      	str	r3, [r7, #16]
 8009872:	2300      	movs	r3, #0
 8009874:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009876:	7bfb      	ldrb	r3, [r7, #15]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	fa22 f303 	lsr.w	r3, r2, r3
 800987e:	f003 0301 	and.w	r3, r3, #1
 8009882:	2b00      	cmp	r3, #0
 8009884:	bf14      	ite	ne
 8009886:	2301      	movne	r3, #1
 8009888:	2300      	moveq	r3, #0
 800988a:	b2db      	uxtb	r3, r3
 800988c:	bf00      	nop
}
 800988e:	4618      	mov	r0, r3
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	20001c2c 	.word	0x20001c2c

0800989c <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 800989c:	b480      	push	{r7}
 800989e:	b089      	sub	sp, #36	@ 0x24
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	4603      	mov	r3, r0
 80098a4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80098a6:	79fb      	ldrb	r3, [r7, #7]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d001      	beq.n	80098b0 <tud_cdc_n_available+0x14>
 80098ac:	2300      	movs	r3, #0
 80098ae:	e034      	b.n	800991a <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 80098b0:	79fb      	ldrb	r3, [r7, #7]
 80098b2:	22b4      	movs	r2, #180	@ 0xb4
 80098b4:	fb02 f303 	mul.w	r3, r2, r3
 80098b8:	3318      	adds	r3, #24
 80098ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009928 <tud_cdc_n_available+0x8c>)
 80098bc:	4413      	add	r3, r2
 80098be:	3308      	adds	r3, #8
 80098c0:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	3308      	adds	r3, #8
 80098c6:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	8899      	ldrh	r1, [r3, #4]
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	891b      	ldrh	r3, [r3, #8]
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	895b      	ldrh	r3, [r3, #10]
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	82f9      	strh	r1, [r7, #22]
 80098da:	82ba      	strh	r2, [r7, #20]
 80098dc:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 80098de:	8aba      	ldrh	r2, [r7, #20]
 80098e0:	8a7b      	ldrh	r3, [r7, #18]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d304      	bcc.n	80098f0 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80098e6:	8aba      	ldrh	r2, [r7, #20]
 80098e8:	8a7b      	ldrh	r3, [r7, #18]
 80098ea:	1ad3      	subs	r3, r2, r3
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	e008      	b.n	8009902 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80098f0:	8afb      	ldrh	r3, [r7, #22]
 80098f2:	005b      	lsls	r3, r3, #1
 80098f4:	b29a      	uxth	r2, r3
 80098f6:	8ab9      	ldrh	r1, [r7, #20]
 80098f8:	8a7b      	ldrh	r3, [r7, #18]
 80098fa:	1acb      	subs	r3, r1, r3
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	4413      	add	r3, r2
 8009900:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8009902:	69ba      	ldr	r2, [r7, #24]
 8009904:	8892      	ldrh	r2, [r2, #4]
 8009906:	823b      	strh	r3, [r7, #16]
 8009908:	4613      	mov	r3, r2
 800990a:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800990c:	8a3a      	ldrh	r2, [r7, #16]
 800990e:	89fb      	ldrh	r3, [r7, #14]
 8009910:	4293      	cmp	r3, r2
 8009912:	bf28      	it	cs
 8009914:	4613      	movcs	r3, r2
 8009916:	b29b      	uxth	r3, r3
 8009918:	bf00      	nop
}
 800991a:	4618      	mov	r0, r3
 800991c:	3724      	adds	r7, #36	@ 0x24
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	20001c2c 	.word	0x20001c2c

0800992c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	4603      	mov	r3, r0
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	607a      	str	r2, [r7, #4]
 8009938:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800993a:	7bfb      	ldrb	r3, [r7, #15]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <tud_cdc_n_read+0x18>
 8009940:	2300      	movs	r3, #0
 8009942:	e010      	b.n	8009966 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8009944:	7bfb      	ldrb	r3, [r7, #15]
 8009946:	22b4      	movs	r2, #180	@ 0xb4
 8009948:	fb02 f303 	mul.w	r3, r2, r3
 800994c:	4a08      	ldr	r2, [pc, #32]	@ (8009970 <tud_cdc_n_read+0x44>)
 800994e:	4413      	add	r3, r2
 8009950:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	7818      	ldrb	r0, [r3, #0]
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f103 0120 	add.w	r1, r3, #32
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	68ba      	ldr	r2, [r7, #8]
 8009960:	f008 fd7c 	bl	801245c <tu_edpt_stream_read>
 8009964:	4603      	mov	r3, r0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3718      	adds	r7, #24
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	20001c2c 	.word	0x20001c2c

08009974 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8009974:	b580      	push	{r7, lr}
 8009976:	b086      	sub	sp, #24
 8009978:	af00      	add	r7, sp, #0
 800997a:	4603      	mov	r3, r0
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	607a      	str	r2, [r7, #4]
 8009980:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8009982:	7bfb      	ldrb	r3, [r7, #15]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d001      	beq.n	800998c <tud_cdc_n_write+0x18>
 8009988:	2300      	movs	r3, #0
 800998a:	e010      	b.n	80099ae <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800998c:	7bfb      	ldrb	r3, [r7, #15]
 800998e:	22b4      	movs	r2, #180	@ 0xb4
 8009990:	fb02 f303 	mul.w	r3, r2, r3
 8009994:	4a08      	ldr	r2, [pc, #32]	@ (80099b8 <tud_cdc_n_write+0x44>)
 8009996:	4413      	add	r3, r2
 8009998:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	7818      	ldrb	r0, [r3, #0]
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f103 010c 	add.w	r1, r3, #12
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	68ba      	ldr	r2, [r7, #8]
 80099a8:	f008 fa64 	bl	8011e74 <tu_edpt_stream_write>
 80099ac:	4603      	mov	r3, r0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop
 80099b8:	20001c2c 	.word	0x20001c2c

080099bc <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80099bc:	b580      	push	{r7, lr}
 80099be:	b088      	sub	sp, #32
 80099c0:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80099c2:	22b4      	movs	r2, #180	@ 0xb4
 80099c4:	2100      	movs	r1, #0
 80099c6:	4829      	ldr	r0, [pc, #164]	@ (8009a6c <cdcd_init+0xb0>)
 80099c8:	f008 ff90 	bl	80128ec <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80099cc:	2300      	movs	r3, #0
 80099ce:	73fb      	strb	r3, [r7, #15]
 80099d0:	e044      	b.n	8009a5c <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80099d2:	7bfb      	ldrb	r3, [r7, #15]
 80099d4:	22b4      	movs	r2, #180	@ 0xb4
 80099d6:	fb02 f303 	mul.w	r3, r2, r3
 80099da:	4a24      	ldr	r2, [pc, #144]	@ (8009a6c <cdcd_init+0xb0>)
 80099dc:	4413      	add	r3, r2
 80099de:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	22ff      	movs	r2, #255	@ 0xff
 80099e4:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80099ec:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	2200      	movs	r2, #0
 80099f2:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2200      	movs	r2, #0
 80099f8:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	2208      	movs	r2, #8
 80099fe:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 8009a00:	2300      	movs	r3, #0
 8009a02:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 8009a04:	2300      	movs	r3, #0
 8009a06:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f103 0020 	add.w	r0, r3, #32
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	3374      	adds	r3, #116	@ 0x74
 8009a12:	2240      	movs	r2, #64	@ 0x40
 8009a14:	9203      	str	r2, [sp, #12]
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	9202      	str	r2, [sp, #8]
 8009a1a:	2240      	movs	r2, #64	@ 0x40
 8009a1c:	9201      	str	r2, [sp, #4]
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	2300      	movs	r3, #0
 8009a22:	2200      	movs	r2, #0
 8009a24:	2100      	movs	r1, #0
 8009a26:	f008 f888 	bl	8011b3a <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	f103 000c 	add.w	r0, r3, #12
 8009a30:	4b0f      	ldr	r3, [pc, #60]	@ (8009a70 <cdcd_init+0xb4>)
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009a38:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8009a3e:	2240      	movs	r2, #64	@ 0x40
 8009a40:	9203      	str	r2, [sp, #12]
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	9202      	str	r2, [sp, #8]
 8009a46:	2240      	movs	r2, #64	@ 0x40
 8009a48:	9201      	str	r2, [sp, #4]
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	2201      	movs	r2, #1
 8009a50:	2100      	movs	r1, #0
 8009a52:	f008 f872 	bl	8011b3a <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a56:	7bfb      	ldrb	r3, [r7, #15]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	73fb      	strb	r3, [r7, #15]
 8009a5c:	7bfb      	ldrb	r3, [r7, #15]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d0b7      	beq.n	80099d2 <cdcd_init+0x16>
  }
}
 8009a62:	bf00      	nop
 8009a64:	bf00      	nop
 8009a66:	3710      	adds	r7, #16
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}
 8009a6c:	20001c2c 	.word	0x20001c2c
 8009a70:	2000002c 	.word	0x2000002c

08009a74 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b082      	sub	sp, #8
 8009a78:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	71fb      	strb	r3, [r7, #7]
 8009a7e:	e013      	b.n	8009aa8 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8009a80:	79fb      	ldrb	r3, [r7, #7]
 8009a82:	22b4      	movs	r2, #180	@ 0xb4
 8009a84:	fb02 f303 	mul.w	r3, r2, r3
 8009a88:	4a0b      	ldr	r2, [pc, #44]	@ (8009ab8 <cdcd_deinit+0x44>)
 8009a8a:	4413      	add	r3, r2
 8009a8c:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	3320      	adds	r3, #32
 8009a92:	4618      	mov	r0, r3
 8009a94:	f008 f879 	bl	8011b8a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	330c      	adds	r3, #12
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f008 f874 	bl	8011b8a <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009aa2:	79fb      	ldrb	r3, [r7, #7]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	71fb      	strb	r3, [r7, #7]
 8009aa8:	79fb      	ldrb	r3, [r7, #7]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0e8      	beq.n	8009a80 <cdcd_deinit+0xc>
  }
  return true;
 8009aae:	2301      	movs	r3, #1
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	20001c2c 	.word	0x20001c2c

08009abc <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	75fb      	strb	r3, [r7, #23]
 8009aca:	e028      	b.n	8009b1e <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8009acc:	7dfb      	ldrb	r3, [r7, #23]
 8009ace:	22b4      	movs	r2, #180	@ 0xb4
 8009ad0:	fb02 f303 	mul.w	r3, r2, r3
 8009ad4:	4a16      	ldr	r2, [pc, #88]	@ (8009b30 <cdcd_reset+0x74>)
 8009ad6:	4413      	add	r3, r2
 8009ad8:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8009ada:	2204      	movs	r2, #4
 8009adc:	2100      	movs	r1, #0
 8009ade:	6938      	ldr	r0, [r7, #16]
 8009ae0:	f008 ff04 	bl	80128ec <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	f103 0214 	add.w	r2, r3, #20
 8009aea:	4b12      	ldr	r3, [pc, #72]	@ (8009b34 <cdcd_reset+0x78>)
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	4619      	mov	r1, r3
 8009af6:	4610      	mov	r0, r2
 8009af8:	f002 fe4e 	bl	800c798 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	3320      	adds	r3, #32
 8009b00:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	2200      	movs	r2, #0
 8009b06:	705a      	strb	r2, [r3, #1]
}
 8009b08:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	330c      	adds	r3, #12
 8009b0e:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2200      	movs	r2, #0
 8009b14:	705a      	strb	r2, [r3, #1]
}
 8009b16:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009b18:	7dfb      	ldrb	r3, [r7, #23]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	75fb      	strb	r3, [r7, #23]
 8009b1e:	7dfb      	ldrb	r3, [r7, #23]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d0d3      	beq.n	8009acc <cdcd_reset+0x10>
  }
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	3718      	adds	r7, #24
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	20001c2c 	.word	0x20001c2c
 8009b34:	2000002c 	.word	0x2000002c

08009b38 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b0b0      	sub	sp, #192	@ 0xc0
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	4603      	mov	r3, r0
 8009b40:	6039      	str	r1, [r7, #0]
 8009b42:	71fb      	strb	r3, [r7, #7]
 8009b44:	4613      	mov	r3, r2
 8009b46:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	795b      	ldrb	r3, [r3, #5]
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d103      	bne.n	8009b58 <cdcd_open+0x20>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	799b      	ldrb	r3, [r3, #6]
 8009b54:	2b02      	cmp	r3, #2
 8009b56:	d001      	beq.n	8009b5c <cdcd_open+0x24>
 8009b58:	2300      	movs	r3, #0
 8009b5a:	e207      	b.n	8009f6c <cdcd_open+0x434>
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009b62:	2300      	movs	r3, #0
 8009b64:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8009b68:	e02a      	b.n	8009bc0 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8009b6a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009b6e:	22b4      	movs	r2, #180	@ 0xb4
 8009b70:	fb02 f303 	mul.w	r3, r2, r3
 8009b74:	4aa3      	ldr	r2, [pc, #652]	@ (8009e04 <cdcd_open+0x2cc>)
 8009b76:	4413      	add	r3, r2
 8009b78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009b7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b80:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009b84:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d011      	beq.n	8009bb0 <cdcd_open+0x78>
 8009b8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b90:	7b5b      	ldrb	r3, [r3, #13]
 8009b92:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d00a      	beq.n	8009bb0 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009b9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b9e:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009ba0:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d106      	bne.n	8009bb6 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009ba8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d002      	beq.n	8009bb6 <cdcd_open+0x7e>
      return idx;
 8009bb0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009bb4:	e009      	b.n	8009bca <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009bb6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009bba:	3301      	adds	r3, #1
 8009bbc:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8009bc0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d0d0      	beq.n	8009b6a <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8009bc8:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8009bca:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 8009bce:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00c      	beq.n	8009bf0 <cdcd_open+0xb8>
 8009bd6:	4b8c      	ldr	r3, [pc, #560]	@ (8009e08 <cdcd_open+0x2d0>)
 8009bd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009bdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0301 	and.w	r3, r3, #1
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d000      	beq.n	8009bec <cdcd_open+0xb4>
 8009bea:	be00      	bkpt	0x0000
 8009bec:	2300      	movs	r3, #0
 8009bee:	e1bd      	b.n	8009f6c <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8009bf0:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8009bf4:	22b4      	movs	r2, #180	@ 0xb4
 8009bf6:	fb02 f303 	mul.w	r3, r2, r3
 8009bfa:	4a82      	ldr	r2, [pc, #520]	@ (8009e04 <cdcd_open+0x2cc>)
 8009bfc:	4413      	add	r3, r2
 8009bfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 8009c02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c06:	79fa      	ldrb	r2, [r7, #7]
 8009c08:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	789a      	ldrb	r2, [r3, #2]
 8009c0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c12:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8009c1a:	88bb      	ldrh	r3, [r7, #4]
 8009c1c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009c20:	4413      	add	r3, r2
 8009c22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009c2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c2c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	461a      	mov	r2, r3
 8009c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c36:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8009c38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009c3c:	e00b      	b.n	8009c56 <cdcd_open+0x11e>
 8009c3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c42:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009c44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c46:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	461a      	mov	r2, r3
 8009c4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c50:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8009c52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009c56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009c5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009c60:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8009c62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d301      	bcc.n	8009c6e <cdcd_open+0x136>
    return false;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	e00e      	b.n	8009c8c <cdcd_open+0x154>
 8009c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c70:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c74:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009c76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c7e:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8009c80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009c82:	429a      	cmp	r2, r3
 8009c84:	bf2c      	ite	cs
 8009c86:	2301      	movcs	r3, #1
 8009c88:	2300      	movcc	r3, #0
 8009c8a:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d007      	beq.n	8009ca0 <cdcd_open+0x168>
 8009c90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009c96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c98:	3301      	adds	r3, #1
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	2b24      	cmp	r3, #36	@ 0x24
 8009c9e:	d0ce      	beq.n	8009c3e <cdcd_open+0x106>
 8009ca0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009ca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ca6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ca8:	3301      	adds	r3, #1
 8009caa:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8009cac:	2b05      	cmp	r3, #5
 8009cae:	d12e      	bne.n	8009d0e <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8009cb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009cb8:	79fb      	ldrb	r3, [r7, #7]
 8009cba:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f004 fffe 	bl	800ecc0 <usbd_edpt_open>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	f083 0301 	eor.w	r3, r3, #1
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00c      	beq.n	8009cea <cdcd_open+0x1b2>
 8009cd0:	4b4d      	ldr	r3, [pc, #308]	@ (8009e08 <cdcd_open+0x2d0>)
 8009cd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009cd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 0301 	and.w	r3, r3, #1
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d000      	beq.n	8009ce6 <cdcd_open+0x1ae>
 8009ce4:	be00      	bkpt	0x0000
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	e140      	b.n	8009f6c <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8009cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cee:	789a      	ldrb	r2, [r3, #2]
 8009cf0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cf4:	709a      	strb	r2, [r3, #2]
 8009cf6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009cfa:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009cfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009cfe:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	461a      	mov	r2, r3
 8009d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d08:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8009d0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009d0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d16:	3301      	adds	r3, #1
 8009d18:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8009d1a:	2b04      	cmp	r3, #4
 8009d1c:	f040 8121 	bne.w	8009f62 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8009d20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8009d28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d2c:	795b      	ldrb	r3, [r3, #5]
 8009d2e:	2b0a      	cmp	r3, #10
 8009d30:	f040 8117 	bne.w	8009f62 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009d34:	2300      	movs	r3, #0
 8009d36:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009d3a:	e0fc      	b.n	8009f36 <cdcd_open+0x3fe>
 8009d3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009d46:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8009d48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d301      	bcc.n	8009d54 <cdcd_open+0x21c>
    return false;
 8009d50:	2300      	movs	r3, #0
 8009d52:	e00e      	b.n	8009d72 <cdcd_open+0x23a>
 8009d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d56:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	461a      	mov	r2, r3
 8009d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d64:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8009d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	bf2c      	ite	cs
 8009d6c:	2301      	movcs	r3, #1
 8009d6e:	2300      	movcc	r3, #0
 8009d70:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8009d72:	f083 0301 	eor.w	r3, r3, #1
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	f040 80e5 	bne.w	8009f48 <cdcd_open+0x410>
 8009d7e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d82:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d86:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d90:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8009d92:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8009d96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8009d9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009da2:	785b      	ldrb	r3, [r3, #1]
 8009da4:	2b05      	cmp	r3, #5
 8009da6:	d107      	bne.n	8009db8 <cdcd_open+0x280>
 8009da8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009dac:	78db      	ldrb	r3, [r3, #3]
 8009dae:	f003 0303 	and.w	r3, r3, #3
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	d00c      	beq.n	8009dd2 <cdcd_open+0x29a>
 8009db8:	4b13      	ldr	r3, [pc, #76]	@ (8009e08 <cdcd_open+0x2d0>)
 8009dba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f003 0301 	and.w	r3, r3, #1
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d000      	beq.n	8009dce <cdcd_open+0x296>
 8009dcc:	be00      	bkpt	0x0000
 8009dce:	2300      	movs	r3, #0
 8009dd0:	e0cc      	b.n	8009f6c <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009dd2:	79fb      	ldrb	r3, [r7, #7]
 8009dd4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f004 ff71 	bl	800ecc0 <usbd_edpt_open>
 8009dde:	4603      	mov	r3, r0
 8009de0:	f083 0301 	eor.w	r3, r3, #1
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d010      	beq.n	8009e0c <cdcd_open+0x2d4>
 8009dea:	4b07      	ldr	r3, [pc, #28]	@ (8009e08 <cdcd_open+0x2d0>)
 8009dec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009df0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d000      	beq.n	8009e00 <cdcd_open+0x2c8>
 8009dfe:	be00      	bkpt	0x0000
 8009e00:	2300      	movs	r3, #0
 8009e02:	e0b3      	b.n	8009f6c <cdcd_open+0x434>
 8009e04:	20001c2c 	.word	0x20001c2c
 8009e08:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8009e0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e10:	789b      	ldrb	r3, [r3, #2]
 8009e12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009e16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009e1a:	09db      	lsrs	r3, r3, #7
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d139      	bne.n	8009e96 <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8009e22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e26:	330c      	adds	r3, #12
 8009e28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	789a      	ldrb	r2, [r3, #2]
 8009e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3e:	705a      	strb	r2, [r3, #1]
 8009e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e42:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8009e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e46:	889b      	ldrh	r3, [r3, #4]
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e4e:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e54:	bf0c      	ite	eq
 8009e56:	2301      	moveq	r3, #1
 8009e58:	2300      	movne	r3, #0
 8009e5a:	b2d9      	uxtb	r1, r3
 8009e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e5e:	7813      	ldrb	r3, [r2, #0]
 8009e60:	f361 0341 	bfi	r3, r1, #1, #1
 8009e64:	7013      	strb	r3, [r2, #0]
}
 8009e66:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8009e68:	4b42      	ldr	r3, [pc, #264]	@ (8009f74 <cdcd_open+0x43c>)
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	f003 0302 	and.w	r3, r3, #2
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d006      	beq.n	8009e84 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8009e76:	79fb      	ldrb	r3, [r7, #7]
 8009e78:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f007 ff29 	bl	8011cd4 <tu_edpt_stream_write_xfer>
 8009e82:	e053      	b.n	8009f2c <cdcd_open+0x3f4>
 8009e84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e88:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8009e8a:	6a3b      	ldr	r3, [r7, #32]
 8009e8c:	3308      	adds	r3, #8
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f002 fc71 	bl	800c776 <tu_fifo_clear>
 8009e94:	e04a      	b.n	8009f2c <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8009e96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e9a:	3320      	adds	r3, #32
 8009e9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009ea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ea4:	61fb      	str	r3, [r7, #28]
 8009ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009eaa:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8009eac:	69bb      	ldr	r3, [r7, #24]
 8009eae:	789a      	ldrb	r2, [r3, #2]
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	705a      	strb	r2, [r3, #1]
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	889b      	ldrh	r3, [r3, #4]
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009ec2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ec8:	bf0c      	ite	eq
 8009eca:	2301      	moveq	r3, #1
 8009ecc:	2300      	movne	r3, #0
 8009ece:	b2d9      	uxtb	r1, r3
 8009ed0:	69fa      	ldr	r2, [r7, #28]
 8009ed2:	7813      	ldrb	r3, [r2, #0]
 8009ed4:	f361 0341 	bfi	r3, r1, #1, #1
 8009ed8:	7013      	strb	r3, [r2, #0]
}
 8009eda:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8009edc:	4b25      	ldr	r3, [pc, #148]	@ (8009f74 <cdcd_open+0x43c>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	f083 0301 	eor.w	r3, r3, #1
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d007      	beq.n	8009f00 <cdcd_open+0x3c8>
 8009ef0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ef4:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	3308      	adds	r3, #8
 8009efa:	4618      	mov	r0, r3
 8009efc:	f002 fc3b 	bl	800c776 <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8009f00:	79fb      	ldrb	r3, [r7, #7]
 8009f02:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8009f06:	4618      	mov	r0, r3
 8009f08:	f008 f90c 	bl	8012124 <tu_edpt_stream_read_xfer>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d10c      	bne.n	8009f2c <cdcd_open+0x3f4>
 8009f12:	4b19      	ldr	r3, [pc, #100]	@ (8009f78 <cdcd_open+0x440>)
 8009f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009f18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d000      	beq.n	8009f28 <cdcd_open+0x3f0>
 8009f26:	be00      	bkpt	0x0000
 8009f28:	2300      	movs	r3, #0
 8009f2a:	e01f      	b.n	8009f6c <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009f2c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8009f30:	3301      	adds	r3, #1
 8009f32:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009f36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f3a:	791b      	ldrb	r3, [r3, #4]
 8009f3c:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8009f40:	429a      	cmp	r2, r3
 8009f42:	f4ff aefb 	bcc.w	8009d3c <cdcd_open+0x204>
 8009f46:	e000      	b.n	8009f4a <cdcd_open+0x412>
          break;
 8009f48:	bf00      	nop
 8009f4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009f4e:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8009f5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8009f62:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	b29b      	uxth	r3, r3
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	37c0      	adds	r7, #192	@ 0xc0
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	2000002c 	.word	0x2000002c
 8009f78:	e000edf0 	.word	0xe000edf0

08009f7c <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b08a      	sub	sp, #40	@ 0x28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	4603      	mov	r3, r0
 8009f84:	603a      	str	r2, [r7, #0]
 8009f86:	71fb      	strb	r3, [r7, #7]
 8009f88:	460b      	mov	r3, r1
 8009f8a:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b20      	cmp	r3, #32
 8009f98:	d001      	beq.n	8009f9e <cdcd_control_xfer_cb+0x22>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e0d9      	b.n	800a152 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009fa4:	e014      	b.n	8009fd0 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8009fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009faa:	22b4      	movs	r2, #180	@ 0xb4
 8009fac:	fb02 f303 	mul.w	r3, r2, r3
 8009fb0:	4a6a      	ldr	r2, [pc, #424]	@ (800a15c <cdcd_control_xfer_cb+0x1e0>)
 8009fb2:	4413      	add	r3, r2
 8009fb4:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8009fb6:	6a3b      	ldr	r3, [r7, #32]
 8009fb8:	785b      	ldrb	r3, [r3, #1]
 8009fba:	461a      	mov	r2, r3
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	889b      	ldrh	r3, [r3, #4]
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d009      	beq.n	8009fda <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009fc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fca:	3301      	adds	r3, #1
 8009fcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0e6      	beq.n	8009fa6 <cdcd_control_xfer_cb+0x2a>
 8009fd8:	e000      	b.n	8009fdc <cdcd_control_xfer_cb+0x60>
      break;
 8009fda:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8009fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d001      	beq.n	8009fe8 <cdcd_control_xfer_cb+0x6c>
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e0b4      	b.n	800a152 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	785b      	ldrb	r3, [r3, #1]
 8009fec:	3b20      	subs	r3, #32
 8009fee:	2b03      	cmp	r3, #3
 8009ff0:	f200 80a5 	bhi.w	800a13e <cdcd_control_xfer_cb+0x1c2>
 8009ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8009ffc <cdcd_control_xfer_cb+0x80>)
 8009ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ffa:	bf00      	nop
 8009ffc:	0800a00d 	.word	0x0800a00d
 800a000:	0800a03d 	.word	0x0800a03d
 800a004:	0800a055 	.word	0x0800a055
 800a008:	0800a113 	.word	0x0800a113
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 800a00c:	79bb      	ldrb	r3, [r7, #6]
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d107      	bne.n	800a022 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800a012:	6a3b      	ldr	r3, [r7, #32]
 800a014:	1d1a      	adds	r2, r3, #4
 800a016:	79f8      	ldrb	r0, [r7, #7]
 800a018:	2307      	movs	r3, #7
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	f005 f960 	bl	800f2e0 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 800a020:	e08f      	b.n	800a142 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 800a022:	79bb      	ldrb	r3, [r7, #6]
 800a024:	2b03      	cmp	r3, #3
 800a026:	f040 808c 	bne.w	800a142 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800a02a:	6a3b      	ldr	r3, [r7, #32]
 800a02c:	1d1a      	adds	r2, r3, #4
 800a02e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a032:	4611      	mov	r1, r2
 800a034:	4618      	mov	r0, r3
 800a036:	f7ff fbd1 	bl	80097dc <tud_cdc_line_coding_cb>
      break;
 800a03a:	e082      	b.n	800a142 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 800a03c:	79bb      	ldrb	r3, [r7, #6]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	f040 8081 	bne.w	800a146 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	1d1a      	adds	r2, r3, #4
 800a048:	79f8      	ldrb	r0, [r7, #7]
 800a04a:	2307      	movs	r3, #7
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	f005 f947 	bl	800f2e0 <tud_control_xfer>
      }
      break;
 800a052:	e078      	b.n	800a146 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 800a054:	79bb      	ldrb	r3, [r7, #6]
 800a056:	2b01      	cmp	r3, #1
 800a058:	d105      	bne.n	800a066 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 800a05a:	79fb      	ldrb	r3, [r7, #7]
 800a05c:	6839      	ldr	r1, [r7, #0]
 800a05e:	4618      	mov	r0, r3
 800a060:	f005 f8ba 	bl	800f1d8 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 800a064:	e071      	b.n	800a14a <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 800a066:	79bb      	ldrb	r3, [r7, #6]
 800a068:	2b03      	cmp	r3, #3
 800a06a:	d16e      	bne.n	800a14a <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	885b      	ldrh	r3, [r3, #2]
 800a070:	b29b      	uxth	r3, r3
 800a072:	613b      	str	r3, [r7, #16]
 800a074:	2300      	movs	r3, #0
 800a076:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a078:	7bfb      	ldrb	r3, [r7, #15]
 800a07a:	693a      	ldr	r2, [r7, #16]
 800a07c:	fa22 f303 	lsr.w	r3, r2, r3
 800a080:	f003 0301 	and.w	r3, r3, #1
 800a084:	2b00      	cmp	r3, #0
 800a086:	bf14      	ite	ne
 800a088:	2301      	movne	r3, #1
 800a08a:	2300      	moveq	r3, #0
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	885b      	ldrh	r3, [r3, #2]
 800a094:	b29b      	uxth	r3, r3
 800a096:	61bb      	str	r3, [r7, #24]
 800a098:	2301      	movs	r3, #1
 800a09a:	75fb      	strb	r3, [r7, #23]
 800a09c:	7dfb      	ldrb	r3, [r7, #23]
 800a09e:	69ba      	ldr	r2, [r7, #24]
 800a0a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0a4:	f003 0301 	and.w	r3, r3, #1
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	bf14      	ite	ne
 800a0ac:	2301      	movne	r3, #1
 800a0ae:	2300      	moveq	r3, #0
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	885b      	ldrh	r3, [r3, #2]
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	b2da      	uxtb	r2, r3
 800a0bc:	6a3b      	ldr	r3, [r7, #32]
 800a0be:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 800a0c0:	4b27      	ldr	r3, [pc, #156]	@ (800a160 <cdcd_control_xfer_cb+0x1e4>)
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	f003 0304 	and.w	r3, r3, #4
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d013      	beq.n	800a0f6 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 800a0ce:	6a3b      	ldr	r3, [r7, #32]
 800a0d0:	f103 0214 	add.w	r2, r3, #20
 800a0d4:	7ffb      	ldrb	r3, [r7, #31]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	bf14      	ite	ne
 800a0da:	2301      	movne	r3, #1
 800a0dc:	2300      	moveq	r3, #0
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	f083 0301 	eor.w	r3, r3, #1
 800a0e4:	b2db      	uxtb	r3, r3
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	f002 fb52 	bl	800c798 <tu_fifo_set_overwritable>
 800a0f4:	e005      	b.n	800a102 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 800a0f6:	6a3b      	ldr	r3, [r7, #32]
 800a0f8:	3314      	adds	r3, #20
 800a0fa:	2100      	movs	r1, #0
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f002 fb4b 	bl	800c798 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 800a102:	7fba      	ldrb	r2, [r7, #30]
 800a104:	7ff9      	ldrb	r1, [r7, #31]
 800a106:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff fb57 	bl	80097be <tud_cdc_line_state_cb>
      break;
 800a110:	e01b      	b.n	800a14a <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 800a112:	79bb      	ldrb	r3, [r7, #6]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d105      	bne.n	800a124 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	6839      	ldr	r1, [r7, #0]
 800a11c:	4618      	mov	r0, r3
 800a11e:	f005 f85b 	bl	800f1d8 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 800a122:	e014      	b.n	800a14e <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 800a124:	79bb      	ldrb	r3, [r7, #6]
 800a126:	2b03      	cmp	r3, #3
 800a128:	d111      	bne.n	800a14e <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	885b      	ldrh	r3, [r3, #2]
 800a12e:	b29a      	uxth	r2, r3
 800a130:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a134:	4611      	mov	r1, r2
 800a136:	4618      	mov	r0, r3
 800a138:	f7ff fb5c 	bl	80097f4 <tud_cdc_send_break_cb>
      break;
 800a13c:	e007      	b.n	800a14e <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 800a13e:	2300      	movs	r3, #0
 800a140:	e007      	b.n	800a152 <cdcd_control_xfer_cb+0x1d6>
      break;
 800a142:	bf00      	nop
 800a144:	e004      	b.n	800a150 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a146:	bf00      	nop
 800a148:	e002      	b.n	800a150 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a14a:	bf00      	nop
 800a14c:	e000      	b.n	800a150 <cdcd_control_xfer_cb+0x1d4>
      break;
 800a14e:	bf00      	nop
  }

  return true;
 800a150:	2301      	movs	r3, #1
}
 800a152:	4618      	mov	r0, r3
 800a154:	3728      	adds	r7, #40	@ 0x28
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	bf00      	nop
 800a15c:	20001c2c 	.word	0x20001c2c
 800a160:	2000002c 	.word	0x2000002c

0800a164 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800a164:	b580      	push	{r7, lr}
 800a166:	b098      	sub	sp, #96	@ 0x60
 800a168:	af00      	add	r7, sp, #0
 800a16a:	603b      	str	r3, [r7, #0]
 800a16c:	4603      	mov	r3, r0
 800a16e:	71fb      	strb	r3, [r7, #7]
 800a170:	460b      	mov	r3, r1
 800a172:	71bb      	strb	r3, [r7, #6]
 800a174:	4613      	mov	r3, r2
 800a176:	717b      	strb	r3, [r7, #5]
 800a178:	79bb      	ldrb	r3, [r7, #6]
 800a17a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a17e:	2300      	movs	r3, #0
 800a180:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a184:	e026      	b.n	800a1d4 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800a186:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a18a:	22b4      	movs	r2, #180	@ 0xb4
 800a18c:	fb02 f303 	mul.w	r3, r2, r3
 800a190:	4a81      	ldr	r2, [pc, #516]	@ (800a398 <cdcd_xfer_cb+0x234>)
 800a192:	4413      	add	r3, r2
 800a194:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800a196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a198:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a19c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d00f      	beq.n	800a1c4 <cdcd_xfer_cb+0x60>
 800a1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a6:	7b5b      	ldrb	r3, [r3, #13]
 800a1a8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d009      	beq.n	800a1c4 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1b2:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800a1b4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d106      	bne.n	800a1ca <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800a1bc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d002      	beq.n	800a1ca <cdcd_xfer_cb+0x66>
      return idx;
 800a1c4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a1c8:	e009      	b.n	800a1de <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800a1ca:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a1d4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d0d4      	beq.n	800a186 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 800a1dc:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 800a1de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 800a1e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00a      	beq.n	800a200 <cdcd_xfer_cb+0x9c>
 800a1ea:	4b6c      	ldr	r3, [pc, #432]	@ (800a39c <cdcd_xfer_cb+0x238>)
 800a1ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d000      	beq.n	800a1fc <cdcd_xfer_cb+0x98>
 800a1fa:	be00      	bkpt	0x0000
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	e0c7      	b.n	800a390 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 800a200:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a204:	22b4      	movs	r2, #180	@ 0xb4
 800a206:	fb02 f303 	mul.w	r3, r2, r3
 800a20a:	4a63      	ldr	r2, [pc, #396]	@ (800a398 <cdcd_xfer_cb+0x234>)
 800a20c:	4413      	add	r3, r2
 800a20e:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 800a210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a212:	3320      	adds	r3, #32
 800a214:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800a216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a218:	330c      	adds	r3, #12
 800a21a:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 800a21c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a21e:	785b      	ldrb	r3, [r3, #1]
 800a220:	79ba      	ldrb	r2, [r7, #6]
 800a222:	429a      	cmp	r2, r3
 800a224:	f040 8091 	bne.w	800a34a <cdcd_xfer_cb+0x1e6>
 800a228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a22a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800a230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a232:	3308      	adds	r3, #8
 800a234:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 800a236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a238:	889b      	ldrh	r3, [r3, #4]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d014      	beq.n	800a268 <cdcd_xfer_cb+0x104>
 800a23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d010      	beq.n	800a268 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800a246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a248:	f103 0208 	add.w	r2, r3, #8
 800a24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a252:	b289      	uxth	r1, r1
 800a254:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a256:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a258:	460b      	mov	r3, r1
 800a25a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a25c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a25e:	2300      	movs	r3, #0
 800a260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a262:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a264:	f002 fdd4 	bl	800ce10 <tu_fifo_write_n_access_mode>
}
 800a268:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 800a26a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a26c:	7adb      	ldrb	r3, [r3, #11]
 800a26e:	2bff      	cmp	r3, #255	@ 0xff
 800a270:	d04a      	beq.n	800a308 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 800a272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a274:	3308      	adds	r3, #8
 800a276:	f107 0208 	add.w	r2, r7, #8
 800a27a:	4611      	mov	r1, r2
 800a27c:	4618      	mov	r0, r3
 800a27e:	f003 f80e 	bl	800d29e <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 800a282:	8a3b      	ldrh	r3, [r7, #16]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d005      	beq.n	800a294 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 800a288:	697a      	ldr	r2, [r7, #20]
 800a28a:	8a3b      	ldrh	r3, [r7, #16]
 800a28c:	3b01      	subs	r3, #1
 800a28e:	4413      	add	r3, r2
 800a290:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a292:	e00a      	b.n	800a2aa <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 800a294:	893b      	ldrh	r3, [r7, #8]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d005      	beq.n	800a2a6 <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	893b      	ldrh	r3, [r7, #8]
 800a29e:	3b01      	subs	r3, #1
 800a2a0:	4413      	add	r3, r2
 800a2a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2a4:	e001      	b.n	800a2aa <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800a2aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d02b      	beq.n	800a308 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2b4:	e022      	b.n	800a2fc <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800a2b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2b8:	7ada      	ldrb	r2, [r3, #11]
 800a2ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d108      	bne.n	800a2d4 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800a2c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2c4:	7ada      	ldrb	r2, [r3, #11]
 800a2c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a2ca:	4611      	mov	r1, r2
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7ff fa52 	bl	8009776 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 800a2d2:	e019      	b.n	800a308 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d105      	bne.n	800a2e8 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	893b      	ldrh	r3, [r7, #8]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	4413      	add	r3, r2
 800a2e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2e6:	e006      	b.n	800a2f6 <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d00a      	beq.n	800a306 <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 800a2f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a2f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	429a      	cmp	r2, r3
 800a302:	d3d8      	bcc.n	800a2b6 <cdcd_xfer_cb+0x152>
 800a304:	e000      	b.n	800a308 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 800a306:	bf00      	nop
 800a308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a30a:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 800a30c:	6a3b      	ldr	r3, [r7, #32]
 800a30e:	3308      	adds	r3, #8
 800a310:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	891b      	ldrh	r3, [r3, #8]
 800a316:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	895b      	ldrh	r3, [r3, #10]
 800a31c:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 800a31e:	8b7a      	ldrh	r2, [r7, #26]
 800a320:	8b3b      	ldrh	r3, [r7, #24]
 800a322:	429a      	cmp	r2, r3
 800a324:	bf0c      	ite	eq
 800a326:	2301      	moveq	r3, #1
 800a328:	2300      	movne	r3, #0
 800a32a:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 800a32c:	f083 0301 	eor.w	r3, r3, #1
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2b00      	cmp	r3, #0
 800a334:	d004      	beq.n	800a340 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 800a336:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7ff fa10 	bl	8009760 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a344:	4618      	mov	r0, r3
 800a346:	f007 feed 	bl	8012124 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 800a34a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a34c:	785b      	ldrb	r3, [r3, #1]
 800a34e:	79ba      	ldrb	r2, [r7, #6]
 800a350:	429a      	cmp	r2, r3
 800a352:	d112      	bne.n	800a37a <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 800a354:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a358:	4618      	mov	r0, r3
 800a35a:	f7ff fa1a 	bl	8009792 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 800a35e:	79fb      	ldrb	r3, [r7, #7]
 800a360:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a362:	4618      	mov	r0, r3
 800a364:	f007 fcb6 	bl	8011cd4 <tu_edpt_stream_write_xfer>
 800a368:	4603      	mov	r3, r0
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d105      	bne.n	800a37a <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	683a      	ldr	r2, [r7, #0]
 800a372:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a374:	4618      	mov	r0, r3
 800a376:	f007 fc13 	bl	8011ba0 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800a37a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a37c:	789b      	ldrb	r3, [r3, #2]
 800a37e:	79ba      	ldrb	r2, [r7, #6]
 800a380:	429a      	cmp	r2, r3
 800a382:	d104      	bne.n	800a38e <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 800a384:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a388:	4618      	mov	r0, r3
 800a38a:	f7ff fa0d 	bl	80097a8 <tud_cdc_notify_complete_cb>
  }

  return true;
 800a38e:	2301      	movs	r3, #1
}
 800a390:	4618      	mov	r0, r3
 800a392:	3760      	adds	r7, #96	@ 0x60
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	20001c2c 	.word	0x20001c2c
 800a39c:	e000edf0 	.word	0xe000edf0

0800a3a0 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	460a      	mov	r2, r1
 800a3aa:	71fb      	strb	r3, [r7, #7]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr

0800a3bc <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 800a3bc:	b480      	push	{r7}
 800a3be:	b083      	sub	sp, #12
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	460a      	mov	r2, r1
 800a3c6:	71fb      	strb	r3, [r7, #7]
 800a3c8:	4613      	mov	r3, r2
 800a3ca:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 800a3cc:	2301      	movs	r3, #1
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800a3da:	b480      	push	{r7}
 800a3dc:	b083      	sub	sp, #12
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	6039      	str	r1, [r7, #0]
 800a3e4:	71fb      	strb	r3, [r7, #7]
 800a3e6:	4613      	mov	r3, r2
 800a3e8:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800a3ea:	bf00      	nop
 800a3ec:	370c      	adds	r7, #12
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr

0800a3f6 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800a3f6:	b480      	push	{r7}
 800a3f8:	b083      	sub	sp, #12
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	603a      	str	r2, [r7, #0]
 800a3fe:	461a      	mov	r2, r3
 800a400:	4603      	mov	r3, r0
 800a402:	71fb      	strb	r3, [r7, #7]
 800a404:	460b      	mov	r3, r1
 800a406:	71bb      	strb	r3, [r7, #6]
 800a408:	4613      	mov	r3, r2
 800a40a:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 800a40c:	bf00      	nop
 800a40e:	370c      	adds	r7, #12
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800a418:	b580      	push	{r7, lr}
 800a41a:	af00      	add	r7, sp, #0
  hidd_reset(0);
 800a41c:	2000      	movs	r0, #0
 800a41e:	f000 f80b 	bl	800a438 <hidd_reset>
}
 800a422:	bf00      	nop
 800a424:	bd80      	pop	{r7, pc}

0800a426 <hidd_deinit>:

bool hidd_deinit(void) {
 800a426:	b480      	push	{r7}
 800a428:	af00      	add	r7, sp, #0
  return true;
 800a42a:	2301      	movs	r3, #1
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr
	...

0800a438 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	4603      	mov	r3, r0
 800a440:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 800a442:	220c      	movs	r2, #12
 800a444:	2100      	movs	r1, #0
 800a446:	4803      	ldr	r0, [pc, #12]	@ (800a454 <hidd_reset+0x1c>)
 800a448:	f008 fa50 	bl	80128ec <memset>
}
 800a44c:	bf00      	nop
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	20001ce0 	.word	0x20001ce0

0800a458 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 800a458:	b580      	push	{r7, lr}
 800a45a:	b094      	sub	sp, #80	@ 0x50
 800a45c:	af02      	add	r7, sp, #8
 800a45e:	4603      	mov	r3, r0
 800a460:	6039      	str	r1, [r7, #0]
 800a462:	71fb      	strb	r3, [r7, #7]
 800a464:	4613      	mov	r3, r2
 800a466:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	795b      	ldrb	r3, [r3, #5]
 800a46c:	2b03      	cmp	r3, #3
 800a46e:	d001      	beq.n	800a474 <hidd_open+0x1c>
 800a470:	2300      	movs	r3, #0
 800a472:	e0d0      	b.n	800a616 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	791b      	ldrb	r3, [r3, #4]
 800a478:	461a      	mov	r2, r3
 800a47a:	00d2      	lsls	r2, r2, #3
 800a47c:	1ad3      	subs	r3, r2, r3
 800a47e:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 800a480:	3312      	adds	r3, #18
 800a482:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 800a486:	88ba      	ldrh	r2, [r7, #4]
 800a488:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d20a      	bcs.n	800a4a6 <hidd_open+0x4e>
 800a490:	4b63      	ldr	r3, [pc, #396]	@ (800a620 <hidd_open+0x1c8>)
 800a492:	627b      	str	r3, [r7, #36]	@ 0x24
 800a494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 0301 	and.w	r3, r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d000      	beq.n	800a4a2 <hidd_open+0x4a>
 800a4a0:	be00      	bkpt	0x0000
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	e0b7      	b.n	800a616 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ac:	e011      	b.n	800a4d2 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 800a4ae:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	005b      	lsls	r3, r3, #1
 800a4b6:	4413      	add	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4a5a      	ldr	r2, [pc, #360]	@ (800a624 <hidd_open+0x1cc>)
 800a4bc:	4413      	add	r3, r2
 800a4be:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 800a4c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4c2:	785b      	ldrb	r3, [r3, #1]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d009      	beq.n	800a4dc <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a4c8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d0e9      	beq.n	800a4ae <hidd_open+0x56>
 800a4da:	e000      	b.n	800a4de <hidd_open+0x86>
      break;
 800a4dc:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 800a4de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d00a      	beq.n	800a4fc <hidd_open+0xa4>
 800a4e6:	4b4e      	ldr	r3, [pc, #312]	@ (800a620 <hidd_open+0x1c8>)
 800a4e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d000      	beq.n	800a4f8 <hidd_open+0xa0>
 800a4f6:	be00      	bkpt	0x0000
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	e08c      	b.n	800a616 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 800a4fc:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a500:	4613      	mov	r3, r2
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	4413      	add	r3, r2
 800a506:	011b      	lsls	r3, r3, #4
 800a508:	4a47      	ldr	r2, [pc, #284]	@ (800a628 <hidd_open+0x1d0>)
 800a50a:	4413      	add	r3, r2
 800a50c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a514:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	461a      	mov	r2, r3
 800a520:	69bb      	ldr	r3, [r7, #24]
 800a522:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a524:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a528:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a52a:	6a3b      	ldr	r3, [r7, #32]
 800a52c:	3301      	adds	r3, #1
 800a52e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 800a530:	2b21      	cmp	r3, #33	@ 0x21
 800a532:	d00a      	beq.n	800a54a <hidd_open+0xf2>
 800a534:	4b3a      	ldr	r3, [pc, #232]	@ (800a620 <hidd_open+0x1c8>)
 800a536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f003 0301 	and.w	r3, r3, #1
 800a540:	2b00      	cmp	r3, #0
 800a542:	d000      	beq.n	800a546 <hidd_open+0xee>
 800a544:	be00      	bkpt	0x0000
 800a546:	2300      	movs	r3, #0
 800a548:	e065      	b.n	800a616 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800a54a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a54c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a54e:	609a      	str	r2, [r3, #8]
 800a550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a552:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	461a      	mov	r2, r3
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a562:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	7919      	ldrb	r1, [r3, #4]
 800a568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a56a:	3302      	adds	r3, #2
 800a56c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a56e:	3201      	adds	r2, #1
 800a570:	79f8      	ldrb	r0, [r7, #7]
 800a572:	9201      	str	r2, [sp, #4]
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	2303      	movs	r3, #3
 800a578:	460a      	mov	r2, r1
 800a57a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a57c:	f004 fb38 	bl	800ebf0 <usbd_open_edpt_pair>
 800a580:	4603      	mov	r3, r0
 800a582:	f083 0301 	eor.w	r3, r3, #1
 800a586:	b2db      	uxtb	r3, r3
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00a      	beq.n	800a5a2 <hidd_open+0x14a>
 800a58c:	4b24      	ldr	r3, [pc, #144]	@ (800a620 <hidd_open+0x1c8>)
 800a58e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f003 0301 	and.w	r3, r3, #1
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d000      	beq.n	800a59e <hidd_open+0x146>
 800a59c:	be00      	bkpt	0x0000
 800a59e:	2300      	movs	r3, #0
 800a5a0:	e039      	b.n	800a616 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	799b      	ldrb	r3, [r3, #6]
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d103      	bne.n	800a5b2 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	79da      	ldrb	r2, [r3, #7]
 800a5ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5b0:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 800a5b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	789a      	ldrb	r2, [r3, #2]
 800a5bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5be:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 800a5c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	3307      	adds	r3, #7
 800a5c6:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	881a      	ldrh	r2, [r3, #0]
 800a5cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5ce:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 800a5d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5d2:	789b      	ldrb	r3, [r3, #2]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01c      	beq.n	800a612 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800a5d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5da:	7899      	ldrb	r1, [r3, #2]
 800a5dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5de:	f103 0220 	add.w	r2, r3, #32
 800a5e2:	79f8      	ldrb	r0, [r7, #7]
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	9300      	str	r3, [sp, #0]
 800a5e8:	2310      	movs	r3, #16
 800a5ea:	f004 fbff 	bl	800edec <usbd_edpt_xfer>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	f083 0301 	eor.w	r3, r3, #1
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00b      	beq.n	800a612 <hidd_open+0x1ba>
 800a5fa:	4b09      	ldr	r3, [pc, #36]	@ (800a620 <hidd_open+0x1c8>)
 800a5fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 0301 	and.w	r3, r3, #1
 800a606:	2b00      	cmp	r3, #0
 800a608:	d000      	beq.n	800a60c <hidd_open+0x1b4>
 800a60a:	be00      	bkpt	0x0000
 800a60c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a610:	e001      	b.n	800a616 <hidd_open+0x1be>
  }

  return drv_len;
 800a612:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800a616:	4618      	mov	r0, r3
 800a618:	3748      	adds	r7, #72	@ 0x48
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	e000edf0 	.word	0xe000edf0
 800a624:	20001ce0 	.word	0x20001ce0
 800a628:	20001cec 	.word	0x20001cec

0800a62c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b094      	sub	sp, #80	@ 0x50
 800a630:	af02      	add	r7, sp, #8
 800a632:	4603      	mov	r3, r0
 800a634:	603a      	str	r2, [r7, #0]
 800a636:	71fb      	strb	r3, [r7, #7]
 800a638:	460b      	mov	r3, r1
 800a63a:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	f003 031f 	and.w	r3, r3, #31
 800a644:	b2db      	uxtb	r3, r3
 800a646:	2b01      	cmp	r3, #1
 800a648:	d001      	beq.n	800a64e <hidd_control_xfer_cb+0x22>
 800a64a:	2300      	movs	r3, #0
 800a64c:	e1d6      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	889b      	ldrh	r3, [r3, #4]
 800a652:	b29b      	uxth	r3, r3
 800a654:	b2db      	uxtb	r3, r3
 800a656:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a658:	2300      	movs	r3, #0
 800a65a:	77bb      	strb	r3, [r7, #30]
 800a65c:	e00f      	b.n	800a67e <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800a65e:	7fba      	ldrb	r2, [r7, #30]
 800a660:	498f      	ldr	r1, [pc, #572]	@ (800a8a0 <hidd_control_xfer_cb+0x274>)
 800a662:	4613      	mov	r3, r2
 800a664:	005b      	lsls	r3, r3, #1
 800a666:	4413      	add	r3, r2
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	440b      	add	r3, r1
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	7ffa      	ldrb	r2, [r7, #31]
 800a670:	429a      	cmp	r2, r3
 800a672:	d101      	bne.n	800a678 <hidd_control_xfer_cb+0x4c>
      return i;
 800a674:	7fbb      	ldrb	r3, [r7, #30]
 800a676:	e006      	b.n	800a686 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a678:	7fbb      	ldrb	r3, [r7, #30]
 800a67a:	3301      	adds	r3, #1
 800a67c:	77bb      	strb	r3, [r7, #30]
 800a67e:	7fbb      	ldrb	r3, [r7, #30]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d0ec      	beq.n	800a65e <hidd_control_xfer_cb+0x32>
  return 0xFF;
 800a684:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a686:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 800a68a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <hidd_control_xfer_cb+0x6a>
 800a692:	2300      	movs	r3, #0
 800a694:	e1b2      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 800a696:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a69a:	4613      	mov	r3, r2
 800a69c:	005b      	lsls	r3, r3, #1
 800a69e:	4413      	add	r3, r2
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	4a7f      	ldr	r2, [pc, #508]	@ (800a8a0 <hidd_control_xfer_cb+0x274>)
 800a6a4:	4413      	add	r3, r2
 800a6a6:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 800a6a8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	005b      	lsls	r3, r3, #1
 800a6b0:	4413      	add	r3, r2
 800a6b2:	011b      	lsls	r3, r3, #4
 800a6b4:	4a7b      	ldr	r2, [pc, #492]	@ (800a8a4 <hidd_control_xfer_cb+0x278>)
 800a6b6:	4413      	add	r3, r2
 800a6b8:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d145      	bne.n	800a754 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 800a6c8:	79bb      	ldrb	r3, [r7, #6]
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	f040 8195 	bne.w	800a9fa <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	885b      	ldrh	r3, [r3, #2]
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a6d8:	8bbb      	ldrh	r3, [r7, #28]
 800a6da:	0a1b      	lsrs	r3, r3, #8
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	785b      	ldrb	r3, [r3, #1]
 800a6e8:	2b06      	cmp	r3, #6
 800a6ea:	d11b      	bne.n	800a724 <hidd_control_xfer_cb+0xf8>
 800a6ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6f0:	2b21      	cmp	r3, #33	@ 0x21
 800a6f2:	d117      	bne.n	800a724 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 800a6f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d101      	bne.n	800a700 <hidd_control_xfer_cb+0xd4>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	e17d      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 800a700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a702:	689a      	ldr	r2, [r3, #8]
 800a704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	79f8      	ldrb	r0, [r7, #7]
 800a70c:	6839      	ldr	r1, [r7, #0]
 800a70e:	f004 fde7 	bl	800f2e0 <tud_control_xfer>
 800a712:	4603      	mov	r3, r0
 800a714:	f083 0301 	eor.w	r3, r3, #1
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f000 816d 	beq.w	800a9fa <hidd_control_xfer_cb+0x3ce>
 800a720:	2300      	movs	r3, #0
 800a722:	e16b      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	785b      	ldrb	r3, [r3, #1]
 800a728:	2b06      	cmp	r3, #6
 800a72a:	d111      	bne.n	800a750 <hidd_control_xfer_cb+0x124>
 800a72c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a730:	2b22      	cmp	r3, #34	@ 0x22
 800a732:	d10d      	bne.n	800a750 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 800a734:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a738:	4618      	mov	r0, r3
 800a73a:	f7f7 feed 	bl	8002518 <tud_hid_descriptor_report_cb>
 800a73e:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 800a740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a742:	889b      	ldrh	r3, [r3, #4]
 800a744:	79f8      	ldrb	r0, [r7, #7]
 800a746:	6a3a      	ldr	r2, [r7, #32]
 800a748:	6839      	ldr	r1, [r7, #0]
 800a74a:	f004 fdc9 	bl	800f2e0 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a74e:	e154      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 800a750:	2300      	movs	r3, #0
 800a752:	e153      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	2b20      	cmp	r3, #32
 800a760:	f040 813e 	bne.w	800a9e0 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	785b      	ldrb	r3, [r3, #1]
 800a768:	3b01      	subs	r3, #1
 800a76a:	2b0a      	cmp	r3, #10
 800a76c:	f200 8136 	bhi.w	800a9dc <hidd_control_xfer_cb+0x3b0>
 800a770:	a201      	add	r2, pc, #4	@ (adr r2, 800a778 <hidd_control_xfer_cb+0x14c>)
 800a772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a776:	bf00      	nop
 800a778:	0800a7a5 	.word	0x0800a7a5
 800a77c:	0800a97b 	.word	0x0800a97b
 800a780:	0800a991 	.word	0x0800a991
 800a784:	0800a9dd 	.word	0x0800a9dd
 800a788:	0800a9dd 	.word	0x0800a9dd
 800a78c:	0800a9dd 	.word	0x0800a9dd
 800a790:	0800a9dd 	.word	0x0800a9dd
 800a794:	0800a9dd 	.word	0x0800a9dd
 800a798:	0800a87b 	.word	0x0800a87b
 800a79c:	0800a935 	.word	0x0800a935
 800a7a0:	0800a9a7 	.word	0x0800a9a7
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a7a4:	79bb      	ldrb	r3, [r7, #6]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	f040 811c 	bne.w	800a9e4 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	885b      	ldrh	r3, [r3, #2]
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	82bb      	strh	r3, [r7, #20]
 800a7b4:	8abb      	ldrh	r3, [r7, #20]
 800a7b6:	0a1b      	lsrs	r3, r3, #8
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	885b      	ldrh	r3, [r3, #2]
 800a7c4:	b29b      	uxth	r3, r3
 800a7c6:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a7c8:	8afb      	ldrh	r3, [r7, #22]
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 800a7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d2:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	88db      	ldrh	r3, [r3, #6]
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	837b      	strh	r3, [r7, #26]
 800a7dc:	2310      	movs	r3, #16
 800a7de:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a7e0:	8b7a      	ldrh	r2, [r7, #26]
 800a7e2:	8b3b      	ldrh	r3, [r7, #24]
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	bf28      	it	cs
 800a7e8:	4613      	movcs	r3, r2
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 800a7f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d013      	beq.n	800a826 <hidd_control_xfer_cb+0x1fa>
 800a7fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a802:	2b01      	cmp	r3, #1
 800a804:	d90f      	bls.n	800a826 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 800a806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a808:	1c5a      	adds	r2, r3, #1
 800a80a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a80c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a810:	701a      	strb	r2, [r3, #0]
            req_len--;
 800a812:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a816:	3b01      	subs	r3, #1
 800a818:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800a81c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a820:	3301      	adds	r3, #1
 800a822:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 800a826:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800a82a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800a82e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a832:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a83a:	f7f5 fecf 	bl	80005dc <tud_hid_get_report_cb>
 800a83e:	4603      	mov	r3, r0
 800a840:	461a      	mov	r2, r3
 800a842:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a846:	4413      	add	r3, r2
 800a848:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 800a84c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10a      	bne.n	800a86a <hidd_control_xfer_cb+0x23e>
 800a854:	4b14      	ldr	r3, [pc, #80]	@ (800a8a8 <hidd_control_xfer_cb+0x27c>)
 800a856:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f003 0301 	and.w	r3, r3, #1
 800a860:	2b00      	cmp	r3, #0
 800a862:	d000      	beq.n	800a866 <hidd_control_xfer_cb+0x23a>
 800a864:	be00      	bkpt	0x0000
 800a866:	2300      	movs	r3, #0
 800a868:	e0c8      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800a86a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a86c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a870:	79f8      	ldrb	r0, [r7, #7]
 800a872:	6839      	ldr	r1, [r7, #0]
 800a874:	f004 fd34 	bl	800f2e0 <tud_control_xfer>
        }
        break;
 800a878:	e0b4      	b.n	800a9e4 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a87a:	79bb      	ldrb	r3, [r7, #6]
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d115      	bne.n	800a8ac <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	88db      	ldrh	r3, [r3, #6]
 800a884:	b29b      	uxth	r3, r3
 800a886:	2b10      	cmp	r3, #16
 800a888:	d901      	bls.n	800a88e <hidd_control_xfer_cb+0x262>
 800a88a:	2300      	movs	r3, #0
 800a88c:	e0b6      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 800a88e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	88db      	ldrh	r3, [r3, #6]
 800a894:	b29b      	uxth	r3, r3
 800a896:	79f8      	ldrb	r0, [r7, #7]
 800a898:	6839      	ldr	r1, [r7, #0]
 800a89a:	f004 fd21 	bl	800f2e0 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800a89e:	e0a3      	b.n	800a9e8 <hidd_control_xfer_cb+0x3bc>
 800a8a0:	20001ce0 	.word	0x20001ce0
 800a8a4:	20001cec 	.word	0x20001cec
 800a8a8:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800a8ac:	79bb      	ldrb	r3, [r7, #6]
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	f040 809a 	bne.w	800a9e8 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	885b      	ldrh	r3, [r3, #2]
 800a8b8:	b29b      	uxth	r3, r3
 800a8ba:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a8bc:	89bb      	ldrh	r3, [r7, #12]
 800a8be:	0a1b      	lsrs	r3, r3, #8
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	885b      	ldrh	r3, [r3, #2]
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a8d0:	89fb      	ldrh	r3, [r7, #14]
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 800a8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	88db      	ldrh	r3, [r3, #6]
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	827b      	strh	r3, [r7, #18]
 800a8e4:	2310      	movs	r3, #16
 800a8e6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a8e8:	8a7a      	ldrh	r2, [r7, #18]
 800a8ea:	8a3b      	ldrh	r3, [r7, #16]
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	bf28      	it	cs
 800a8f0:	4613      	movcs	r3, r2
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 800a8f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d00e      	beq.n	800a91c <hidd_control_xfer_cb+0x2f0>
 800a8fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a900:	2b01      	cmp	r3, #1
 800a902:	d90b      	bls.n	800a91c <hidd_control_xfer_cb+0x2f0>
 800a904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d105      	bne.n	800a91c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 800a910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a912:	3301      	adds	r3, #1
 800a914:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 800a916:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a918:	3b01      	subs	r3, #1
 800a91a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800a91c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a920:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800a924:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a928:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a92a:	9300      	str	r3, [sp, #0]
 800a92c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a92e:	f7f5 fe45 	bl	80005bc <tud_hid_set_report_cb>
        break;
 800a932:	e059      	b.n	800a9e8 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a934:	79bb      	ldrb	r3, [r7, #6]
 800a936:	2b01      	cmp	r3, #1
 800a938:	d158      	bne.n	800a9ec <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	885b      	ldrh	r3, [r3, #2]
 800a93e:	b29b      	uxth	r3, r3
 800a940:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a942:	897b      	ldrh	r3, [r7, #10]
 800a944:	0a1b      	lsrs	r3, r3, #8
 800a946:	b29b      	uxth	r3, r3
 800a948:	b2da      	uxtb	r2, r3
 800a94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94c:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800a94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a950:	79da      	ldrb	r2, [r3, #7]
 800a952:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a956:	4611      	mov	r1, r2
 800a958:	4618      	mov	r0, r3
 800a95a:	f7ff fd2f 	bl	800a3bc <tud_hid_set_idle_cb>
 800a95e:	4603      	mov	r3, r0
 800a960:	f083 0301 	eor.w	r3, r3, #1
 800a964:	b2db      	uxtb	r3, r3
 800a966:	2b00      	cmp	r3, #0
 800a968:	d001      	beq.n	800a96e <hidd_control_xfer_cb+0x342>
 800a96a:	2300      	movs	r3, #0
 800a96c:	e046      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800a96e:	79fb      	ldrb	r3, [r7, #7]
 800a970:	6839      	ldr	r1, [r7, #0]
 800a972:	4618      	mov	r0, r3
 800a974:	f004 fc30 	bl	800f1d8 <tud_control_status>
        }
        break;
 800a978:	e038      	b.n	800a9ec <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a97a:	79bb      	ldrb	r3, [r7, #6]
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d137      	bne.n	800a9f0 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 800a980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a982:	1dda      	adds	r2, r3, #7
 800a984:	79f8      	ldrb	r0, [r7, #7]
 800a986:	2301      	movs	r3, #1
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	f004 fca9 	bl	800f2e0 <tud_control_xfer>
        }
        break;
 800a98e:	e02f      	b.n	800a9f0 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a990:	79bb      	ldrb	r3, [r7, #6]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d12e      	bne.n	800a9f4 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 800a996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a998:	1d9a      	adds	r2, r3, #6
 800a99a:	79f8      	ldrb	r0, [r7, #7]
 800a99c:	2301      	movs	r3, #1
 800a99e:	6839      	ldr	r1, [r7, #0]
 800a9a0:	f004 fc9e 	bl	800f2e0 <tud_control_xfer>
        }
        break;
 800a9a4:	e026      	b.n	800a9f4 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a9a6:	79bb      	ldrb	r3, [r7, #6]
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d105      	bne.n	800a9b8 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800a9ac:	79fb      	ldrb	r3, [r7, #7]
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f004 fc11 	bl	800f1d8 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 800a9b6:	e01f      	b.n	800a9f8 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 800a9b8:	79bb      	ldrb	r3, [r7, #6]
 800a9ba:	2b03      	cmp	r3, #3
 800a9bc:	d11c      	bne.n	800a9f8 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	885b      	ldrh	r3, [r3, #2]
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	b2da      	uxtb	r2, r3
 800a9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c8:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800a9ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9cc:	799a      	ldrb	r2, [r3, #6]
 800a9ce:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7ff fce3 	bl	800a3a0 <tud_hid_set_protocol_cb>
        break;
 800a9da:	e00d      	b.n	800a9f8 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800a9dc:	2300      	movs	r3, #0
 800a9de:	e00d      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	e00b      	b.n	800a9fc <hidd_control_xfer_cb+0x3d0>
        break;
 800a9e4:	bf00      	nop
 800a9e6:	e008      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
        break;
 800a9e8:	bf00      	nop
 800a9ea:	e006      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
        break;
 800a9ec:	bf00      	nop
 800a9ee:	e004      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
        break;
 800a9f0:	bf00      	nop
 800a9f2:	e002      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
        break;
 800a9f4:	bf00      	nop
 800a9f6:	e000      	b.n	800a9fa <hidd_control_xfer_cb+0x3ce>
        break;
 800a9f8:	bf00      	nop
  }

  return true;
 800a9fa:	2301      	movs	r3, #1
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3748      	adds	r7, #72	@ 0x48
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08a      	sub	sp, #40	@ 0x28
 800aa08:	af02      	add	r7, sp, #8
 800aa0a:	603b      	str	r3, [r7, #0]
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	71fb      	strb	r3, [r7, #7]
 800aa10:	460b      	mov	r3, r1
 800aa12:	71bb      	strb	r3, [r7, #6]
 800aa14:	4613      	mov	r3, r2
 800aa16:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800aa18:	2300      	movs	r3, #0
 800aa1a:	77fb      	strb	r3, [r7, #31]
 800aa1c:	e014      	b.n	800aa48 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800aa1e:	7ffa      	ldrb	r2, [r7, #31]
 800aa20:	4613      	mov	r3, r2
 800aa22:	005b      	lsls	r3, r3, #1
 800aa24:	4413      	add	r3, r2
 800aa26:	009b      	lsls	r3, r3, #2
 800aa28:	4a3f      	ldr	r2, [pc, #252]	@ (800ab28 <hidd_xfer_cb+0x124>)
 800aa2a:	4413      	add	r3, r2
 800aa2c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	789b      	ldrb	r3, [r3, #2]
 800aa32:	79ba      	ldrb	r2, [r7, #6]
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d00a      	beq.n	800aa4e <hidd_xfer_cb+0x4a>
 800aa38:	69bb      	ldr	r3, [r7, #24]
 800aa3a:	785b      	ldrb	r3, [r3, #1]
 800aa3c:	79ba      	ldrb	r2, [r7, #6]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d005      	beq.n	800aa4e <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800aa42:	7ffb      	ldrb	r3, [r7, #31]
 800aa44:	3301      	adds	r3, #1
 800aa46:	77fb      	strb	r3, [r7, #31]
 800aa48:	7ffb      	ldrb	r3, [r7, #31]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d0e7      	beq.n	800aa1e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800aa4e:	7ffb      	ldrb	r3, [r7, #31]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00a      	beq.n	800aa6a <hidd_xfer_cb+0x66>
 800aa54:	4b35      	ldr	r3, [pc, #212]	@ (800ab2c <hidd_xfer_cb+0x128>)
 800aa56:	60fb      	str	r3, [r7, #12]
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0301 	and.w	r3, r3, #1
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d000      	beq.n	800aa66 <hidd_xfer_cb+0x62>
 800aa64:	be00      	bkpt	0x0000
 800aa66:	2300      	movs	r3, #0
 800aa68:	e059      	b.n	800ab1e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800aa6a:	7ffa      	ldrb	r2, [r7, #31]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	4413      	add	r3, r2
 800aa72:	011b      	lsls	r3, r3, #4
 800aa74:	4a2e      	ldr	r2, [pc, #184]	@ (800ab30 <hidd_xfer_cb+0x12c>)
 800aa76:	4413      	add	r3, r2
 800aa78:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	785b      	ldrb	r3, [r3, #1]
 800aa7e:	79ba      	ldrb	r2, [r7, #6]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d116      	bne.n	800aab2 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 800aa84:	797b      	ldrb	r3, [r7, #5]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d109      	bne.n	800aa9e <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f103 0110 	add.w	r1, r3, #16
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	b29a      	uxth	r2, r3
 800aa94:	7ffb      	ldrb	r3, [r7, #31]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7ff fc9f 	bl	800a3da <tud_hid_report_complete_cb>
 800aa9c:	e03e      	b.n	800ab1c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f103 0210 	add.w	r2, r3, #16
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	7ff8      	ldrb	r0, [r7, #31]
 800aaaa:	2101      	movs	r1, #1
 800aaac:	f7ff fca3 	bl	800a3f6 <tud_hid_report_failed_cb>
 800aab0:	e034      	b.n	800ab1c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 800aab2:	797b      	ldrb	r3, [r7, #5]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d10c      	bne.n	800aad2 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	f103 0220 	add.w	r2, r3, #32
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	7ff8      	ldrb	r0, [r7, #31]
 800aac4:	9300      	str	r3, [sp, #0]
 800aac6:	4613      	mov	r3, r2
 800aac8:	2202      	movs	r2, #2
 800aaca:	2100      	movs	r1, #0
 800aacc:	f7f5 fd76 	bl	80005bc <tud_hid_set_report_cb>
 800aad0:	e008      	b.n	800aae4 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f103 0220 	add.w	r2, r3, #32
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	b29b      	uxth	r3, r3
 800aadc:	7ff8      	ldrb	r0, [r7, #31]
 800aade:	2102      	movs	r1, #2
 800aae0:	f7ff fc89 	bl	800a3f6 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	7899      	ldrb	r1, [r3, #2]
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	f103 0220 	add.w	r2, r3, #32
 800aaee:	79f8      	ldrb	r0, [r7, #7]
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	2310      	movs	r3, #16
 800aaf6:	f004 f979 	bl	800edec <usbd_edpt_xfer>
 800aafa:	4603      	mov	r3, r0
 800aafc:	f083 0301 	eor.w	r3, r3, #1
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00a      	beq.n	800ab1c <hidd_xfer_cb+0x118>
 800ab06:	4b09      	ldr	r3, [pc, #36]	@ (800ab2c <hidd_xfer_cb+0x128>)
 800ab08:	613b      	str	r3, [r7, #16]
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f003 0301 	and.w	r3, r3, #1
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d000      	beq.n	800ab18 <hidd_xfer_cb+0x114>
 800ab16:	be00      	bkpt	0x0000
 800ab18:	2300      	movs	r3, #0
 800ab1a:	e000      	b.n	800ab1e <hidd_xfer_cb+0x11a>
  }

  return true;
 800ab1c:	2301      	movs	r3, #1
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3720      	adds	r7, #32
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
 800ab26:	bf00      	nop
 800ab28:	20001ce0 	.word	0x20001ce0
 800ab2c:	e000edf0 	.word	0xe000edf0
 800ab30:	20001cec 	.word	0x20001cec

0800ab34 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 800ab34:	b480      	push	{r7}
 800ab36:	b085      	sub	sp, #20
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
 800ab40:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 800ab42:	2300      	movs	r3, #0
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3714      	adds	r7, #20
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b088      	sub	sp, #32
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	460b      	mov	r3, r1
 800ab5a:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	3320      	adds	r3, #32
 800ab64:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	7fdb      	ldrb	r3, [r3, #31]
 800ab6a:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	78fa      	ldrb	r2, [r7, #3]
 800ab70:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	689a      	ldr	r2, [r3, #8]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab7a:	1ad2      	subs	r2, r2, r3
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2202      	movs	r2, #2
 800ab84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d106      	bne.n	800aba0 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	7b58      	ldrb	r0, [r3, #13]
 800ab96:	2300      	movs	r3, #0
 800ab98:	2220      	movs	r2, #32
 800ab9a:	2105      	movs	r1, #5
 800ab9c:	f000 f984 	bl	800aea8 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 800aba0:	69fb      	ldr	r3, [r7, #28]
 800aba2:	689b      	ldr	r3, [r3, #8]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d028      	beq.n	800abfa <fail_scsi_op+0xaa>
 800aba8:	69bb      	ldr	r3, [r7, #24]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d024      	beq.n	800abfa <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	7b1b      	ldrb	r3, [r3, #12]
 800abb4:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 800abb6:	7dbb      	ldrb	r3, [r7, #22]
 800abb8:	613b      	str	r3, [r7, #16]
 800abba:	2307      	movs	r3, #7
 800abbc:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800abbe:	7bfb      	ldrb	r3, [r7, #15]
 800abc0:	693a      	ldr	r2, [r7, #16]
 800abc2:	fa22 f303 	lsr.w	r3, r2, r3
 800abc6:	f003 0301 	and.w	r3, r3, #1
 800abca:	2b00      	cmp	r3, #0
 800abcc:	bf14      	ite	ne
 800abce:	2301      	movne	r3, #1
 800abd0:	2300      	moveq	r3, #0
 800abd2:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d008      	beq.n	800abea <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800abde:	7dfb      	ldrb	r3, [r7, #23]
 800abe0:	4611      	mov	r1, r2
 800abe2:	4618      	mov	r0, r3
 800abe4:	f004 fa24 	bl	800f030 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 800abe8:	e007      	b.n	800abfa <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800abf0:	7dfb      	ldrb	r3, [r7, #23]
 800abf2:	4611      	mov	r1, r2
 800abf4:	4618      	mov	r0, r3
 800abf6:	f004 fa1b 	bl	800f030 <usbd_edpt_stall>
}
 800abfa:	bf00      	nop
 800abfc:	3720      	adds	r7, #32
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 800ac02:	b480      	push	{r7}
 800ac04:	b08b      	sub	sp, #44	@ 0x2c
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800ac14:	6a3b      	ldr	r3, [r7, #32]
 800ac16:	330f      	adds	r3, #15
 800ac18:	3307      	adds	r3, #7
 800ac1a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	881b      	ldrh	r3, [r3, #0]
 800ac20:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 800ac22:	8b7b      	ldrh	r3, [r7, #26]
 800ac24:	ba5b      	rev16	r3, r3
 800ac26:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800ac28:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d106      	bne.n	800ac40 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 800ac32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d04d      	beq.n	800acd4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800ac38:	2302      	movs	r3, #2
 800ac3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac3e:	e049      	b.n	800acd4 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	7bdb      	ldrb	r3, [r3, #15]
 800ac44:	2b28      	cmp	r3, #40	@ 0x28
 800ac46:	d11a      	bne.n	800ac7e <rdwr10_validate_cmd+0x7c>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	7b1b      	ldrb	r3, [r3, #12]
 800ac4c:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800ac4e:	7e7b      	ldrb	r3, [r7, #25]
 800ac50:	617b      	str	r3, [r7, #20]
 800ac52:	2307      	movs	r3, #7
 800ac54:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ac56:	7cfb      	ldrb	r3, [r7, #19]
 800ac58:	697a      	ldr	r2, [r7, #20]
 800ac5a:	fa22 f303 	lsr.w	r3, r2, r3
 800ac5e:	f003 0301 	and.w	r3, r3, #1
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	bf14      	ite	ne
 800ac66:	2301      	movne	r3, #1
 800ac68:	2300      	moveq	r3, #0
 800ac6a:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800ac6c:	f083 0301 	eor.w	r3, r3, #1
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d003      	beq.n	800ac7e <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800ac76:	2302      	movs	r3, #2
 800ac78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac7c:	e02a      	b.n	800acd4 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	7bdb      	ldrb	r3, [r3, #15]
 800ac82:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac84:	d117      	bne.n	800acb6 <rdwr10_validate_cmd+0xb4>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	7b1b      	ldrb	r3, [r3, #12]
 800ac8a:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 800ac8c:	7cbb      	ldrb	r3, [r7, #18]
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	2307      	movs	r3, #7
 800ac92:	72fb      	strb	r3, [r7, #11]
 800ac94:	7afb      	ldrb	r3, [r7, #11]
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	fa22 f303 	lsr.w	r3, r2, r3
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	bf14      	ite	ne
 800aca4:	2301      	movne	r3, #1
 800aca6:	2300      	moveq	r3, #0
 800aca8:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d003      	beq.n	800acb6 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800acae:	2302      	movs	r3, #2
 800acb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800acb4:	e00e      	b.n	800acd4 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 800acb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d103      	bne.n	800acc4 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 800acbc:	2301      	movs	r3, #1
 800acbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800acc2:	e007      	b.n	800acd4 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	689a      	ldr	r2, [r3, #8]
 800acc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acca:	429a      	cmp	r2, r3
 800accc:	d202      	bcs.n	800acd4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800acce:	2302      	movs	r3, #2
 800acd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 800acd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800acd8:	4618      	mov	r0, r3
 800acda:	372c      	adds	r7, #44	@ 0x2c
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b08c      	sub	sp, #48	@ 0x30
 800ace8:	af02      	add	r7, sp, #8
 800acea:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	7fdb      	ldrb	r3, [r3, #31]
 800acf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800acfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad02:	4611      	mov	r1, r2
 800ad04:	4618      	mov	r0, r3
 800ad06:	f004 fa0f 	bl	800f128 <usbd_edpt_stalled>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	f083 0301 	eor.w	r3, r3, #1
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d055      	beq.n	800adc2 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800ad16:	6a3b      	ldr	r3, [r7, #32]
 800ad18:	689a      	ldr	r2, [r3, #8]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d91d      	bls.n	800ad5e <proc_stage_status+0x7a>
 800ad22:	6a3b      	ldr	r3, [r7, #32]
 800ad24:	7b1b      	ldrb	r3, [r3, #12]
 800ad26:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800ad28:	7efb      	ldrb	r3, [r7, #27]
 800ad2a:	617b      	str	r3, [r7, #20]
 800ad2c:	2307      	movs	r3, #7
 800ad2e:	74fb      	strb	r3, [r7, #19]
 800ad30:	7cfb      	ldrb	r3, [r7, #19]
 800ad32:	697a      	ldr	r2, [r7, #20]
 800ad34:	fa22 f303 	lsr.w	r3, r2, r3
 800ad38:	f003 0301 	and.w	r3, r3, #1
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	bf14      	ite	ne
 800ad40:	2301      	movne	r3, #1
 800ad42:	2300      	moveq	r3, #0
 800ad44:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d009      	beq.n	800ad5e <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800ad50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad54:	4611      	mov	r1, r2
 800ad56:	4618      	mov	r0, r3
 800ad58:	f004 f96a 	bl	800f030 <usbd_edpt_stall>
 800ad5c:	e031      	b.n	800adc2 <proc_stage_status+0xde>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	7fdb      	ldrb	r3, [r3, #31]
 800ad66:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	689a      	ldr	r2, [r3, #8]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad70:	1ad2      	subs	r2, r2, r3
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2203      	movs	r2, #3
 800ad7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	3320      	adds	r3, #32
 800ad82:	220d      	movs	r2, #13
 800ad84:	4619      	mov	r1, r3
 800ad86:	4811      	ldr	r0, [pc, #68]	@ (800adcc <proc_stage_status+0xe8>)
 800ad88:	f007 fe2b 	bl	80129e2 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800ad92:	7af8      	ldrb	r0, [r7, #11]
 800ad94:	2300      	movs	r3, #0
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	230d      	movs	r3, #13
 800ad9a:	4a0c      	ldr	r2, [pc, #48]	@ (800adcc <proc_stage_status+0xe8>)
 800ad9c:	f004 f826 	bl	800edec <usbd_edpt_xfer>
 800ada0:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800ada2:	f083 0301 	eor.w	r3, r3, #1
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d00a      	beq.n	800adc2 <proc_stage_status+0xde>
 800adac:	4b08      	ldr	r3, [pc, #32]	@ (800add0 <proc_stage_status+0xec>)
 800adae:	61fb      	str	r3, [r7, #28]
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f003 0301 	and.w	r3, r3, #1
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d000      	beq.n	800adbe <proc_stage_status+0xda>
 800adbc:	be00      	bkpt	0x0000
 800adbe:	2300      	movs	r3, #0
 800adc0:	e000      	b.n	800adc4 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 800adc2:	2301      	movs	r3, #1
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3728      	adds	r7, #40	@ 0x28
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	20001d5c 	.word	0x20001d5c
 800add0:	e000edf0 	.word	0xe000edf0

0800add4 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	4603      	mov	r3, r0
 800addc:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800adde:	bf00      	nop
 800ade0:	370c      	adds	r7, #12
 800ade2:	46bd      	mov	sp, r7
 800ade4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade8:	4770      	bx	lr

0800adea <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800adea:	b480      	push	{r7}
 800adec:	b083      	sub	sp, #12
 800adee:	af00      	add	r7, sp, #0
 800adf0:	4603      	mov	r3, r0
 800adf2:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800adf4:	bf00      	nop
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr

0800ae00 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	4603      	mov	r3, r0
 800ae08:	6039      	str	r1, [r7, #0]
 800ae0a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 800ae0c:	bf00      	nop
 800ae0e:	370c      	adds	r7, #12
 800ae10:	46bd      	mov	sp, r7
 800ae12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae16:	4770      	bx	lr

0800ae18 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 800ae18:	b480      	push	{r7}
 800ae1a:	af00      	add	r7, sp, #0
  return 1;
 800ae1c:	2301      	movs	r3, #1
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr

0800ae28 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 800ae28:	b490      	push	{r4, r7}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	4604      	mov	r4, r0
 800ae30:	4608      	mov	r0, r1
 800ae32:	4611      	mov	r1, r2
 800ae34:	461a      	mov	r2, r3
 800ae36:	4623      	mov	r3, r4
 800ae38:	71fb      	strb	r3, [r7, #7]
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	71bb      	strb	r3, [r7, #6]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	717b      	strb	r3, [r7, #5]
 800ae42:	4613      	mov	r3, r2
 800ae44:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 800ae46:	2301      	movs	r3, #1
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3708      	adds	r7, #8
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bc90      	pop	{r4, r7}
 800ae50:	4770      	bx	lr

0800ae52 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800ae52:	b480      	push	{r7}
 800ae54:	b083      	sub	sp, #12
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	4603      	mov	r3, r0
 800ae5a:	71fb      	strb	r3, [r7, #7]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	71bb      	strb	r3, [r7, #6]
 800ae60:	4613      	mov	r3, r2
 800ae62:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 800ae64:	2301      	movs	r3, #1
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	370c      	adds	r7, #12
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae70:	4770      	bx	lr

0800ae72 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800ae72:	b480      	push	{r7}
 800ae74:	b083      	sub	sp, #12
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	4603      	mov	r3, r0
 800ae7a:	6039      	str	r1, [r7, #0]
 800ae7c:	71fb      	strb	r3, [r7, #7]
 800ae7e:	4613      	mov	r3, r2
 800ae80:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800ae82:	2312      	movs	r3, #18
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 800ae90:	b480      	push	{r7}
 800ae92:	b083      	sub	sp, #12
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	4603      	mov	r3, r0
 800ae98:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800ae9a:	2301      	movs	r3, #1
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr

0800aea8 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 800aea8:	b490      	push	{r4, r7}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	4604      	mov	r4, r0
 800aeb0:	4608      	mov	r0, r1
 800aeb2:	4611      	mov	r1, r2
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	4623      	mov	r3, r4
 800aeb8:	71fb      	strb	r3, [r7, #7]
 800aeba:	4603      	mov	r3, r0
 800aebc:	71bb      	strb	r3, [r7, #6]
 800aebe:	460b      	mov	r3, r1
 800aec0:	717b      	strb	r3, [r7, #5]
 800aec2:	4613      	mov	r3, r2
 800aec4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800aec6:	4a09      	ldr	r2, [pc, #36]	@ (800aeec <tud_msc_set_sense+0x44>)
 800aec8:	79bb      	ldrb	r3, [r7, #6]
 800aeca:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 800aece:	4a07      	ldr	r2, [pc, #28]	@ (800aeec <tud_msc_set_sense+0x44>)
 800aed0:	797b      	ldrb	r3, [r7, #5]
 800aed2:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800aed6:	4a05      	ldr	r2, [pc, #20]	@ (800aeec <tud_msc_set_sense+0x44>)
 800aed8:	793b      	ldrb	r3, [r7, #4]
 800aeda:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 800aede:	2301      	movs	r3, #1
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3708      	adds	r7, #8
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bc90      	pop	{r4, r7}
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	20001d1c 	.word	0x20001d1c

0800aef0 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 800aef0:	b580      	push	{r7, lr}
 800aef2:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800aef4:	2240      	movs	r2, #64	@ 0x40
 800aef6:	2100      	movs	r1, #0
 800aef8:	4802      	ldr	r0, [pc, #8]	@ (800af04 <mscd_init+0x14>)
 800aefa:	f007 fcf7 	bl	80128ec <memset>
}
 800aefe:	bf00      	nop
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	20001d1c 	.word	0x20001d1c

0800af08 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 800af08:	b580      	push	{r7, lr}
 800af0a:	b082      	sub	sp, #8
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	4603      	mov	r3, r0
 800af10:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800af12:	2240      	movs	r2, #64	@ 0x40
 800af14:	2100      	movs	r1, #0
 800af16:	4803      	ldr	r0, [pc, #12]	@ (800af24 <mscd_reset+0x1c>)
 800af18:	f007 fce8 	bl	80128ec <memset>
}
 800af1c:	bf00      	nop
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	20001d1c 	.word	0x20001d1c

0800af28 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 800af28:	b580      	push	{r7, lr}
 800af2a:	b08e      	sub	sp, #56	@ 0x38
 800af2c:	af02      	add	r7, sp, #8
 800af2e:	4603      	mov	r3, r0
 800af30:	6039      	str	r1, [r7, #0]
 800af32:	71fb      	strb	r3, [r7, #7]
 800af34:	4613      	mov	r3, r2
 800af36:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	795b      	ldrb	r3, [r3, #5]
 800af3c:	2b08      	cmp	r3, #8
 800af3e:	d107      	bne.n	800af50 <mscd_open+0x28>
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	799b      	ldrb	r3, [r3, #6]
 800af44:	2b06      	cmp	r3, #6
 800af46:	d103      	bne.n	800af50 <mscd_open+0x28>
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	79db      	ldrb	r3, [r3, #7]
 800af4c:	2b50      	cmp	r3, #80	@ 0x50
 800af4e:	d001      	beq.n	800af54 <mscd_open+0x2c>
 800af50:	2300      	movs	r3, #0
 800af52:	e064      	b.n	800b01e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 800af54:	2317      	movs	r3, #23
 800af56:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 800af58:	88ba      	ldrh	r2, [r7, #4]
 800af5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800af5c:	429a      	cmp	r2, r3
 800af5e:	d20a      	bcs.n	800af76 <mscd_open+0x4e>
 800af60:	4b31      	ldr	r3, [pc, #196]	@ (800b028 <mscd_open+0x100>)
 800af62:	61fb      	str	r3, [r7, #28]
 800af64:	69fb      	ldr	r3, [r7, #28]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f003 0301 	and.w	r3, r3, #1
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d000      	beq.n	800af72 <mscd_open+0x4a>
 800af70:	be00      	bkpt	0x0000
 800af72:	2300      	movs	r3, #0
 800af74:	e053      	b.n	800b01e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 800af76:	4b2d      	ldr	r3, [pc, #180]	@ (800b02c <mscd_open+0x104>)
 800af78:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	789a      	ldrb	r2, [r3, #2]
 800af7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af80:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 800af84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af86:	79fa      	ldrb	r2, [r7, #7]
 800af88:	77da      	strb	r2, [r3, #31]
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800af8e:	69bb      	ldr	r3, [r7, #24]
 800af90:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	781b      	ldrb	r3, [r3, #0]
 800af96:	461a      	mov	r2, r3
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 800af9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af9e:	332f      	adds	r3, #47	@ 0x2f
 800afa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afa2:	322e      	adds	r2, #46	@ 0x2e
 800afa4:	79f8      	ldrb	r0, [r7, #7]
 800afa6:	9201      	str	r2, [sp, #4]
 800afa8:	9300      	str	r3, [sp, #0]
 800afaa:	2302      	movs	r3, #2
 800afac:	2202      	movs	r2, #2
 800afae:	f003 fe1f 	bl	800ebf0 <usbd_open_edpt_pair>
 800afb2:	4603      	mov	r3, r0
 800afb4:	f083 0301 	eor.w	r3, r3, #1
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d00a      	beq.n	800afd4 <mscd_open+0xac>
 800afbe:	4b1a      	ldr	r3, [pc, #104]	@ (800b028 <mscd_open+0x100>)
 800afc0:	623b      	str	r3, [r7, #32]
 800afc2:	6a3b      	ldr	r3, [r7, #32]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f003 0301 	and.w	r3, r3, #1
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d000      	beq.n	800afd0 <mscd_open+0xa8>
 800afce:	be00      	bkpt	0x0000
 800afd0:	2300      	movs	r3, #0
 800afd2:	e024      	b.n	800b01e <mscd_open+0xf6>
 800afd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd6:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	7fdb      	ldrb	r3, [r3, #31]
 800afdc:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800afec:	7bf8      	ldrb	r0, [r7, #15]
 800afee:	2300      	movs	r3, #0
 800aff0:	9300      	str	r3, [sp, #0]
 800aff2:	231f      	movs	r3, #31
 800aff4:	4a0e      	ldr	r2, [pc, #56]	@ (800b030 <mscd_open+0x108>)
 800aff6:	f003 fef9 	bl	800edec <usbd_edpt_xfer>
 800affa:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 800affc:	f083 0301 	eor.w	r3, r3, #1
 800b000:	b2db      	uxtb	r3, r3
 800b002:	2b00      	cmp	r3, #0
 800b004:	d00a      	beq.n	800b01c <mscd_open+0xf4>
 800b006:	4b08      	ldr	r3, [pc, #32]	@ (800b028 <mscd_open+0x100>)
 800b008:	627b      	str	r3, [r7, #36]	@ 0x24
 800b00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f003 0301 	and.w	r3, r3, #1
 800b012:	2b00      	cmp	r3, #0
 800b014:	d000      	beq.n	800b018 <mscd_open+0xf0>
 800b016:	be00      	bkpt	0x0000
 800b018:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b01a:	e000      	b.n	800b01e <mscd_open+0xf6>

  return drv_len;
 800b01c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3730      	adds	r7, #48	@ 0x30
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	e000edf0 	.word	0xe000edf0
 800b02c:	20001d1c 	.word	0x20001d1c
 800b030:	20001d5c 	.word	0x20001d5c

0800b034 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 800b034:	b480      	push	{r7}
 800b036:	b083      	sub	sp, #12
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2200      	movs	r2, #0
 800b040:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2200      	movs	r2, #0
 800b048:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2200      	movs	r2, #0
 800b04e:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2200      	movs	r2, #0
 800b054:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 800b068:	bf00      	nop
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800b074:	b580      	push	{r7, lr}
 800b076:	b08e      	sub	sp, #56	@ 0x38
 800b078:	af02      	add	r7, sp, #8
 800b07a:	4603      	mov	r3, r0
 800b07c:	603a      	str	r2, [r7, #0]
 800b07e:	71fb      	strb	r3, [r7, #7]
 800b080:	460b      	mov	r3, r1
 800b082:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800b084:	79bb      	ldrb	r3, [r7, #6]
 800b086:	2b01      	cmp	r3, #1
 800b088:	d001      	beq.n	800b08e <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 800b08a:	2301      	movs	r3, #1
 800b08c:	e115      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 800b08e:	4b8d      	ldr	r3, [pc, #564]	@ (800b2c4 <mscd_control_xfer_cb+0x250>)
 800b090:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b09a:	b2db      	uxtb	r3, r3
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	f040 80c4 	bne.w	800b22a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	f003 031f 	and.w	r3, r3, #31
 800b0aa:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800b0ac:	2b02      	cmp	r3, #2
 800b0ae:	f040 80bc 	bne.w	800b22a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	f040 80b7 	bne.w	800b22a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	885b      	ldrh	r3, [r3, #2]
 800b0c0:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	f040 80b1 	bne.w	800b22a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	889b      	ldrh	r3, [r3, #4]
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800b0d0:	8bfb      	ldrh	r3, [r7, #30]
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800b0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b0de:	2b04      	cmp	r3, #4
 800b0e0:	d107      	bne.n	800b0f2 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 800b0e2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b0e6:	79fb      	ldrb	r3, [r7, #7]
 800b0e8:	4611      	mov	r1, r2
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f003 ffa0 	bl	800f030 <usbd_edpt_stall>
 800b0f0:	e099      	b.n	800b226 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 800b0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f4:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800b0f8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	d137      	bne.n	800b170 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 800b100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b102:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b106:	2b02      	cmp	r3, #2
 800b108:	f040 808d 	bne.w	800b226 <mscd_control_xfer_cb+0x1b2>
 800b10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b10e:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	7fdb      	ldrb	r3, [r3, #31]
 800b114:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	689a      	ldr	r2, [r3, #8]
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b11e:	1ad2      	subs	r2, r2, r3
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800b124:	69bb      	ldr	r3, [r7, #24]
 800b126:	2203      	movs	r2, #3
 800b128:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800b12c:	69bb      	ldr	r3, [r7, #24]
 800b12e:	3320      	adds	r3, #32
 800b130:	220d      	movs	r2, #13
 800b132:	4619      	mov	r1, r3
 800b134:	4864      	ldr	r0, [pc, #400]	@ (800b2c8 <mscd_control_xfer_cb+0x254>)
 800b136:	f007 fc54 	bl	80129e2 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b140:	7df8      	ldrb	r0, [r7, #23]
 800b142:	2300      	movs	r3, #0
 800b144:	9300      	str	r3, [sp, #0]
 800b146:	230d      	movs	r3, #13
 800b148:	4a5f      	ldr	r2, [pc, #380]	@ (800b2c8 <mscd_control_xfer_cb+0x254>)
 800b14a:	f003 fe4f 	bl	800edec <usbd_edpt_xfer>
 800b14e:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 800b150:	f083 0301 	eor.w	r3, r3, #1
 800b154:	b2db      	uxtb	r3, r3
 800b156:	2b00      	cmp	r3, #0
 800b158:	d065      	beq.n	800b226 <mscd_control_xfer_cb+0x1b2>
 800b15a:	4b5c      	ldr	r3, [pc, #368]	@ (800b2cc <mscd_control_xfer_cb+0x258>)
 800b15c:	623b      	str	r3, [r7, #32]
 800b15e:	6a3b      	ldr	r3, [r7, #32]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f003 0301 	and.w	r3, r3, #1
 800b166:	2b00      	cmp	r3, #0
 800b168:	d000      	beq.n	800b16c <mscd_control_xfer_cb+0xf8>
 800b16a:	be00      	bkpt	0x0000
 800b16c:	2300      	movs	r3, #0
 800b16e:	e0a4      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 800b170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b172:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b176:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d153      	bne.n	800b226 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 800b17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b180:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b184:	2b00      	cmp	r3, #0
 800b186:	d14e      	bne.n	800b226 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 800b188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b18a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b18e:	79fb      	ldrb	r3, [r7, #7]
 800b190:	75bb      	strb	r3, [r7, #22]
 800b192:	4613      	mov	r3, r2
 800b194:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800b196:	7d7a      	ldrb	r2, [r7, #21]
 800b198:	7dbb      	ldrb	r3, [r7, #22]
 800b19a:	4611      	mov	r1, r2
 800b19c:	4618      	mov	r0, r3
 800b19e:	f003 ff19 	bl	800efd4 <usbd_edpt_busy>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800b1a6:	7d7a      	ldrb	r2, [r7, #21]
 800b1a8:	7dbb      	ldrb	r3, [r7, #22]
 800b1aa:	4611      	mov	r1, r2
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f003 ffbb 	bl	800f128 <usbd_edpt_stalled>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800b1b6:	7d3b      	ldrb	r3, [r7, #20]
 800b1b8:	f083 0301 	eor.w	r3, r3, #1
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d007      	beq.n	800b1d2 <mscd_control_xfer_cb+0x15e>
 800b1c2:	7cfb      	ldrb	r3, [r7, #19]
 800b1c4:	f083 0301 	eor.w	r3, r3, #1
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d001      	beq.n	800b1d2 <mscd_control_xfer_cb+0x15e>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e000      	b.n	800b1d4 <mscd_control_xfer_cb+0x160>
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	f003 0301 	and.w	r3, r3, #1
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d023      	beq.n	800b226 <mscd_control_xfer_cb+0x1b2>
 800b1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	7fdb      	ldrb	r3, [r3, #31]
 800b1e6:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b1f6:	7af8      	ldrb	r0, [r7, #11]
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	9300      	str	r3, [sp, #0]
 800b1fc:	231f      	movs	r3, #31
 800b1fe:	4a32      	ldr	r2, [pc, #200]	@ (800b2c8 <mscd_control_xfer_cb+0x254>)
 800b200:	f003 fdf4 	bl	800edec <usbd_edpt_xfer>
 800b204:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800b206:	f083 0301 	eor.w	r3, r3, #1
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00a      	beq.n	800b226 <mscd_control_xfer_cb+0x1b2>
 800b210:	4b2e      	ldr	r3, [pc, #184]	@ (800b2cc <mscd_control_xfer_cb+0x258>)
 800b212:	627b      	str	r3, [r7, #36]	@ 0x24
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 0301 	and.w	r3, r3, #1
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d000      	beq.n	800b222 <mscd_control_xfer_cb+0x1ae>
 800b220:	be00      	bkpt	0x0000
 800b222:	2300      	movs	r3, #0
 800b224:	e049      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800b226:	2301      	movs	r3, #1
 800b228:	e047      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b232:	b2db      	uxtb	r3, r3
 800b234:	2b20      	cmp	r3, #32
 800b236:	d001      	beq.n	800b23c <mscd_control_xfer_cb+0x1c8>
 800b238:	2300      	movs	r3, #0
 800b23a:	e03e      	b.n	800b2ba <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	785b      	ldrb	r3, [r3, #1]
 800b240:	2bfe      	cmp	r3, #254	@ 0xfe
 800b242:	d016      	beq.n	800b272 <mscd_control_xfer_cb+0x1fe>
 800b244:	2bff      	cmp	r3, #255	@ 0xff
 800b246:	d135      	bne.n	800b2b4 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	885b      	ldrh	r3, [r3, #2]
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d104      	bne.n	800b25c <mscd_control_xfer_cb+0x1e8>
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	88db      	ldrh	r3, [r3, #6]
 800b256:	b29b      	uxth	r3, r3
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d001      	beq.n	800b260 <mscd_control_xfer_cb+0x1ec>
 800b25c:	2300      	movs	r3, #0
 800b25e:	e02c      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 800b260:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b262:	f7ff fee7 	bl	800b034 <proc_bot_reset>
      tud_control_status(rhport, request);
 800b266:	79fb      	ldrb	r3, [r7, #7]
 800b268:	6839      	ldr	r1, [r7, #0]
 800b26a:	4618      	mov	r0, r3
 800b26c:	f003 ffb4 	bl	800f1d8 <tud_control_status>
    break;
 800b270:	e022      	b.n	800b2b8 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	885b      	ldrh	r3, [r3, #2]
 800b276:	b29b      	uxth	r3, r3
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d104      	bne.n	800b286 <mscd_control_xfer_cb+0x212>
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	88db      	ldrh	r3, [r3, #6]
 800b280:	b29b      	uxth	r3, r3
 800b282:	2b01      	cmp	r3, #1
 800b284:	d001      	beq.n	800b28a <mscd_control_xfer_cb+0x216>
 800b286:	2300      	movs	r3, #0
 800b288:	e017      	b.n	800b2ba <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 800b28a:	f7ff fdc5 	bl	800ae18 <tud_msc_get_maxlun_cb>
 800b28e:	4603      	mov	r3, r0
 800b290:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 800b292:	7abb      	ldrb	r3, [r7, #10]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d101      	bne.n	800b29c <mscd_control_xfer_cb+0x228>
 800b298:	2300      	movs	r3, #0
 800b29a:	e00e      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 800b29c:	7abb      	ldrb	r3, [r7, #10]
 800b29e:	3b01      	subs	r3, #1
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 800b2a4:	f107 020a 	add.w	r2, r7, #10
 800b2a8:	79f8      	ldrb	r0, [r7, #7]
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	6839      	ldr	r1, [r7, #0]
 800b2ae:	f004 f817 	bl	800f2e0 <tud_control_xfer>
 800b2b2:	e001      	b.n	800b2b8 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	e000      	b.n	800b2ba <mscd_control_xfer_cb+0x246>
  }

  return true;
 800b2b8:	2301      	movs	r3, #1
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3730      	adds	r7, #48	@ 0x30
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	20001d1c 	.word	0x20001d1c
 800b2c8:	20001d5c 	.word	0x20001d5c
 800b2cc:	e000edf0 	.word	0xe000edf0

0800b2d0 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b09c      	sub	sp, #112	@ 0x70
 800b2d4:	af02      	add	r7, sp, #8
 800b2d6:	603b      	str	r3, [r7, #0]
 800b2d8:	4603      	mov	r3, r0
 800b2da:	71fb      	strb	r3, [r7, #7]
 800b2dc:	460b      	mov	r3, r1
 800b2de:	71bb      	strb	r3, [r7, #6]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b2e4:	4b93      	ldr	r3, [pc, #588]	@ (800b534 <mscd_xfer_cb+0x264>)
 800b2e6:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800b2e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800b2ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2ee:	3320      	adds	r3, #32
 800b2f0:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800b2f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2f8:	2b03      	cmp	r3, #3
 800b2fa:	f200 820e 	bhi.w	800b71a <mscd_xfer_cb+0x44a>
 800b2fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b304 <mscd_xfer_cb+0x34>)
 800b300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b304:	0800b315 	.word	0x0800b315
 800b308:	0800b59d 	.word	0x0800b59d
 800b30c:	0800b71b 	.word	0x0800b71b
 800b310:	0800b689 	.word	0x0800b689
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 800b314:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b316:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b31a:	79ba      	ldrb	r2, [r7, #6]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d001      	beq.n	800b324 <mscd_xfer_cb+0x54>
        return true;
 800b320:	2301      	movs	r3, #1
 800b322:	e21b      	b.n	800b75c <mscd_xfer_cb+0x48c>
 800b324:	4b84      	ldr	r3, [pc, #528]	@ (800b538 <mscd_xfer_cb+0x268>)
 800b326:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800b328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b32a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800b32c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	2b1f      	cmp	r3, #31
 800b332:	d103      	bne.n	800b33c <mscd_xfer_cb+0x6c>
 800b334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b336:	4a81      	ldr	r2, [pc, #516]	@ (800b53c <mscd_xfer_cb+0x26c>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d015      	beq.n	800b368 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800b33c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b33e:	2204      	movs	r2, #4
 800b340:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 800b344:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b346:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800b34a:	79fb      	ldrb	r3, [r7, #7]
 800b34c:	4611      	mov	r1, r2
 800b34e:	4618      	mov	r0, r3
 800b350:	f003 fe6e 	bl	800f030 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 800b354:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b356:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b35a:	79fb      	ldrb	r3, [r7, #7]
 800b35c:	4611      	mov	r1, r2
 800b35e:	4618      	mov	r0, r3
 800b360:	f003 fe66 	bl	800f030 <usbd_edpt_stall>
        return false;
 800b364:	2300      	movs	r3, #0
 800b366:	e1f9      	b.n	800b75c <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800b368:	221f      	movs	r2, #31
 800b36a:	4973      	ldr	r1, [pc, #460]	@ (800b538 <mscd_xfer_cb+0x268>)
 800b36c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b36e:	f007 fb38 	bl	80129e2 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800b372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b374:	2200      	movs	r2, #0
 800b376:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800b37a:	701a      	strb	r2, [r3, #0]
 800b37c:	2200      	movs	r2, #0
 800b37e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b382:	705a      	strb	r2, [r3, #1]
 800b384:	2200      	movs	r2, #0
 800b386:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800b38a:	709a      	strb	r2, [r3, #2]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b392:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800b394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b396:	685a      	ldr	r2, [r3, #4]
 800b398:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b39a:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 800b39c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b39e:	2200      	movs	r2, #0
 800b3a0:	721a      	strb	r2, [r3, #8]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	725a      	strb	r2, [r3, #9]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	729a      	strb	r2, [r3, #10]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800b3ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800b3b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800b3bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3be:	689a      	ldr	r2, [r3, #8]
 800b3c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3c2:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800b3c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3cc:	7bdb      	ldrb	r3, [r3, #15]
 800b3ce:	2b28      	cmp	r3, #40	@ 0x28
 800b3d0:	d003      	beq.n	800b3da <mscd_xfer_cb+0x10a>
 800b3d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3d4:	7bdb      	ldrb	r3, [r3, #15]
 800b3d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3d8:	d125      	bne.n	800b426 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800b3da:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b3dc:	f7ff fc11 	bl	800ac02 <rdwr10_validate_cmd>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800b3e6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d006      	beq.n	800b3fc <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800b3ee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b3f6:	f7ff fbab 	bl	800ab50 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b3fa:	e0ce      	b.n	800b59a <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800b3fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3fe:	689b      	ldr	r3, [r3, #8]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d00b      	beq.n	800b41c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b404:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b406:	7bdb      	ldrb	r3, [r3, #15]
 800b408:	2b28      	cmp	r3, #40	@ 0x28
 800b40a:	d103      	bne.n	800b414 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800b40c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b40e:	f000 fc99 	bl	800bd44 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b412:	e0c2      	b.n	800b59a <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 800b414:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b416:	f000 fd6b 	bl	800bef0 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b41a:	e0be      	b.n	800b59a <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800b41c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b41e:	2202      	movs	r2, #2
 800b420:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b424:	e0b9      	b.n	800b59a <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d041      	beq.n	800b4b2 <mscd_xfer_cb+0x1e2>
 800b42e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b430:	7b1b      	ldrb	r3, [r3, #12]
 800b432:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800b436:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b43a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b43c:	2307      	movs	r3, #7
 800b43e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b442:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b446:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b448:	fa22 f303 	lsr.w	r3, r2, r3
 800b44c:	f003 0301 	and.w	r3, r3, #1
 800b450:	2b00      	cmp	r3, #0
 800b452:	bf14      	ite	ne
 800b454:	2301      	movne	r3, #1
 800b456:	2300      	moveq	r3, #0
 800b458:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b45a:	f083 0301 	eor.w	r3, r3, #1
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	2b00      	cmp	r3, #0
 800b462:	d026      	beq.n	800b4b2 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b466:	689b      	ldr	r3, [r3, #8]
 800b468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b46c:	d904      	bls.n	800b478 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b46e:	2101      	movs	r1, #1
 800b470:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b472:	f7ff fb6d 	bl	800ab50 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b476:	e08f      	b.n	800b598 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b478:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b47a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b47e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b482:	b29b      	uxth	r3, r3
 800b484:	79f8      	ldrb	r0, [r7, #7]
 800b486:	2200      	movs	r2, #0
 800b488:	9200      	str	r2, [sp, #0]
 800b48a:	4a2b      	ldr	r2, [pc, #172]	@ (800b538 <mscd_xfer_cb+0x268>)
 800b48c:	f003 fcae 	bl	800edec <usbd_edpt_xfer>
 800b490:	4603      	mov	r3, r0
 800b492:	f083 0301 	eor.w	r3, r3, #1
 800b496:	b2db      	uxtb	r3, r3
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d07d      	beq.n	800b598 <mscd_xfer_cb+0x2c8>
 800b49c:	4b28      	ldr	r3, [pc, #160]	@ (800b540 <mscd_xfer_cb+0x270>)
 800b49e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f003 0301 	and.w	r3, r3, #1
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d000      	beq.n	800b4ae <mscd_xfer_cb+0x1de>
 800b4ac:	be00      	bkpt	0x0000
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	e154      	b.n	800b75c <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800b4b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4b4:	7b58      	ldrb	r0, [r3, #13]
 800b4b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4b8:	f103 010f 	add.w	r1, r3, #15
 800b4bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b4c0:	4a1d      	ldr	r2, [pc, #116]	@ (800b538 <mscd_xfer_cb+0x268>)
 800b4c2:	f000 f953 	bl	800b76c <proc_builtin_scsi>
 800b4c6:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800b4c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	da10      	bge.n	800b4f0 <mscd_xfer_cb+0x220>
 800b4ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4d0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10b      	bne.n	800b4f0 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800b4d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4da:	7b58      	ldrb	r0, [r3, #13]
 800b4dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4de:	f103 010f 	add.w	r1, r3, #15
 800b4e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	4a13      	ldr	r2, [pc, #76]	@ (800b538 <mscd_xfer_cb+0x268>)
 800b4ea:	f7f5 fef1 	bl	80012d0 <tud_msc_scsi_cb>
 800b4ee:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 800b4f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	da04      	bge.n	800b500 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b4f6:	2101      	movs	r1, #1
 800b4f8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b4fa:	f7ff fb29 	bl	800ab50 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800b4fe:	e10e      	b.n	800b71e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 800b500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b502:	2b00      	cmp	r3, #0
 800b504:	d10d      	bne.n	800b522 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800b506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b508:	689b      	ldr	r3, [r3, #8]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d004      	beq.n	800b518 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b50e:	2101      	movs	r1, #1
 800b510:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b512:	f7ff fb1d 	bl	800ab50 <fail_scsi_op>
      break;
 800b516:	e102      	b.n	800b71e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800b518:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b51a:	2202      	movs	r2, #2
 800b51c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800b520:	e0fd      	b.n	800b71e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800b522:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d10c      	bne.n	800b544 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b52a:	2101      	movs	r1, #1
 800b52c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b52e:	f7ff fb0f 	bl	800ab50 <fail_scsi_op>
      break;
 800b532:	e0f4      	b.n	800b71e <mscd_xfer_cb+0x44e>
 800b534:	20001d1c 	.word	0x20001d1c
 800b538:	20001d5c 	.word	0x20001d5c
 800b53c:	43425355 	.word	0x43425355
 800b540:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 800b544:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	623a      	str	r2, [r7, #32]
 800b54c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800b54e:	6a3a      	ldr	r2, [r7, #32]
 800b550:	69fb      	ldr	r3, [r7, #28]
 800b552:	429a      	cmp	r2, r3
 800b554:	bf28      	it	cs
 800b556:	461a      	movcs	r2, r3
 800b558:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b55a:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b55c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b55e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b562:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b566:	b29b      	uxth	r3, r3
 800b568:	79f8      	ldrb	r0, [r7, #7]
 800b56a:	2200      	movs	r2, #0
 800b56c:	9200      	str	r2, [sp, #0]
 800b56e:	4a7d      	ldr	r2, [pc, #500]	@ (800b764 <mscd_xfer_cb+0x494>)
 800b570:	f003 fc3c 	bl	800edec <usbd_edpt_xfer>
 800b574:	4603      	mov	r3, r0
 800b576:	f083 0301 	eor.w	r3, r3, #1
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f000 80ce 	beq.w	800b71e <mscd_xfer_cb+0x44e>
 800b582:	4b79      	ldr	r3, [pc, #484]	@ (800b768 <mscd_xfer_cb+0x498>)
 800b584:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d000      	beq.n	800b594 <mscd_xfer_cb+0x2c4>
 800b592:	be00      	bkpt	0x0000
 800b594:	2300      	movs	r3, #0
 800b596:	e0e1      	b.n	800b75c <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b598:	bf00      	nop
      break;
 800b59a:	e0c0      	b.n	800b71e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5a2:	d90a      	bls.n	800b5ba <mscd_xfer_cb+0x2ea>
 800b5a4:	4b70      	ldr	r3, [pc, #448]	@ (800b768 <mscd_xfer_cb+0x498>)
 800b5a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f003 0301 	and.w	r3, r3, #1
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d000      	beq.n	800b5b6 <mscd_xfer_cb+0x2e6>
 800b5b4:	be00      	bkpt	0x0000
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	e0d0      	b.n	800b75c <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b5ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5bc:	7bdb      	ldrb	r3, [r3, #15]
 800b5be:	2b28      	cmp	r3, #40	@ 0x28
 800b5c0:	d114      	bne.n	800b5ec <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800b5c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	441a      	add	r2, r3
 800b5ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5cc:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b5ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d304      	bcc.n	800b5e4 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800b5da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5dc:	2202      	movs	r2, #2
 800b5de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800b5e2:	e09e      	b.n	800b722 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800b5e4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b5e6:	f000 fbad 	bl	800bd44 <proc_read10_cmd>
    break;
 800b5ea:	e09a      	b.n	800b722 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800b5ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5ee:	7bdb      	ldrb	r3, [r3, #15]
 800b5f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5f2:	d104      	bne.n	800b5fe <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800b5f4:	6839      	ldr	r1, [r7, #0]
 800b5f6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b5f8:	f000 fcca 	bl	800bf90 <proc_write10_host_data>
    break;
 800b5fc:	e091      	b.n	800b722 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800b5fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	441a      	add	r2, r3
 800b606:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b608:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800b60a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b60c:	7b1b      	ldrb	r3, [r3, #12]
 800b60e:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800b610:	7efb      	ldrb	r3, [r7, #27]
 800b612:	617b      	str	r3, [r7, #20]
 800b614:	2307      	movs	r3, #7
 800b616:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b618:	7cfb      	ldrb	r3, [r7, #19]
 800b61a:	697a      	ldr	r2, [r7, #20]
 800b61c:	fa22 f303 	lsr.w	r3, r2, r3
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b00      	cmp	r3, #0
 800b626:	bf14      	ite	ne
 800b628:	2301      	movne	r3, #1
 800b62a:	2300      	moveq	r3, #0
 800b62c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800b62e:	f083 0301 	eor.w	r3, r3, #1
 800b632:	b2db      	uxtb	r3, r3
 800b634:	2b00      	cmp	r3, #0
 800b636:	d012      	beq.n	800b65e <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800b638:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b63a:	7b58      	ldrb	r0, [r3, #13]
 800b63c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b63e:	f103 010f 	add.w	r1, r3, #15
 800b642:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b646:	b29b      	uxth	r3, r3
 800b648:	4a46      	ldr	r2, [pc, #280]	@ (800b764 <mscd_xfer_cb+0x494>)
 800b64a:	f7f5 fe41 	bl	80012d0 <tud_msc_scsi_cb>
 800b64e:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800b650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b652:	2b00      	cmp	r3, #0
 800b654:	da03      	bge.n	800b65e <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b656:	2101      	movs	r1, #1
 800b658:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b65a:	f7ff fa79 	bl	800ab50 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b65e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b662:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b666:	429a      	cmp	r2, r3
 800b668:	d304      	bcc.n	800b674 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800b66a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b66c:	2202      	movs	r2, #2
 800b66e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800b672:	e056      	b.n	800b722 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800b674:	4b3c      	ldr	r3, [pc, #240]	@ (800b768 <mscd_xfer_cb+0x498>)
 800b676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b678:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f003 0301 	and.w	r3, r3, #1
 800b680:	2b00      	cmp	r3, #0
 800b682:	d04e      	beq.n	800b722 <mscd_xfer_cb+0x452>
 800b684:	be00      	bkpt	0x0000
    break;
 800b686:	e04c      	b.n	800b722 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800b688:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b68a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800b68e:	79ba      	ldrb	r2, [r7, #6]
 800b690:	429a      	cmp	r2, r3
 800b692:	d148      	bne.n	800b726 <mscd_xfer_cb+0x456>
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	2b0d      	cmp	r3, #13
 800b698:	d145      	bne.n	800b726 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800b69a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b69c:	7bdb      	ldrb	r3, [r3, #15]
 800b69e:	2b28      	cmp	r3, #40	@ 0x28
 800b6a0:	d002      	beq.n	800b6a8 <mscd_xfer_cb+0x3d8>
 800b6a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6a4:	d006      	beq.n	800b6b4 <mscd_xfer_cb+0x3e4>
 800b6a6:	e00b      	b.n	800b6c0 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800b6a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6aa:	7b5b      	ldrb	r3, [r3, #13]
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7ff fb91 	bl	800add4 <tud_msc_read10_complete_cb>
            break;
 800b6b2:	e00e      	b.n	800b6d2 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800b6b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6b6:	7b5b      	ldrb	r3, [r3, #13]
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	f7ff fb96 	bl	800adea <tud_msc_write10_complete_cb>
            break;
 800b6be:	e008      	b.n	800b6d2 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 800b6c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6c2:	7b5a      	ldrb	r2, [r3, #13]
 800b6c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6c6:	330f      	adds	r3, #15
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	4610      	mov	r0, r2
 800b6cc:	f7ff fb98 	bl	800ae00 <tud_msc_scsi_complete_cb>
            break;
 800b6d0:	bf00      	nop
 800b6d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6d4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	7fdb      	ldrb	r3, [r3, #31]
 800b6da:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b6ea:	7af8      	ldrb	r0, [r7, #11]
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	231f      	movs	r3, #31
 800b6f2:	4a1c      	ldr	r2, [pc, #112]	@ (800b764 <mscd_xfer_cb+0x494>)
 800b6f4:	f003 fb7a 	bl	800edec <usbd_edpt_xfer>
 800b6f8:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800b6fa:	f083 0301 	eor.w	r3, r3, #1
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	2b00      	cmp	r3, #0
 800b702:	d010      	beq.n	800b726 <mscd_xfer_cb+0x456>
 800b704:	4b18      	ldr	r3, [pc, #96]	@ (800b768 <mscd_xfer_cb+0x498>)
 800b706:	657b      	str	r3, [r7, #84]	@ 0x54
 800b708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 0301 	and.w	r3, r3, #1
 800b710:	2b00      	cmp	r3, #0
 800b712:	d000      	beq.n	800b716 <mscd_xfer_cb+0x446>
 800b714:	be00      	bkpt	0x0000
 800b716:	2300      	movs	r3, #0
 800b718:	e020      	b.n	800b75c <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800b71a:	bf00      	nop
 800b71c:	e004      	b.n	800b728 <mscd_xfer_cb+0x458>
      break;
 800b71e:	bf00      	nop
 800b720:	e002      	b.n	800b728 <mscd_xfer_cb+0x458>
    break;
 800b722:	bf00      	nop
 800b724:	e000      	b.n	800b728 <mscd_xfer_cb+0x458>
      break;
 800b726:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800b728:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b72a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d113      	bne.n	800b75a <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800b732:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b734:	f7ff fad6 	bl	800ace4 <proc_stage_status>
 800b738:	4603      	mov	r3, r0
 800b73a:	f083 0301 	eor.w	r3, r3, #1
 800b73e:	b2db      	uxtb	r3, r3
 800b740:	2b00      	cmp	r3, #0
 800b742:	d00a      	beq.n	800b75a <mscd_xfer_cb+0x48a>
 800b744:	4b08      	ldr	r3, [pc, #32]	@ (800b768 <mscd_xfer_cb+0x498>)
 800b746:	637b      	str	r3, [r7, #52]	@ 0x34
 800b748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f003 0301 	and.w	r3, r3, #1
 800b750:	2b00      	cmp	r3, #0
 800b752:	d000      	beq.n	800b756 <mscd_xfer_cb+0x486>
 800b754:	be00      	bkpt	0x0000
 800b756:	2300      	movs	r3, #0
 800b758:	e000      	b.n	800b75c <mscd_xfer_cb+0x48c>
  }

  return true;
 800b75a:	2301      	movs	r3, #1
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3768      	adds	r7, #104	@ 0x68
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	20001d5c 	.word	0x20001d5c
 800b768:	e000edf0 	.word	0xe000edf0

0800b76c <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b0ac      	sub	sp, #176	@ 0xb0
 800b770:	af00      	add	r7, sp, #0
 800b772:	60b9      	str	r1, [r7, #8]
 800b774:	607a      	str	r2, [r7, #4]
 800b776:	603b      	str	r3, [r7, #0]
 800b778:	4603      	mov	r3, r0
 800b77a:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b77c:	4bc6      	ldr	r3, [pc, #792]	@ (800ba98 <proc_builtin_scsi+0x32c>)
 800b77e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800b782:	68bb      	ldr	r3, [r7, #8]
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	2b25      	cmp	r3, #37	@ 0x25
 800b788:	f200 82c3 	bhi.w	800bd12 <proc_builtin_scsi+0x5a6>
 800b78c:	a201      	add	r2, pc, #4	@ (adr r2, 800b794 <proc_builtin_scsi+0x28>)
 800b78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b792:	bf00      	nop
 800b794:	0800b82d 	.word	0x0800b82d
 800b798:	0800bd13 	.word	0x0800bd13
 800b79c:	0800bd13 	.word	0x0800bd13
 800b7a0:	0800bc45 	.word	0x0800bc45
 800b7a4:	0800bd13 	.word	0x0800bd13
 800b7a8:	0800bd13 	.word	0x0800bd13
 800b7ac:	0800bd13 	.word	0x0800bd13
 800b7b0:	0800bd13 	.word	0x0800bd13
 800b7b4:	0800bd13 	.word	0x0800bd13
 800b7b8:	0800bd13 	.word	0x0800bd13
 800b7bc:	0800bd13 	.word	0x0800bd13
 800b7c0:	0800bd13 	.word	0x0800bd13
 800b7c4:	0800bd13 	.word	0x0800bd13
 800b7c8:	0800bd13 	.word	0x0800bd13
 800b7cc:	0800bd13 	.word	0x0800bd13
 800b7d0:	0800bd13 	.word	0x0800bd13
 800b7d4:	0800bd13 	.word	0x0800bd13
 800b7d8:	0800bd13 	.word	0x0800bd13
 800b7dc:	0800bb0b 	.word	0x0800bb0b
 800b7e0:	0800bd13 	.word	0x0800bd13
 800b7e4:	0800bd13 	.word	0x0800bd13
 800b7e8:	0800bd13 	.word	0x0800bd13
 800b7ec:	0800bd13 	.word	0x0800bd13
 800b7f0:	0800bd13 	.word	0x0800bd13
 800b7f4:	0800bd13 	.word	0x0800bd13
 800b7f8:	0800bd13 	.word	0x0800bd13
 800b7fc:	0800bb89 	.word	0x0800bb89
 800b800:	0800b877 	.word	0x0800b877
 800b804:	0800bd13 	.word	0x0800bd13
 800b808:	0800bd13 	.word	0x0800bd13
 800b80c:	0800b8ff 	.word	0x0800b8ff
 800b810:	0800bd13 	.word	0x0800bd13
 800b814:	0800bd13 	.word	0x0800bd13
 800b818:	0800bd13 	.word	0x0800bd13
 800b81c:	0800bd13 	.word	0x0800bd13
 800b820:	0800ba37 	.word	0x0800ba37
 800b824:	0800bd13 	.word	0x0800bd13
 800b828:	0800b95b 	.word	0x0800b95b
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800b82c:	2300      	movs	r3, #0
 800b82e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	4618      	mov	r0, r3
 800b836:	f7f5 fcd3 	bl	80011e0 <tud_msc_test_unit_ready_cb>
 800b83a:	4603      	mov	r3, r0
 800b83c:	f083 0301 	eor.w	r3, r3, #1
 800b840:	b2db      	uxtb	r3, r3
 800b842:	2b00      	cmp	r3, #0
 800b844:	f000 826a 	beq.w	800bd1c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800b848:	f04f 33ff 	mov.w	r3, #4294967295
 800b84c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b850:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b854:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b858:	2b00      	cmp	r3, #0
 800b85a:	f040 825f 	bne.w	800bd1c <proc_builtin_scsi+0x5b0>
 800b85e:	7bfb      	ldrb	r3, [r7, #15]
 800b860:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b864:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800b868:	2300      	movs	r3, #0
 800b86a:	223a      	movs	r2, #58	@ 0x3a
 800b86c:	2102      	movs	r1, #2
 800b86e:	f7ff fb1b 	bl	800aea8 <tud_msc_set_sense>
}
 800b872:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b874:	e252      	b.n	800bd1c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800b876:	2300      	movs	r3, #0
 800b878:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800b882:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b886:	791b      	ldrb	r3, [r3, #4]
 800b888:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	4619      	mov	r1, r3
 800b890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b894:	791b      	ldrb	r3, [r3, #4]
 800b896:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	bf14      	ite	ne
 800b8a0:	2301      	movne	r3, #1
 800b8a2:	2300      	moveq	r3, #0
 800b8a4:	b2da      	uxtb	r2, r3
 800b8a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8aa:	791b      	ldrb	r3, [r3, #4]
 800b8ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	bf14      	ite	ne
 800b8b6:	2301      	movne	r3, #1
 800b8b8:	2300      	moveq	r3, #0
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	7bf8      	ldrb	r0, [r7, #15]
 800b8be:	f7ff fab3 	bl	800ae28 <tud_msc_start_stop_cb>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	f083 0301 	eor.w	r3, r3, #1
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	f000 8228 	beq.w	800bd20 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 800b8d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b8d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b8d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b8dc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	f040 821d 	bne.w	800bd20 <proc_builtin_scsi+0x5b4>
 800b8e6:	7bfb      	ldrb	r3, [r7, #15]
 800b8e8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b8ec:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	223a      	movs	r2, #58	@ 0x3a
 800b8f4:	2102      	movs	r1, #2
 800b8f6:	f7ff fad7 	bl	800aea8 <tud_msc_set_sense>
}
 800b8fa:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b8fc:	e210      	b.n	800bd20 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800b8fe:	2300      	movs	r3, #0
 800b900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800b90a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b90e:	7919      	ldrb	r1, [r3, #4]
 800b910:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b914:	795a      	ldrb	r2, [r3, #5]
 800b916:	7bfb      	ldrb	r3, [r7, #15]
 800b918:	4618      	mov	r0, r3
 800b91a:	f7ff fa9a 	bl	800ae52 <tud_msc_prevent_allow_medium_removal_cb>
 800b91e:	4603      	mov	r3, r0
 800b920:	f083 0301 	eor.w	r3, r3, #1
 800b924:	b2db      	uxtb	r3, r3
 800b926:	2b00      	cmp	r3, #0
 800b928:	f000 81fc 	beq.w	800bd24 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800b92c:	f04f 33ff 	mov.w	r3, #4294967295
 800b930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b934:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b938:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f040 81f1 	bne.w	800bd24 <proc_builtin_scsi+0x5b8>
 800b942:	7bfb      	ldrb	r3, [r7, #15]
 800b944:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b948:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800b94c:	2300      	movs	r3, #0
 800b94e:	223a      	movs	r2, #58	@ 0x3a
 800b950:	2102      	movs	r1, #2
 800b952:	f7ff faa9 	bl	800aea8 <tud_msc_set_sense>
}
 800b956:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b958:	e1e4      	b.n	800bd24 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800b95a:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800b95e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	4618      	mov	r0, r3
 800b966:	f7f5 fc4f 	bl	8001208 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800b96a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b96e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800b972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b974:	2b00      	cmp	r3, #0
 800b976:	d003      	beq.n	800b980 <proc_builtin_scsi+0x214>
 800b978:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d116      	bne.n	800b9ae <proc_builtin_scsi+0x242>
        resplen = -1;
 800b980:	f04f 33ff 	mov.w	r3, #4294967295
 800b984:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b988:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b98c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b990:	2b00      	cmp	r3, #0
 800b992:	f040 81d0 	bne.w	800bd36 <proc_builtin_scsi+0x5ca>
 800b996:	7bfb      	ldrb	r3, [r7, #15]
 800b998:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b99c:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	223a      	movs	r2, #58	@ 0x3a
 800b9a4:	2102      	movs	r1, #2
 800b9a6:	f7ff fa7f 	bl	800aea8 <tud_msc_set_sense>
}
 800b9aa:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800b9ac:	e1c3      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800b9ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	ba1b      	rev	r3, r3
 800b9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800b9b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b9ba:	ba1b      	rev	r3, r3
 800b9bc:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800b9be:	2308      	movs	r3, #8
 800b9c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800b9c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b9ce:	683a      	ldr	r2, [r7, #0]
 800b9d0:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800b9d4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800b9d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800b9dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 800b9e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d102      	bne.n	800b9ee <proc_builtin_scsi+0x282>
    return -1;
 800b9e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ec:	e01e      	b.n	800ba2c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800b9ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d101      	bne.n	800b9fa <proc_builtin_scsi+0x28e>
    return 0;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	e018      	b.n	800ba2c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800b9fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d102      	bne.n	800ba08 <proc_builtin_scsi+0x29c>
    return -1;
 800ba02:	f04f 33ff 	mov.w	r3, #4294967295
 800ba06:	e011      	b.n	800ba2c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800ba08:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ba0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d202      	bcs.n	800ba1a <proc_builtin_scsi+0x2ae>
    return -1;
 800ba14:	f04f 33ff 	mov.w	r3, #4294967295
 800ba18:	e008      	b.n	800ba2c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800ba1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ba1e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800ba22:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800ba26:	f006 ffdc 	bl	80129e2 <memcpy>
  return 0;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	f000 817b 	beq.w	800bd28 <proc_builtin_scsi+0x5bc>
 800ba32:	2300      	movs	r3, #0
 800ba34:	e181      	b.n	800bd3a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800ba36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	601a      	str	r2, [r3, #0]
 800ba3e:	605a      	str	r2, [r3, #4]
 800ba40:	609a      	str	r2, [r3, #8]
 800ba42:	2308      	movs	r3, #8
 800ba44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ba48:	2302      	movs	r3, #2
 800ba4a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800ba4e:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800ba52:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7f5 fbd5 	bl	8001208 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800ba5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d002      	beq.n	800ba6a <proc_builtin_scsi+0x2fe>
 800ba64:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d118      	bne.n	800ba9c <proc_builtin_scsi+0x330>
        resplen = -1;
 800ba6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800ba72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba76:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f040 815b 	bne.w	800bd36 <proc_builtin_scsi+0x5ca>
 800ba80:	7bfb      	ldrb	r3, [r7, #15]
 800ba82:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800ba86:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	223a      	movs	r2, #58	@ 0x3a
 800ba8e:	2102      	movs	r1, #2
 800ba90:	f7ff fa0a 	bl	800aea8 <tud_msc_set_sense>
}
 800ba94:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800ba96:	e14e      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
 800ba98:	20001d1c 	.word	0x20001d1c
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800ba9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba9e:	ba1b      	rev	r3, r3
 800baa0:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800baa2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800baa4:	ba5b      	rev16	r3, r3
 800baa6:	b29b      	uxth	r3, r3
 800baa8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800baaa:	230c      	movs	r3, #12
 800baac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800bab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bab4:	687a      	ldr	r2, [r7, #4]
 800bab6:	67ba      	str	r2, [r7, #120]	@ 0x78
 800bab8:	683a      	ldr	r2, [r7, #0]
 800baba:	677a      	str	r2, [r7, #116]	@ 0x74
 800babc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800bac0:	673a      	str	r2, [r7, #112]	@ 0x70
 800bac2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800bac4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d102      	bne.n	800bad0 <proc_builtin_scsi+0x364>
    return -1;
 800baca:	f04f 33ff 	mov.w	r3, #4294967295
 800bace:	e017      	b.n	800bb00 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 800bad0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d101      	bne.n	800bada <proc_builtin_scsi+0x36e>
    return 0;
 800bad6:	2300      	movs	r3, #0
 800bad8:	e012      	b.n	800bb00 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800bada:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800badc:	2b00      	cmp	r3, #0
 800bade:	d102      	bne.n	800bae6 <proc_builtin_scsi+0x37a>
    return -1;
 800bae0:	f04f 33ff 	mov.w	r3, #4294967295
 800bae4:	e00c      	b.n	800bb00 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800bae6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bae8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800baea:	429a      	cmp	r2, r3
 800baec:	d202      	bcs.n	800baf4 <proc_builtin_scsi+0x388>
    return -1;
 800baee:	f04f 33ff 	mov.w	r3, #4294967295
 800baf2:	e005      	b.n	800bb00 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 800baf4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800baf6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800baf8:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800bafa:	f006 ff72 	bl	80129e2 <memcpy>
  return 0;
 800bafe:	2300      	movs	r3, #0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f000 8113 	beq.w	800bd2c <proc_builtin_scsi+0x5c0>
 800bb06:	2300      	movs	r3, #0
 800bb08:	e117      	b.n	800bd3a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 800bb10:	2224      	movs	r2, #36	@ 0x24
 800bb12:	2100      	movs	r1, #0
 800bb14:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800bb18:	f006 fee8 	bl	80128ec <memset>
      inquiry_rsp->is_removable = 1;
 800bb1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bb20:	7853      	ldrb	r3, [r2, #1]
 800bb22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb26:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 800bb28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb2c:	2202      	movs	r2, #2
 800bb2e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800bb30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bb34:	78d3      	ldrb	r3, [r2, #3]
 800bb36:	2102      	movs	r1, #2
 800bb38:	f361 0303 	bfi	r3, r1, #0, #4
 800bb3c:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800bb3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb42:	221f      	movs	r2, #31
 800bb44:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800bb46:	7bfb      	ldrb	r3, [r7, #15]
 800bb48:	683a      	ldr	r2, [r7, #0]
 800bb4a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7fe fff0 	bl	800ab34 <tud_msc_inquiry2_cb>
 800bb54:	4603      	mov	r3, r0
 800bb56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800bb5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	f040 80e6 	bne.w	800bd30 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800bb64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb68:	f103 0108 	add.w	r1, r3, #8
 800bb6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb70:	f103 0210 	add.w	r2, r3, #16
 800bb74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb78:	3320      	adds	r3, #32
 800bb7a:	7bf8      	ldrb	r0, [r7, #15]
 800bb7c:	f7f5 fb0e 	bl	800119c <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800bb80:	2324      	movs	r3, #36	@ 0x24
 800bb82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800bb86:	e0d3      	b.n	800bd30 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800bb88:	2303      	movs	r3, #3
 800bb8a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800bb8e:	2300      	movs	r3, #0
 800bb90:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800bb94:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb98:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb9c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800bba0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bba8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800bbac:	2300      	movs	r3, #0
 800bbae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800bbb2:	7bfb      	ldrb	r3, [r7, #15]
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7ff f96b 	bl	800ae90 <tud_msc_is_writable_cb>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 800bbc0:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	bf14      	ite	ne
 800bbc8:	2301      	movne	r3, #1
 800bbca:	2300      	moveq	r3, #0
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	f083 0301 	eor.w	r3, r3, #1
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	f003 0301 	and.w	r3, r3, #1
 800bbd8:	b2da      	uxtb	r2, r3
 800bbda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bbde:	f362 13c7 	bfi	r3, r2, #7, #1
 800bbe2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800bbe6:	2304      	movs	r3, #4
 800bbe8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800bbec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf0:	687a      	ldr	r2, [r7, #4]
 800bbf2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bbf4:	683a      	ldr	r2, [r7, #0]
 800bbf6:	667a      	str	r2, [r7, #100]	@ 0x64
 800bbf8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800bbfc:	663a      	str	r2, [r7, #96]	@ 0x60
 800bbfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 800bc00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d102      	bne.n	800bc0c <proc_builtin_scsi+0x4a0>
    return -1;
 800bc06:	f04f 33ff 	mov.w	r3, #4294967295
 800bc0a:	e017      	b.n	800bc3c <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800bc0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d101      	bne.n	800bc16 <proc_builtin_scsi+0x4aa>
    return 0;
 800bc12:	2300      	movs	r3, #0
 800bc14:	e012      	b.n	800bc3c <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 800bc16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d102      	bne.n	800bc22 <proc_builtin_scsi+0x4b6>
    return -1;
 800bc1c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc20:	e00c      	b.n	800bc3c <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800bc22:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d202      	bcs.n	800bc30 <proc_builtin_scsi+0x4c4>
    return -1;
 800bc2a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc2e:	e005      	b.n	800bc3c <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800bc30:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bc32:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800bc34:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800bc36:	f006 fed4 	bl	80129e2 <memcpy>
  return 0;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d079      	beq.n	800bd34 <proc_builtin_scsi+0x5c8>
 800bc40:	2300      	movs	r3, #0
 800bc42:	e07a      	b.n	800bd3a <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800bc44:	f107 0310 	add.w	r3, r7, #16
 800bc48:	2200      	movs	r2, #0
 800bc4a:	601a      	str	r2, [r3, #0]
 800bc4c:	605a      	str	r2, [r3, #4]
 800bc4e:	609a      	str	r2, [r3, #8]
 800bc50:	60da      	str	r2, [r3, #12]
 800bc52:	821a      	strh	r2, [r3, #16]
 800bc54:	7c3b      	ldrb	r3, [r7, #16]
 800bc56:	2270      	movs	r2, #112	@ 0x70
 800bc58:	f362 0306 	bfi	r3, r2, #0, #7
 800bc5c:	743b      	strb	r3, [r7, #16]
 800bc5e:	7c3b      	ldrb	r3, [r7, #16]
 800bc60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc64:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800bc66:	230a      	movs	r3, #10
 800bc68:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800bc6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc6e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800bc72:	f003 030f 	and.w	r3, r3, #15
 800bc76:	b2da      	uxtb	r2, r3
 800bc78:	7cbb      	ldrb	r3, [r7, #18]
 800bc7a:	f362 0303 	bfi	r3, r2, #0, #4
 800bc7e:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800bc80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc84:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800bc88:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800bc8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc8e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800bc92:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800bc94:	2312      	movs	r3, #18
 800bc96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800bc9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc9e:	687a      	ldr	r2, [r7, #4]
 800bca0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	657a      	str	r2, [r7, #84]	@ 0x54
 800bca6:	f107 0210 	add.w	r2, r7, #16
 800bcaa:	653a      	str	r2, [r7, #80]	@ 0x50
 800bcac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800bcae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d102      	bne.n	800bcba <proc_builtin_scsi+0x54e>
    return -1;
 800bcb4:	f04f 33ff 	mov.w	r3, #4294967295
 800bcb8:	e017      	b.n	800bcea <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800bcba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d101      	bne.n	800bcc4 <proc_builtin_scsi+0x558>
    return 0;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	e012      	b.n	800bcea <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800bcc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d102      	bne.n	800bcd0 <proc_builtin_scsi+0x564>
    return -1;
 800bcca:	f04f 33ff 	mov.w	r3, #4294967295
 800bcce:	e00c      	b.n	800bcea <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 800bcd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bcd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d202      	bcs.n	800bcde <proc_builtin_scsi+0x572>
    return -1;
 800bcd8:	f04f 33ff 	mov.w	r3, #4294967295
 800bcdc:	e005      	b.n	800bcea <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800bcde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bce0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bce2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bce4:	f006 fe7d 	bl	80129e2 <memcpy>
  return 0;
 800bce8:	2300      	movs	r3, #0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d001      	beq.n	800bcf2 <proc_builtin_scsi+0x586>
 800bcee:	2300      	movs	r3, #0
 800bcf0:	e023      	b.n	800bd3a <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	7bfb      	ldrb	r3, [r7, #15]
 800bcf8:	6879      	ldr	r1, [r7, #4]
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7ff f8b9 	bl	800ae72 <tud_msc_request_sense_cb>
 800bd00:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 800bd04:	7bf8      	ldrb	r0, [r7, #15]
 800bd06:	2300      	movs	r3, #0
 800bd08:	2200      	movs	r2, #0
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	f7ff f8cc 	bl	800aea8 <tud_msc_set_sense>
 800bd10:	e011      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 800bd12:	f04f 33ff 	mov.w	r3, #4294967295
 800bd16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800bd1a:	e00c      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd1c:	bf00      	nop
 800bd1e:	e00a      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd20:	bf00      	nop
 800bd22:	e008      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd24:	bf00      	nop
 800bd26:	e006      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd28:	bf00      	nop
 800bd2a:	e004      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd2c:	bf00      	nop
 800bd2e:	e002      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd30:	bf00      	nop
 800bd32:	e000      	b.n	800bd36 <proc_builtin_scsi+0x5ca>
      break;
 800bd34:	bf00      	nop
  }

  return resplen;
 800bd36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	37b0      	adds	r7, #176	@ 0xb0
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd80      	pop	{r7, pc}
 800bd42:	bf00      	nop

0800bd44 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b092      	sub	sp, #72	@ 0x48
 800bd48:	af02      	add	r7, sp, #8
 800bd4a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5a:	330f      	adds	r3, #15
 800bd5c:	3307      	adds	r3, #7
 800bd5e:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	881b      	ldrh	r3, [r3, #0]
 800bd64:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800bd66:	8bfb      	ldrh	r3, [r7, #30]
 800bd68:	ba5b      	rev16	r3, r3
 800bd6a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bd6c:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800bd6e:	8bbb      	ldrh	r3, [r7, #28]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d101      	bne.n	800bd78 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800bd74:	2300      	movs	r3, #0
 800bd76:	e005      	b.n	800bd84 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bd78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7a:	689a      	ldr	r2, [r3, #8]
 800bd7c:	8bbb      	ldrh	r3, [r7, #28]
 800bd7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd82:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bd84:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800bd86:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d043      	beq.n	800be14 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bd8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd8e:	330f      	adds	r3, #15
 800bd90:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	3302      	adds	r3, #2
 800bd96:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800bda6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bda8:	fbb1 f3f3 	udiv	r3, r1, r3
 800bdac:	4413      	add	r3, r2
 800bdae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdb4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bdb6:	fbb3 f1f2 	udiv	r1, r3, r2
 800bdba:	fb01 f202 	mul.w	r2, r1, r2
 800bdbe:	1a9b      	subs	r3, r3, r2
 800bdc0:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdc4:	689a      	ldr	r2, [r3, #8]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdca:	1ad3      	subs	r3, r2, r3
 800bdcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bdd0:	61ba      	str	r2, [r7, #24]
 800bdd2:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800bdd4:	69ba      	ldr	r2, [r7, #24]
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	4293      	cmp	r3, r2
 800bdda:	bf28      	it	cs
 800bddc:	4613      	movcs	r3, r2
 800bdde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2201      	movs	r2, #1
 800bde4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800bde8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdea:	7b58      	ldrb	r0, [r3, #13]
 800bdec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	@ (800be1c <proc_read10_cmd+0xd8>)
 800bdf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdf4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bdf6:	f7f5 fa1f 	bl	8001238 <tud_msc_read10_cb>
 800bdfa:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800bdfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdfe:	f113 0f02 	cmn.w	r3, #2
 800be02:	d007      	beq.n	800be14 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800be0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f000 f806 	bl	800be20 <proc_read_io_data>
  }
}
 800be14:	3740      	adds	r7, #64	@ 0x40
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	bf00      	nop
 800be1c:	20001d5c 	.word	0x20001d5c

0800be20 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800be20:	b580      	push	{r7, lr}
 800be22:	b08c      	sub	sp, #48	@ 0x30
 800be24:	af02      	add	r7, sp, #8
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	7fdb      	ldrb	r3, [r3, #31]
 800be2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	2b00      	cmp	r3, #0
 800be36:	dd1b      	ble.n	800be70 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	b29b      	uxth	r3, r3
 800be42:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800be46:	2200      	movs	r2, #0
 800be48:	9200      	str	r2, [sp, #0]
 800be4a:	4a27      	ldr	r2, [pc, #156]	@ (800bee8 <proc_read_io_data+0xc8>)
 800be4c:	f002 ffce 	bl	800edec <usbd_edpt_xfer>
 800be50:	4603      	mov	r3, r0
 800be52:	f083 0301 	eor.w	r3, r3, #1
 800be56:	b2db      	uxtb	r3, r3
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d042      	beq.n	800bee2 <proc_read_io_data+0xc2>
 800be5c:	4b23      	ldr	r3, [pc, #140]	@ (800beec <proc_read_io_data+0xcc>)
 800be5e:	623b      	str	r3, [r7, #32]
 800be60:	6a3b      	ldr	r3, [r7, #32]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f003 0301 	and.w	r3, r3, #1
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d039      	beq.n	800bee0 <proc_read_io_data+0xc0>
 800be6c:	be00      	bkpt	0x0000
 800be6e:	e037      	b.n	800bee0 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be76:	d003      	beq.n	800be80 <proc_read_io_data+0x60>
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d00f      	beq.n	800be9e <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800be7e:	e030      	b.n	800bee2 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	7b5b      	ldrb	r3, [r3, #13]
 800be84:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800be86:	7ff8      	ldrb	r0, [r7, #31]
 800be88:	2300      	movs	r3, #0
 800be8a:	223a      	movs	r2, #58	@ 0x3a
 800be8c:	2102      	movs	r1, #2
 800be8e:	f7ff f80b 	bl	800aea8 <tud_msc_set_sense>
}
 800be92:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800be94:	2101      	movs	r1, #1
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f7fe fe5a 	bl	800ab50 <fail_scsi_op>
        break;
 800be9c:	e021      	b.n	800bee2 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800bea4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bea8:	77bb      	strb	r3, [r7, #30]
 800beaa:	4613      	mov	r3, r2
 800beac:	777b      	strb	r3, [r7, #29]
 800beae:	2300      	movs	r3, #0
 800beb0:	61bb      	str	r3, [r7, #24]
 800beb2:	2300      	movs	r3, #0
 800beb4:	75fb      	strb	r3, [r7, #23]
 800beb6:	2300      	movs	r3, #0
 800beb8:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800beba:	7fbb      	ldrb	r3, [r7, #30]
 800bebc:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800bebe:	2307      	movs	r3, #7
 800bec0:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800bec2:	7f7b      	ldrb	r3, [r7, #29]
 800bec4:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800beca:	7dfb      	ldrb	r3, [r7, #23]
 800becc:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800bece:	7dba      	ldrb	r2, [r7, #22]
 800bed0:	f107 0308 	add.w	r3, r7, #8
 800bed4:	4611      	mov	r1, r2
 800bed6:	4618      	mov	r0, r3
 800bed8:	f002 fb6e 	bl	800e5b8 <dcd_event_handler>
}
 800bedc:	bf00      	nop
        break;
 800bede:	e000      	b.n	800bee2 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800bee0:	bf00      	nop
    }
  }
}
 800bee2:	3728      	adds	r7, #40	@ 0x28
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	20001d5c 	.word	0x20001d5c
 800beec:	e000edf0 	.word	0xe000edf0

0800bef0 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b08a      	sub	sp, #40	@ 0x28
 800bef4:	af02      	add	r7, sp, #8
 800bef6:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800befc:	69fb      	ldr	r3, [r7, #28]
 800befe:	7b5b      	ldrb	r3, [r3, #13]
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7fe ffc5 	bl	800ae90 <tud_msc_is_writable_cb>
 800bf06:	4603      	mov	r3, r0
 800bf08:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800bf0a:	7efb      	ldrb	r3, [r7, #27]
 800bf0c:	f083 0301 	eor.w	r3, r3, #1
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d00b      	beq.n	800bf2e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800bf16:	69fb      	ldr	r3, [r7, #28]
 800bf18:	7b58      	ldrb	r0, [r3, #13]
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	2227      	movs	r2, #39	@ 0x27
 800bf1e:	2107      	movs	r1, #7
 800bf20:	f7fe ffc2 	bl	800aea8 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800bf24:	2101      	movs	r1, #1
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f7fe fe12 	bl	800ab50 <fail_scsi_op>
    return;
 800bf2c:	e029      	b.n	800bf82 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	689a      	ldr	r2, [r3, #8]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf36:	1ad3      	subs	r3, r2, r3
 800bf38:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bf3c:	613a      	str	r2, [r7, #16]
 800bf3e:	60fb      	str	r3, [r7, #12]
 800bf40:	693a      	ldr	r2, [r7, #16]
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	4293      	cmp	r3, r2
 800bf46:	bf28      	it	cs
 800bf48:	4613      	movcs	r3, r2
 800bf4a:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	7fd8      	ldrb	r0, [r3, #31]
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800bf56:	8b3b      	ldrh	r3, [r7, #24]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	9200      	str	r2, [sp, #0]
 800bf5c:	4a0a      	ldr	r2, [pc, #40]	@ (800bf88 <proc_write10_cmd+0x98>)
 800bf5e:	f002 ff45 	bl	800edec <usbd_edpt_xfer>
 800bf62:	4603      	mov	r3, r0
 800bf64:	f083 0301 	eor.w	r3, r3, #1
 800bf68:	b2db      	uxtb	r3, r3
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d009      	beq.n	800bf82 <proc_write10_cmd+0x92>
 800bf6e:	4b07      	ldr	r3, [pc, #28]	@ (800bf8c <proc_write10_cmd+0x9c>)
 800bf70:	617b      	str	r3, [r7, #20]
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f003 0301 	and.w	r3, r3, #1
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d000      	beq.n	800bf80 <proc_write10_cmd+0x90>
 800bf7e:	be00      	bkpt	0x0000
 800bf80:	bf00      	nop
}
 800bf82:	3720      	adds	r7, #32
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	20001d5c 	.word	0x20001d5c
 800bf8c:	e000edf0 	.word	0xe000edf0

0800bf90 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b090      	sub	sp, #64	@ 0x40
 800bf94:	af02      	add	r7, sp, #8
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfa0:	623b      	str	r3, [r7, #32]
 800bfa2:	6a3b      	ldr	r3, [r7, #32]
 800bfa4:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bfa6:	69fb      	ldr	r3, [r7, #28]
 800bfa8:	330f      	adds	r3, #15
 800bfaa:	3307      	adds	r3, #7
 800bfac:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	881b      	ldrh	r3, [r3, #0]
 800bfb2:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800bfb4:	8afb      	ldrh	r3, [r7, #22]
 800bfb6:	ba5b      	rev16	r3, r3
 800bfb8:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bfba:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800bfbc:	8abb      	ldrh	r3, [r7, #20]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d101      	bne.n	800bfc6 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	e005      	b.n	800bfd2 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bfc6:	6a3b      	ldr	r3, [r7, #32]
 800bfc8:	689a      	ldr	r2, [r3, #8]
 800bfca:	8abb      	ldrh	r3, [r7, #20]
 800bfcc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfd0:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bfd2:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800bfd4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d035      	beq.n	800c046 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bfda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfdc:	330f      	adds	r3, #15
 800bfde:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	3302      	adds	r3, #2
 800bfe4:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800bff4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bff6:	fbb1 f3f3 	udiv	r3, r1, r3
 800bffa:	4413      	add	r3, r2
 800bffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c002:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800c004:	fbb3 f1f2 	udiv	r1, r3, r2
 800c008:	fb01 f202 	mul.w	r2, r1, r2
 800c00c:	1a9b      	subs	r3, r3, r2
 800c00e:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2201      	movs	r2, #1
 800c014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800c018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c01a:	7b58      	ldrb	r0, [r3, #13]
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	9300      	str	r3, [sp, #0]
 800c020:	4b0a      	ldr	r3, [pc, #40]	@ (800c04c <proc_write10_host_data+0xbc>)
 800c022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c024:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c026:	f7f5 f92d 	bl	8001284 <tud_msc_write10_cb>
 800c02a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800c02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c02e:	f113 0f02 	cmn.w	r3, #2
 800c032:	d008      	beq.n	800c046 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2200      	movs	r2, #0
 800c038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 800c03c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c03e:	6839      	ldr	r1, [r7, #0]
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 f805 	bl	800c050 <proc_write_io_data>
  }
}
 800c046:	3738      	adds	r7, #56	@ 0x38
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}
 800c04c:	20001d5c 	.word	0x20001d5c

0800c050 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 800c050:	b580      	push	{r7, lr}
 800c052:	b08c      	sub	sp, #48	@ 0x30
 800c054:	af00      	add	r7, sp, #0
 800c056:	60f8      	str	r0, [r7, #12]
 800c058:	60b9      	str	r1, [r7, #8]
 800c05a:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	da14      	bge.n	800c08c <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c068:	d15f      	bne.n	800c12a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	7b5b      	ldrb	r3, [r3, #13]
 800c06e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800c072:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800c076:	2300      	movs	r3, #0
 800c078:	223a      	movs	r2, #58	@ 0x3a
 800c07a:	2102      	movs	r1, #2
 800c07c:	f7fe ff14 	bl	800aea8 <tud_msc_set_sense>
}
 800c080:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800c082:	2101      	movs	r1, #1
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f7fe fd63 	bl	800ab50 <fail_scsi_op>
        break;
 800c08a:	e04f      	b.n	800c12c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	429a      	cmp	r2, r3
 800c092:	d935      	bls.n	800c100 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	68ba      	ldr	r2, [r7, #8]
 800c098:	1ad3      	subs	r3, r2, r3
 800c09a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	dd07      	ble.n	800c0b2 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	4a23      	ldr	r2, [pc, #140]	@ (800c134 <proc_write_io_data+0xe4>)
 800c0a6:	4413      	add	r3, r2
 800c0a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	4821      	ldr	r0, [pc, #132]	@ (800c134 <proc_write_io_data+0xe4>)
 800c0ae:	f006 fc03 	bl	80128b8 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	7fda      	ldrb	r2, [r3, #31]
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c0bc:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 800c0c0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800c0d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c0d8:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800c0da:	2307      	movs	r3, #7
 800c0dc:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800c0de:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c0e2:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e6:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800c0e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c0ec:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800c0ee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800c0f2:	f107 0314 	add.w	r3, r7, #20
 800c0f6:	4611      	mov	r1, r2
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f002 fa5d 	bl	800e5b8 <dcd_event_handler>
}
 800c0fe:	e015      	b.n	800c12c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	441a      	add	r2, r3
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c114:	429a      	cmp	r2, r3
 800c116:	d304      	bcc.n	800c122 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2202      	movs	r2, #2
 800c11c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 800c120:	e004      	b.n	800c12c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 800c122:	68f8      	ldr	r0, [r7, #12]
 800c124:	f7ff fee4 	bl	800bef0 <proc_write10_cmd>
}
 800c128:	e000      	b.n	800c12c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800c12a:	bf00      	nop
}
 800c12c:	bf00      	nop
 800c12e:	3730      	adds	r7, #48	@ 0x30
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}
 800c134:	20001d5c 	.word	0x20001d5c

0800c138 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	4603      	mov	r3, r0
 800c140:	6039      	str	r1, [r7, #0]
 800c142:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800c144:	bf00      	nop
 800c146:	370c      	adds	r7, #12
 800c148:	46bd      	mov	sp, r7
 800c14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14e:	4770      	bx	lr

0800c150 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800c150:	b580      	push	{r7, lr}
 800c152:	b086      	sub	sp, #24
 800c154:	af00      	add	r7, sp, #0
 800c156:	4603      	mov	r3, r0
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	607a      	str	r2, [r7, #4]
 800c15c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c15e:	7bfb      	ldrb	r3, [r7, #15]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d001      	beq.n	800c168 <tud_vendor_n_write+0x18>
 800c164:	2300      	movs	r3, #0
 800c166:	e011      	b.n	800c18c <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c168:	7bfb      	ldrb	r3, [r7, #15]
 800c16a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c16e:	fb02 f303 	mul.w	r3, r2, r3
 800c172:	4a08      	ldr	r2, [pc, #32]	@ (800c194 <tud_vendor_n_write+0x44>)
 800c174:	4413      	add	r3, r2
 800c176:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	7818      	ldrb	r0, [r3, #0]
 800c17c:	697b      	ldr	r3, [r7, #20]
 800c17e:	1d19      	adds	r1, r3, #4
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	b29b      	uxth	r3, r3
 800c184:	68ba      	ldr	r2, [r7, #8]
 800c186:	f005 fe75 	bl	8011e74 <tu_edpt_stream_write>
 800c18a:	4603      	mov	r3, r0
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3718      	adds	r7, #24
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}
 800c194:	20009d5c 	.word	0x20009d5c

0800c198 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	4603      	mov	r3, r0
 800c1a0:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c1a2:	79fb      	ldrb	r3, [r7, #7]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d001      	beq.n	800c1ac <tud_vendor_n_write_flush+0x14>
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	e010      	b.n	800c1ce <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c1ac:	79fb      	ldrb	r3, [r7, #7]
 800c1ae:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c1b2:	fb02 f303 	mul.w	r3, r2, r3
 800c1b6:	4a08      	ldr	r2, [pc, #32]	@ (800c1d8 <tud_vendor_n_write_flush+0x40>)
 800c1b8:	4413      	add	r3, r2
 800c1ba:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	781a      	ldrb	r2, [r3, #0]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	3304      	adds	r3, #4
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	4610      	mov	r0, r2
 800c1c8:	f005 fd84 	bl	8011cd4 <tu_edpt_stream_write_xfer>
 800c1cc:	4603      	mov	r3, r0
}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3710      	adds	r7, #16
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	20009d5c 	.word	0x20009d5c

0800c1dc <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b084      	sub	sp, #16
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800c1e6:	79fb      	ldrb	r3, [r7, #7]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d001      	beq.n	800c1f0 <tud_vendor_n_write_available+0x14>
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	e010      	b.n	800c212 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c1f0:	79fb      	ldrb	r3, [r7, #7]
 800c1f2:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c1f6:	fb02 f303 	mul.w	r3, r2, r3
 800c1fa:	4a08      	ldr	r2, [pc, #32]	@ (800c21c <tud_vendor_n_write_available+0x40>)
 800c1fc:	4413      	add	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	781a      	ldrb	r2, [r3, #0]
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	3304      	adds	r3, #4
 800c208:	4619      	mov	r1, r3
 800c20a:	4610      	mov	r0, r2
 800c20c:	f005 ff2a 	bl	8012064 <tu_edpt_stream_write_available>
 800c210:	4603      	mov	r3, r0
}
 800c212:	4618      	mov	r0, r3
 800c214:	3710      	adds	r7, #16
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
 800c21a:	bf00      	nop
 800c21c:	20009d5c 	.word	0x20009d5c

0800c220 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800c220:	b580      	push	{r7, lr}
 800c222:	b08a      	sub	sp, #40	@ 0x28
 800c224:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800c226:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c22a:	2100      	movs	r1, #0
 800c22c:	4822      	ldr	r0, [pc, #136]	@ (800c2b8 <vendord_init+0x98>)
 800c22e:	f006 fb5d 	bl	80128ec <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c232:	2300      	movs	r3, #0
 800c234:	75fb      	strb	r3, [r7, #23]
 800c236:	e036      	b.n	800c2a6 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c238:	7dfb      	ldrb	r3, [r7, #23]
 800c23a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c23e:	fb02 f303 	mul.w	r3, r2, r3
 800c242:	4a1d      	ldr	r2, [pc, #116]	@ (800c2b8 <vendord_init+0x98>)
 800c244:	4413      	add	r3, r2
 800c246:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
 800c248:	7dfb      	ldrb	r3, [r7, #23]
 800c24a:	019b      	lsls	r3, r3, #6
 800c24c:	4a1b      	ldr	r2, [pc, #108]	@ (800c2bc <vendord_init+0x9c>)
 800c24e:	4413      	add	r3, r2
 800c250:	60fb      	str	r3, [r7, #12]
    #else
    uint8_t *epout_buf = NULL;
    #endif

    uint8_t *epin_buf = NULL;
 800c252:	2300      	movs	r3, #0
 800c254:	60bb      	str	r3, [r7, #8]
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
  #else
    uint8_t *rx_ff_buf = NULL;
 800c256:	2300      	movs	r3, #0
 800c258:	607b      	str	r3, [r7, #4]
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	f103 0018 	add.w	r0, r3, #24
 800c260:	2340      	movs	r3, #64	@ 0x40
 800c262:	9303      	str	r3, [sp, #12]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	9302      	str	r3, [sp, #8]
 800c268:	2300      	movs	r3, #0
 800c26a:	9301      	str	r3, [sp, #4]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	9300      	str	r3, [sp, #0]
 800c270:	2300      	movs	r3, #0
 800c272:	2200      	movs	r2, #0
 800c274:	2100      	movs	r1, #0
 800c276:	f005 fc60 	bl	8011b3a <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	332c      	adds	r3, #44	@ 0x2c
 800c27e:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	1d18      	adds	r0, r3, #4
 800c284:	2340      	movs	r3, #64	@ 0x40
 800c286:	9303      	str	r3, [sp, #12]
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	9302      	str	r3, [sp, #8]
 800c28c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c290:	9301      	str	r3, [sp, #4]
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	9300      	str	r3, [sp, #0]
 800c296:	2300      	movs	r3, #0
 800c298:	2201      	movs	r2, #1
 800c29a:	2100      	movs	r1, #0
 800c29c:	f005 fc4d 	bl	8011b3a <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c2a0:	7dfb      	ldrb	r3, [r7, #23]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	75fb      	strb	r3, [r7, #23]
 800c2a6:	7dfb      	ldrb	r3, [r7, #23]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d0c5      	beq.n	800c238 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800c2ac:	bf00      	nop
 800c2ae:	bf00      	nop
 800c2b0:	3718      	adds	r7, #24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	bf00      	nop
 800c2b8:	20009d5c 	.word	0x20009d5c
 800c2bc:	20009f88 	.word	0x20009f88

0800c2c0 <vendord_deinit>:

bool vendord_deinit(void) {
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	71fb      	strb	r3, [r7, #7]
 800c2ca:	e014      	b.n	800c2f6 <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c2cc:	79fb      	ldrb	r3, [r7, #7]
 800c2ce:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c2d2:	fb02 f303 	mul.w	r3, r2, r3
 800c2d6:	4a0c      	ldr	r2, [pc, #48]	@ (800c308 <vendord_deinit+0x48>)
 800c2d8:	4413      	add	r3, r2
 800c2da:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	3318      	adds	r3, #24
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f005 fc52 	bl	8011b8a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	3304      	adds	r3, #4
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f005 fc4d 	bl	8011b8a <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c2f0:	79fb      	ldrb	r3, [r7, #7]
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	71fb      	strb	r3, [r7, #7]
 800c2f6:	79fb      	ldrb	r3, [r7, #7]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d0e7      	beq.n	800c2cc <vendord_deinit+0xc>
  }
  return true;
 800c2fc:	2301      	movs	r3, #1
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3708      	adds	r7, #8
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	20009d5c 	.word	0x20009d5c

0800c30c <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b088      	sub	sp, #32
 800c310:	af00      	add	r7, sp, #0
 800c312:	4603      	mov	r3, r0
 800c314:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c316:	2300      	movs	r3, #0
 800c318:	77fb      	strb	r3, [r7, #31]
 800c31a:	e02d      	b.n	800c378 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c31c:	7ffb      	ldrb	r3, [r7, #31]
 800c31e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c322:	fb02 f303 	mul.w	r3, r2, r3
 800c326:	4a18      	ldr	r2, [pc, #96]	@ (800c388 <vendord_reset+0x7c>)
 800c328:	4413      	add	r3, r2
 800c32a:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800c32c:	2202      	movs	r2, #2
 800c32e:	2100      	movs	r1, #0
 800c330:	69b8      	ldr	r0, [r7, #24]
 800c332:	f006 fadb 	bl	80128ec <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	3318      	adds	r3, #24
 800c33a:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	3308      	adds	r3, #8
 800c340:	4618      	mov	r0, r3
 800c342:	f000 fa18 	bl	800c776 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800c346:	69bb      	ldr	r3, [r7, #24]
 800c348:	3318      	adds	r3, #24
 800c34a:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2200      	movs	r2, #0
 800c350:	705a      	strb	r2, [r3, #1]
}
 800c352:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800c354:	69bb      	ldr	r3, [r7, #24]
 800c356:	3304      	adds	r3, #4
 800c358:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	3308      	adds	r3, #8
 800c35e:	4618      	mov	r0, r3
 800c360:	f000 fa09 	bl	800c776 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800c364:	69bb      	ldr	r3, [r7, #24]
 800c366:	3304      	adds	r3, #4
 800c368:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	2200      	movs	r2, #0
 800c36e:	705a      	strb	r2, [r3, #1]
}
 800c370:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c372:	7ffb      	ldrb	r3, [r7, #31]
 800c374:	3301      	adds	r3, #1
 800c376:	77fb      	strb	r3, [r7, #31]
 800c378:	7ffb      	ldrb	r3, [r7, #31]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0ce      	beq.n	800c31c <vendord_reset+0x10>
  }
}
 800c37e:	bf00      	nop
 800c380:	bf00      	nop
 800c382:	3720      	adds	r7, #32
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	20009d5c 	.word	0x20009d5c

0800c38c <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800c38c:	b480      	push	{r7}
 800c38e:	b085      	sub	sp, #20
 800c390:	af00      	add	r7, sp, #0
 800c392:	4603      	mov	r3, r0
 800c394:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c396:	2300      	movs	r3, #0
 800c398:	73fb      	strb	r3, [r7, #15]
 800c39a:	e023      	b.n	800c3e4 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c39c:	7bfb      	ldrb	r3, [r7, #15]
 800c39e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c3a2:	fb02 f303 	mul.w	r3, r2, r3
 800c3a6:	4a14      	ldr	r2, [pc, #80]	@ (800c3f8 <find_vendor_itf+0x6c>)
 800c3a8:	4413      	add	r3, r2
 800c3aa:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800c3ac:	79fb      	ldrb	r3, [r7, #7]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d109      	bne.n	800c3c6 <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	7e5b      	ldrb	r3, [r3, #25]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d111      	bne.n	800c3de <find_vendor_itf+0x52>
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	795b      	ldrb	r3, [r3, #5]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d10d      	bne.n	800c3de <find_vendor_itf+0x52>
        return idx;
 800c3c2:	7bfb      	ldrb	r3, [r7, #15]
 800c3c4:	e012      	b.n	800c3ec <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	7e5b      	ldrb	r3, [r3, #25]
 800c3ca:	79fa      	ldrb	r2, [r7, #7]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d004      	beq.n	800c3da <find_vendor_itf+0x4e>
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	795b      	ldrb	r3, [r3, #5]
 800c3d4:	79fa      	ldrb	r2, [r7, #7]
 800c3d6:	429a      	cmp	r2, r3
 800c3d8:	d101      	bne.n	800c3de <find_vendor_itf+0x52>
      return idx;
 800c3da:	7bfb      	ldrb	r3, [r7, #15]
 800c3dc:	e006      	b.n	800c3ec <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c3de:	7bfb      	ldrb	r3, [r7, #15]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	73fb      	strb	r3, [r7, #15]
 800c3e4:	7bfb      	ldrb	r3, [r7, #15]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d0d8      	beq.n	800c39c <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800c3ea:	23ff      	movs	r3, #255	@ 0xff
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3714      	adds	r7, #20
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr
 800c3f8:	20009d5c 	.word	0x20009d5c

0800c3fc <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b09e      	sub	sp, #120	@ 0x78
 800c400:	af00      	add	r7, sp, #0
 800c402:	4603      	mov	r3, r0
 800c404:	6039      	str	r1, [r7, #0]
 800c406:	71fb      	strb	r3, [r7, #7]
 800c408:	4613      	mov	r3, r2
 800c40a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	795b      	ldrb	r3, [r3, #5]
 800c410:	2bff      	cmp	r3, #255	@ 0xff
 800c412:	d001      	beq.n	800c418 <vendord_open+0x1c>
 800c414:	2300      	movs	r3, #0
 800c416:	e0f4      	b.n	800c602 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800c418:	88bb      	ldrh	r3, [r7, #4]
 800c41a:	683a      	ldr	r2, [r7, #0]
 800c41c:	4413      	add	r3, r2
 800c41e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c424:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c426:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c42a:	781b      	ldrb	r3, [r3, #0]
 800c42c:	461a      	mov	r2, r3
 800c42e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c430:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800c432:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800c434:	2000      	movs	r0, #0
 800c436:	f7ff ffa9 	bl	800c38c <find_vendor_itf>
 800c43a:	4603      	mov	r3, r0
 800c43c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800c440:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c444:	2b00      	cmp	r3, #0
 800c446:	d00a      	beq.n	800c45e <vendord_open+0x62>
 800c448:	4b70      	ldr	r3, [pc, #448]	@ (800c60c <vendord_open+0x210>)
 800c44a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c44c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f003 0301 	and.w	r3, r3, #1
 800c454:	2b00      	cmp	r3, #0
 800c456:	d000      	beq.n	800c45a <vendord_open+0x5e>
 800c458:	be00      	bkpt	0x0000
 800c45a:	2300      	movs	r3, #0
 800c45c:	e0d1      	b.n	800c602 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c45e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c462:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c466:	fb02 f303 	mul.w	r3, r2, r3
 800c46a:	4a69      	ldr	r2, [pc, #420]	@ (800c610 <vendord_open+0x214>)
 800c46c:	4413      	add	r3, r2
 800c46e:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800c470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c472:	79fa      	ldrb	r2, [r7, #7]
 800c474:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	789a      	ldrb	r2, [r3, #2]
 800c47a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c47c:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c47e:	e0a0      	b.n	800c5c2 <vendord_open+0x1c6>
 800c480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c482:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c486:	3301      	adds	r3, #1
 800c488:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800c48a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800c48e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c492:	2b04      	cmp	r3, #4
 800c494:	f000 80b1 	beq.w	800c5fa <vendord_open+0x1fe>
 800c498:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c49c:	2b0b      	cmp	r3, #11
 800c49e:	f000 80ac 	beq.w	800c5fa <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800c4a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c4a6:	2b05      	cmp	r3, #5
 800c4a8:	f040 8081 	bne.w	800c5ae <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800c4ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c4ae:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800c4b0:	79fb      	ldrb	r3, [r7, #7]
 800c4b2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f002 fc03 	bl	800ecc0 <usbd_edpt_open>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	f083 0301 	eor.w	r3, r3, #1
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <vendord_open+0xe0>
 800c4c6:	4b51      	ldr	r3, [pc, #324]	@ (800c60c <vendord_open+0x210>)
 800c4c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f003 0301 	and.w	r3, r3, #1
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d000      	beq.n	800c4d8 <vendord_open+0xdc>
 800c4d6:	be00      	bkpt	0x0000
 800c4d8:	2300      	movs	r3, #0
 800c4da:	e092      	b.n	800c602 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800c4dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4de:	789b      	ldrb	r3, [r3, #2]
 800c4e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c4e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c4e8:	09db      	lsrs	r3, r3, #7
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	2b01      	cmp	r3, #1
 800c4ee:	d128      	bne.n	800c542 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800c4f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4f2:	3304      	adds	r3, #4
 800c4f4:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800c4f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4f8:	785b      	ldrb	r3, [r3, #1]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d157      	bne.n	800c5ae <vendord_open+0x1b2>
 800c4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c500:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c504:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800c506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c508:	789a      	ldrb	r2, [r3, #2]
 800c50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50c:	705a      	strb	r2, [r3, #1]
 800c50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c510:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c514:	889b      	ldrh	r3, [r3, #4]
 800c516:	b29b      	uxth	r3, r3
 800c518:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c51c:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c51e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c522:	bf0c      	ite	eq
 800c524:	2301      	moveq	r3, #1
 800c526:	2300      	movne	r3, #0
 800c528:	b2d9      	uxtb	r1, r3
 800c52a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c52c:	7813      	ldrb	r3, [r2, #0]
 800c52e:	f361 0341 	bfi	r3, r1, #1, #1
 800c532:	7013      	strb	r3, [r2, #0]
}
 800c534:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800c536:	79fb      	ldrb	r3, [r7, #7]
 800c538:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c53a:	4618      	mov	r0, r3
 800c53c:	f005 fbca 	bl	8011cd4 <tu_edpt_stream_write_xfer>
 800c540:	e035      	b.n	800c5ae <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800c542:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c544:	3318      	adds	r3, #24
 800c546:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800c548:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c54a:	785b      	ldrb	r3, [r3, #1]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d12e      	bne.n	800c5ae <vendord_open+0x1b2>
 800c550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c552:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c554:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c556:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800c558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c55a:	789a      	ldrb	r2, [r3, #2]
 800c55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c55e:	705a      	strb	r2, [r3, #1]
 800c560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c562:	627b      	str	r3, [r7, #36]	@ 0x24
 800c564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c566:	889b      	ldrh	r3, [r3, #4]
 800c568:	b29b      	uxth	r3, r3
 800c56a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c56e:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c574:	bf0c      	ite	eq
 800c576:	2301      	moveq	r3, #1
 800c578:	2300      	movne	r3, #0
 800c57a:	b2d9      	uxtb	r1, r3
 800c57c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c57e:	7813      	ldrb	r3, [r2, #0]
 800c580:	f361 0341 	bfi	r3, r1, #1, #1
 800c584:	7013      	strb	r3, [r2, #0]
}
 800c586:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800c588:	79fb      	ldrb	r3, [r7, #7]
 800c58a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800c58c:	4618      	mov	r0, r3
 800c58e:	f005 fdc9 	bl	8012124 <tu_edpt_stream_read_xfer>
 800c592:	4603      	mov	r3, r0
 800c594:	2b00      	cmp	r3, #0
 800c596:	d10a      	bne.n	800c5ae <vendord_open+0x1b2>
 800c598:	4b1c      	ldr	r3, [pc, #112]	@ (800c60c <vendord_open+0x210>)
 800c59a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c59c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f003 0301 	and.w	r3, r3, #1
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d000      	beq.n	800c5aa <vendord_open+0x1ae>
 800c5a8:	be00      	bkpt	0x0000
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	e029      	b.n	800c602 <vendord_open+0x206>
 800c5ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5b0:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c5b2:	6a3b      	ldr	r3, [r7, #32]
 800c5b4:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c5b6:	69fb      	ldr	r3, [r7, #28]
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	69fb      	ldr	r3, [r7, #28]
 800c5be:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800c5c0:	677b      	str	r3, [r7, #116]	@ 0x74
 800c5c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5c4:	61bb      	str	r3, [r7, #24]
 800c5c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5c8:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800c5ca:	69ba      	ldr	r2, [r7, #24]
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d301      	bcc.n	800c5d6 <vendord_open+0x1da>
    return false;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	e00e      	b.n	800c5f4 <vendord_open+0x1f8>
 800c5d6:	69bb      	ldr	r3, [r7, #24]
 800c5d8:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	461a      	mov	r2, r3
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800c5e8:	697a      	ldr	r2, [r7, #20]
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	bf2c      	ite	cs
 800c5ee:	2301      	movcs	r3, #1
 800c5f0:	2300      	movcc	r3, #0
 800c5f2:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f47f af43 	bne.w	800c480 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800c5fa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	1ad3      	subs	r3, r2, r3
 800c600:	b29b      	uxth	r3, r3
}
 800c602:	4618      	mov	r0, r3
 800c604:	3778      	adds	r7, #120	@ 0x78
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	e000edf0 	.word	0xe000edf0
 800c610:	20009d5c 	.word	0x20009d5c

0800c614 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800c614:	b580      	push	{r7, lr}
 800c616:	b08a      	sub	sp, #40	@ 0x28
 800c618:	af00      	add	r7, sp, #0
 800c61a:	603b      	str	r3, [r7, #0]
 800c61c:	4603      	mov	r3, r0
 800c61e:	71fb      	strb	r3, [r7, #7]
 800c620:	460b      	mov	r3, r1
 800c622:	71bb      	strb	r3, [r7, #6]
 800c624:	4613      	mov	r3, r2
 800c626:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800c628:	79bb      	ldrb	r3, [r7, #6]
 800c62a:	4618      	mov	r0, r3
 800c62c:	f7ff feae 	bl	800c38c <find_vendor_itf>
 800c630:	4603      	mov	r3, r0
 800c632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800c636:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d001      	beq.n	800c642 <vendord_xfer_cb+0x2e>
 800c63e:	2300      	movs	r3, #0
 800c640:	e060      	b.n	800c704 <vendord_xfer_cb+0xf0>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c642:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c646:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c64a:	fb02 f303 	mul.w	r3, r2, r3
 800c64e:	4a2f      	ldr	r2, [pc, #188]	@ (800c70c <vendord_xfer_cb+0xf8>)
 800c650:	4413      	add	r3, r2
 800c652:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800c654:	6a3b      	ldr	r3, [r7, #32]
 800c656:	7e5b      	ldrb	r3, [r3, #25]
 800c658:	79ba      	ldrb	r2, [r7, #6]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d132      	bne.n	800c6c4 <vendord_xfer_cb+0xb0>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800c65e:	6a3b      	ldr	r3, [r7, #32]
 800c660:	3318      	adds	r3, #24
 800c662:	61fb      	str	r3, [r7, #28]
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	3308      	adds	r3, #8
 800c66c:	617b      	str	r3, [r7, #20]
  return f->depth;
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	889b      	ldrh	r3, [r3, #4]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d014      	beq.n	800c6a0 <vendord_xfer_cb+0x8c>
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	685b      	ldr	r3, [r3, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d010      	beq.n	800c6a0 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800c67e:	69fb      	ldr	r3, [r7, #28]
 800c680:	f103 0208 	add.w	r2, r3, #8
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	69b9      	ldr	r1, [r7, #24]
 800c68a:	b289      	uxth	r1, r1
 800c68c:	613a      	str	r2, [r7, #16]
 800c68e:	60fb      	str	r3, [r7, #12]
 800c690:	460b      	mov	r3, r1
 800c692:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800c694:	897a      	ldrh	r2, [r7, #10]
 800c696:	2300      	movs	r3, #0
 800c698:	68f9      	ldr	r1, [r7, #12]
 800c69a:	6938      	ldr	r0, [r7, #16]
 800c69c:	f000 fbb8 	bl	800ce10 <tu_fifo_write_n_access_mode>
}
 800c6a0:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
 800c6a2:	6a3b      	ldr	r3, [r7, #32]
 800c6a4:	69d9      	ldr	r1, [r3, #28]
 800c6a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c6aa:	683a      	ldr	r2, [r7, #0]
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f7f6 f833 	bl	8002718 <tud_vendor_rx_cb>
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800c6b2:	6a3b      	ldr	r3, [r7, #32]
 800c6b4:	f103 0218 	add.w	r2, r3, #24
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	4611      	mov	r1, r2
 800c6bc:	4618      	mov	r0, r3
 800c6be:	f005 fd31 	bl	8012124 <tu_edpt_stream_read_xfer>
 800c6c2:	e01e      	b.n	800c702 <vendord_xfer_cb+0xee>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800c6c4:	6a3b      	ldr	r3, [r7, #32]
 800c6c6:	795b      	ldrb	r3, [r3, #5]
 800c6c8:	79ba      	ldrb	r2, [r7, #6]
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d119      	bne.n	800c702 <vendord_xfer_cb+0xee>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	b29b      	uxth	r3, r3
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c6d8:	4611      	mov	r1, r2
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7ff fd2c 	bl	800c138 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800c6e0:	6a3b      	ldr	r3, [r7, #32]
 800c6e2:	1d1a      	adds	r2, r3, #4
 800c6e4:	79fb      	ldrb	r3, [r7, #7]
 800c6e6:	4611      	mov	r1, r2
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f005 faf3 	bl	8011cd4 <tu_edpt_stream_write_xfer>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d106      	bne.n	800c702 <vendord_xfer_cb+0xee>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
 800c6f6:	1d19      	adds	r1, r3, #4
 800c6f8:	79fb      	ldrb	r3, [r7, #7]
 800c6fa:	683a      	ldr	r2, [r7, #0]
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f005 fa4f 	bl	8011ba0 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800c702:	2301      	movs	r3, #1
}
 800c704:	4618      	mov	r0, r3
 800c706:	3728      	adds	r7, #40	@ 0x28
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd80      	pop	{r7, pc}
 800c70c:	20009d5c 	.word	0x20009d5c

0800c710 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800c710:	b480      	push	{r7}
 800c712:	b085      	sub	sp, #20
 800c714:	af00      	add	r7, sp, #0
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	60b9      	str	r1, [r7, #8]
 800c71a:	4611      	mov	r1, r2
 800c71c:	461a      	mov	r2, r3
 800c71e:	460b      	mov	r3, r1
 800c720:	80fb      	strh	r3, [r7, #6]
 800c722:	4613      	mov	r3, r2
 800c724:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800c726:	88fb      	ldrh	r3, [r7, #6]
 800c728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c72c:	d901      	bls.n	800c732 <tu_fifo_config+0x22>
    return false;
 800c72e:	2300      	movs	r3, #0
 800c730:	e01b      	b.n	800c76a <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	68ba      	ldr	r2, [r7, #8]
 800c736:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	88fa      	ldrh	r2, [r7, #6]
 800c73c:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800c73e:	88bb      	ldrh	r3, [r7, #4]
 800c740:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c744:	b299      	uxth	r1, r3
 800c746:	68fa      	ldr	r2, [r7, #12]
 800c748:	88d3      	ldrh	r3, [r2, #6]
 800c74a:	f361 030e 	bfi	r3, r1, #0, #15
 800c74e:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	79d3      	ldrb	r3, [r2, #7]
 800c754:	7e39      	ldrb	r1, [r7, #24]
 800c756:	f361 13c7 	bfi	r3, r1, #7, #1
 800c75a:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	2200      	movs	r2, #0
 800c760:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	2200      	movs	r2, #0
 800c766:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c768:	2301      	movs	r3, #1
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3714      	adds	r7, #20
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr

0800c776 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800c776:	b480      	push	{r7}
 800c778:	b083      	sub	sp, #12
 800c77a:	af00      	add	r7, sp, #0
 800c77c:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2200      	movs	r2, #0
 800c782:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800c78a:	2301      	movs	r3, #1
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	370c      	adds	r7, #12
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800c798:	b480      	push	{r7}
 800c79a:	b083      	sub	sp, #12
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	79db      	ldrb	r3, [r3, #7]
 800c7a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c7ac:	b2db      	uxtb	r3, r3
 800c7ae:	78fa      	ldrb	r2, [r7, #3]
 800c7b0:	429a      	cmp	r2, r3
 800c7b2:	d101      	bne.n	800c7b8 <tu_fifo_set_overwritable+0x20>
    return true;
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	e006      	b.n	800c7c6 <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	79d3      	ldrb	r3, [r2, #7]
 800c7bc:	78f9      	ldrb	r1, [r7, #3]
 800c7be:	f361 13c7 	bfi	r3, r1, #7, #1
 800c7c2:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c7c4:	2301      	movs	r3, #1
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	370c      	adds	r7, #12
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr

0800c7d2 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b08a      	sub	sp, #40	@ 0x28
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	60f8      	str	r0, [r7, #12]
 800c7da:	60b9      	str	r1, [r7, #8]
 800c7dc:	4613      	mov	r3, r2
 800c7de:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800c7e0:	88fb      	ldrh	r3, [r7, #6]
 800c7e2:	089b      	lsrs	r3, r3, #2
 800c7e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800c7e6:	e00d      	b.n	800c804 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	623b      	str	r3, [r7, #32]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	61fb      	str	r3, [r7, #28]
 800c7f2:	6a3b      	ldr	r3, [r7, #32]
 800c7f4:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800c7f6:	69fb      	ldr	r3, [r7, #28]
 800c7f8:	69ba      	ldr	r2, [r7, #24]
 800c7fa:	601a      	str	r2, [r3, #0]
}
 800c7fc:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	3304      	adds	r3, #4
 800c802:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800c804:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c806:	1e5a      	subs	r2, r3, #1
 800c808:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d1ec      	bne.n	800c7e8 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800c80e:	88fb      	ldrh	r3, [r7, #6]
 800c810:	b2db      	uxtb	r3, r3
 800c812:	f003 0303 	and.w	r3, r3, #3
 800c816:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800c81a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d00a      	beq.n	800c838 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800c828:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c82c:	f107 0314 	add.w	r3, r7, #20
 800c830:	4619      	mov	r1, r3
 800c832:	68f8      	ldr	r0, [r7, #12]
 800c834:	f006 f8d5 	bl	80129e2 <memcpy>
  }
}
 800c838:	bf00      	nop
 800c83a:	3728      	adds	r7, #40	@ 0x28
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}

0800c840 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800c840:	b580      	push	{r7, lr}
 800c842:	b088      	sub	sp, #32
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	60b9      	str	r1, [r7, #8]
 800c84a:	4613      	mov	r3, r2
 800c84c:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800c84e:	88fb      	ldrh	r3, [r7, #6]
 800c850:	089b      	lsrs	r3, r3, #2
 800c852:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800c854:	e008      	b.n	800c868 <ff_pull_fixed_addr_rw32+0x28>
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	3304      	adds	r3, #4
 800c866:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800c868:	8bfb      	ldrh	r3, [r7, #30]
 800c86a:	1e5a      	subs	r2, r3, #1
 800c86c:	83fa      	strh	r2, [r7, #30]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d1f1      	bne.n	800c856 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800c872:	88fb      	ldrh	r3, [r7, #6]
 800c874:	b2db      	uxtb	r3, r3
 800c876:	f003 0303 	and.w	r3, r3, #3
 800c87a:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800c87c:	7f7b      	ldrb	r3, [r7, #29]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d00b      	beq.n	800c89a <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800c882:	2300      	movs	r3, #0
 800c884:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800c886:	7f7a      	ldrb	r2, [r7, #29]
 800c888:	f107 0314 	add.w	r3, r7, #20
 800c88c:	68b9      	ldr	r1, [r7, #8]
 800c88e:	4618      	mov	r0, r3
 800c890:	f006 f8a7 	bl	80129e2 <memcpy>
    *reg_tx = tmp32;
 800c894:	697a      	ldr	r2, [r7, #20]
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	601a      	str	r2, [r3, #0]
  }
}
 800c89a:	bf00      	nop
 800c89c:	3720      	adds	r7, #32
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}

0800c8a2 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800c8a2:	b580      	push	{r7, lr}
 800c8a4:	b092      	sub	sp, #72	@ 0x48
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	60f8      	str	r0, [r7, #12]
 800c8aa:	60b9      	str	r1, [r7, #8]
 800c8ac:	4611      	mov	r1, r2
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	80fb      	strh	r3, [r7, #6]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	889a      	ldrh	r2, [r3, #4]
 800c8bc:	88bb      	ldrh	r3, [r7, #4]
 800c8be:	1ad3      	subs	r3, r2, r3
 800c8c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800c8c2:	88fa      	ldrh	r2, [r7, #6]
 800c8c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8c6:	1ad3      	subs	r3, r2, r3
 800c8c8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	88db      	ldrh	r3, [r3, #6]
 800c8ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8d8:	fb13 f302 	smulbb	r3, r3, r2
 800c8dc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	88db      	ldrh	r3, [r3, #6]
 800c8e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c8ec:	fb13 f302 	smulbb	r3, r3, r2
 800c8f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	88ba      	ldrh	r2, [r7, #4]
 800c8fa:	68f9      	ldr	r1, [r7, #12]
 800c8fc:	88c9      	ldrh	r1, [r1, #6]
 800c8fe:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c902:	b289      	uxth	r1, r1
 800c904:	fb01 f202 	mul.w	r2, r1, r2
 800c908:	4413      	add	r3, r2
 800c90a:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800c90c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c910:	2b00      	cmp	r3, #0
 800c912:	d002      	beq.n	800c91a <ff_push_n+0x78>
 800c914:	2b01      	cmp	r3, #1
 800c916:	d023      	beq.n	800c960 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800c918:	e0ba      	b.n	800ca90 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800c91a:	88fa      	ldrh	r2, [r7, #6]
 800c91c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c91e:	429a      	cmp	r2, r3
 800c920:	d80d      	bhi.n	800c93e <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800c922:	88fb      	ldrh	r3, [r7, #6]
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	88d2      	ldrh	r2, [r2, #6]
 800c928:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c92c:	b292      	uxth	r2, r2
 800c92e:	fb02 f303 	mul.w	r3, r2, r3
 800c932:	461a      	mov	r2, r3
 800c934:	68b9      	ldr	r1, [r7, #8]
 800c936:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c938:	f006 f853 	bl	80129e2 <memcpy>
      break;
 800c93c:	e0a8      	b.n	800ca90 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800c93e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c940:	461a      	mov	r2, r3
 800c942:	68b9      	ldr	r1, [r7, #8]
 800c944:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c946:	f006 f84c 	bl	80129e2 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	6818      	ldr	r0, [r3, #0]
 800c94e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c950:	68ba      	ldr	r2, [r7, #8]
 800c952:	4413      	add	r3, r2
 800c954:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c958:	4619      	mov	r1, r3
 800c95a:	f006 f842 	bl	80129e2 <memcpy>
      break;
 800c95e:	e097      	b.n	800ca90 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800c964:	88fa      	ldrh	r2, [r7, #6]
 800c966:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c968:	429a      	cmp	r2, r3
 800c96a:	d80f      	bhi.n	800c98c <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	88db      	ldrh	r3, [r3, #6]
 800c970:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c974:	b29b      	uxth	r3, r3
 800c976:	461a      	mov	r2, r3
 800c978:	88fb      	ldrh	r3, [r7, #6]
 800c97a:	fb13 f302 	smulbb	r3, r3, r2
 800c97e:	b29b      	uxth	r3, r3
 800c980:	461a      	mov	r2, r3
 800c982:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c984:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c986:	f7ff ff24 	bl	800c7d2 <ff_push_fixed_addr_rw32>
      break;
 800c98a:	e080      	b.n	800ca8e <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800c98c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c98e:	f023 0303 	bic.w	r3, r3, #3
 800c992:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800c994:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c996:	461a      	mov	r2, r3
 800c998:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c99a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c99c:	f7ff ff19 	bl	800c7d2 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800c9a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c9a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9a4:	4413      	add	r3, r2
 800c9a6:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800c9a8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c9aa:	b2db      	uxtb	r3, r3
 800c9ac:	f003 0303 	and.w	r3, r3, #3
 800c9b0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800c9b4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d05a      	beq.n	800ca72 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800c9bc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c9c0:	b29b      	uxth	r3, r3
 800c9c2:	f1c3 0304 	rsb	r3, r3, #4
 800c9c6:	b29a      	uxth	r2, r3
 800c9c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c9cc:	82fb      	strh	r3, [r7, #22]
 800c9ce:	4613      	mov	r3, r2
 800c9d0:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c9d2:	8afa      	ldrh	r2, [r7, #22]
 800c9d4:	8abb      	ldrh	r3, [r7, #20]
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	bf28      	it	cs
 800c9da:	4613      	movcs	r3, r2
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800c9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c9f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9f2:	627a      	str	r2, [r7, #36]	@ 0x24
 800c9f4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800c9f8:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800c9fc:	61fb      	str	r3, [r7, #28]
 800c9fe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca02:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800ca04:	2300      	movs	r3, #0
 800ca06:	76bb      	strb	r3, [r7, #26]
 800ca08:	e00b      	b.n	800ca22 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800ca0a:	7ebb      	ldrb	r3, [r7, #26]
 800ca0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca0e:	4413      	add	r3, r2
 800ca10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca12:	b2d2      	uxtb	r2, r2
 800ca14:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800ca16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca18:	0a1b      	lsrs	r3, r3, #8
 800ca1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800ca1c:	7ebb      	ldrb	r3, [r7, #26]
 800ca1e:	3301      	adds	r3, #1
 800ca20:	76bb      	strb	r3, [r7, #26]
 800ca22:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800ca26:	7ebb      	ldrb	r3, [r7, #26]
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	d8ee      	bhi.n	800ca0a <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	767b      	strb	r3, [r7, #25]
 800ca30:	e00b      	b.n	800ca4a <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800ca32:	7e7b      	ldrb	r3, [r7, #25]
 800ca34:	69fa      	ldr	r2, [r7, #28]
 800ca36:	4413      	add	r3, r2
 800ca38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca3a:	b2d2      	uxtb	r2, r2
 800ca3c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800ca3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca40:	0a1b      	lsrs	r3, r3, #8
 800ca42:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800ca44:	7e7b      	ldrb	r3, [r7, #25]
 800ca46:	3301      	adds	r3, #1
 800ca48:	767b      	strb	r3, [r7, #25]
 800ca4a:	7efa      	ldrb	r2, [r7, #27]
 800ca4c:	7e7b      	ldrb	r3, [r7, #25]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d8ef      	bhi.n	800ca32 <ff_push_n+0x190>
}
 800ca52:	bf00      	nop
          wrap_bytes -= remrem;
 800ca54:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ca5e:	1ad3      	subs	r3, r2, r3
 800ca60:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca6c:	4413      	add	r3, r2
 800ca6e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca70:	e002      	b.n	800ca78 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800ca78:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d006      	beq.n	800ca8e <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800ca80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca84:	461a      	mov	r2, r3
 800ca86:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ca88:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800ca8a:	f7ff fea2 	bl	800c7d2 <ff_push_fixed_addr_rw32>
      break;
 800ca8e:	bf00      	nop
  }
}
 800ca90:	bf00      	nop
 800ca92:	3748      	adds	r7, #72	@ 0x48
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}

0800ca98 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b092      	sub	sp, #72	@ 0x48
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	60f8      	str	r0, [r7, #12]
 800caa0:	60b9      	str	r1, [r7, #8]
 800caa2:	4611      	mov	r1, r2
 800caa4:	461a      	mov	r2, r3
 800caa6:	460b      	mov	r3, r1
 800caa8:	80fb      	strh	r3, [r7, #6]
 800caaa:	4613      	mov	r3, r2
 800caac:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	889a      	ldrh	r2, [r3, #4]
 800cab2:	88bb      	ldrh	r3, [r7, #4]
 800cab4:	1ad3      	subs	r3, r2, r3
 800cab6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800cab8:	88fa      	ldrh	r2, [r7, #6]
 800caba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cabc:	1ad3      	subs	r3, r2, r3
 800cabe:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	88db      	ldrh	r3, [r3, #6]
 800cac4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cac8:	b29b      	uxth	r3, r3
 800caca:	461a      	mov	r2, r3
 800cacc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cace:	fb13 f302 	smulbb	r3, r3, r2
 800cad2:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	88db      	ldrh	r3, [r3, #6]
 800cad8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cadc:	b29b      	uxth	r3, r3
 800cade:	461a      	mov	r2, r3
 800cae0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cae2:	fb13 f302 	smulbb	r3, r3, r2
 800cae6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	88ba      	ldrh	r2, [r7, #4]
 800caf0:	68f9      	ldr	r1, [r7, #12]
 800caf2:	88c9      	ldrh	r1, [r1, #6]
 800caf4:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800caf8:	b289      	uxth	r1, r1
 800cafa:	fb01 f202 	mul.w	r2, r1, r2
 800cafe:	4413      	add	r3, r2
 800cb00:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800cb02:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d002      	beq.n	800cb10 <ff_pull_n+0x78>
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d023      	beq.n	800cb56 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800cb0e:	e0c7      	b.n	800cca0 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800cb10:	88fa      	ldrh	r2, [r7, #6]
 800cb12:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cb14:	429a      	cmp	r2, r3
 800cb16:	d80d      	bhi.n	800cb34 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800cb18:	88fb      	ldrh	r3, [r7, #6]
 800cb1a:	68fa      	ldr	r2, [r7, #12]
 800cb1c:	88d2      	ldrh	r2, [r2, #6]
 800cb1e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cb22:	b292      	uxth	r2, r2
 800cb24:	fb02 f303 	mul.w	r3, r2, r3
 800cb28:	461a      	mov	r2, r3
 800cb2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb2c:	68b8      	ldr	r0, [r7, #8]
 800cb2e:	f005 ff58 	bl	80129e2 <memcpy>
      break;
 800cb32:	e0b5      	b.n	800cca0 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800cb34:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb36:	461a      	mov	r2, r3
 800cb38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb3a:	68b8      	ldr	r0, [r7, #8]
 800cb3c:	f005 ff51 	bl	80129e2 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800cb40:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb42:	68ba      	ldr	r2, [r7, #8]
 800cb44:	18d0      	adds	r0, r2, r3
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cb4e:	4619      	mov	r1, r3
 800cb50:	f005 ff47 	bl	80129e2 <memcpy>
      break;
 800cb54:	e0a4      	b.n	800cca0 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800cb5a:	88fa      	ldrh	r2, [r7, #6]
 800cb5c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d80f      	bhi.n	800cb82 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	88db      	ldrh	r3, [r3, #6]
 800cb66:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	88fb      	ldrh	r3, [r7, #6]
 800cb70:	fb13 f302 	smulbb	r3, r3, r2
 800cb74:	b29b      	uxth	r3, r3
 800cb76:	461a      	mov	r2, r3
 800cb78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb7a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb7c:	f7ff fe60 	bl	800c840 <ff_pull_fixed_addr_rw32>
      break;
 800cb80:	e08d      	b.n	800cc9e <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800cb82:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb84:	f023 0303 	bic.w	r3, r3, #3
 800cb88:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800cb8a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb90:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb92:	f7ff fe55 	bl	800c840 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800cb96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cb98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb9a:	4413      	add	r3, r2
 800cb9c:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800cb9e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	f003 0303 	and.w	r3, r3, #3
 800cba6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800cbaa:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d067      	beq.n	800cc82 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800cbb2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800cbb6:	b29b      	uxth	r3, r3
 800cbb8:	f1c3 0304 	rsb	r3, r3, #4
 800cbbc:	b29a      	uxth	r2, r3
 800cbbe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cbc2:	827b      	strh	r3, [r7, #18]
 800cbc4:	4613      	mov	r3, r2
 800cbc6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800cbc8:	8a7a      	ldrh	r2, [r7, #18]
 800cbca:	8a3b      	ldrh	r3, [r7, #16]
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	bf28      	it	cs
 800cbd0:	4613      	movcs	r3, r2
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cbde:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cbe0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800cbe4:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800cbe8:	623b      	str	r3, [r7, #32]
 800cbea:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cbee:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	75bb      	strb	r3, [r7, #22]
 800cbfc:	e010      	b.n	800cc20 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800cbfe:	7dbb      	ldrb	r3, [r7, #22]
 800cc00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc02:	4413      	add	r3, r2
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	461a      	mov	r2, r3
 800cc08:	7dfb      	ldrb	r3, [r7, #23]
 800cc0a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc0e:	69ba      	ldr	r2, [r7, #24]
 800cc10:	4313      	orrs	r3, r2
 800cc12:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800cc14:	7dfb      	ldrb	r3, [r7, #23]
 800cc16:	3308      	adds	r3, #8
 800cc18:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800cc1a:	7dbb      	ldrb	r3, [r7, #22]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	75bb      	strb	r3, [r7, #22]
 800cc20:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cc24:	7dbb      	ldrb	r3, [r7, #22]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d8e9      	bhi.n	800cbfe <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	757b      	strb	r3, [r7, #21]
 800cc2e:	e010      	b.n	800cc52 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800cc30:	7d7b      	ldrb	r3, [r7, #21]
 800cc32:	6a3a      	ldr	r2, [r7, #32]
 800cc34:	4413      	add	r3, r2
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	461a      	mov	r2, r3
 800cc3a:	7dfb      	ldrb	r3, [r7, #23]
 800cc3c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc40:	69ba      	ldr	r2, [r7, #24]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800cc46:	7dfb      	ldrb	r3, [r7, #23]
 800cc48:	3308      	adds	r3, #8
 800cc4a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800cc4c:	7d7b      	ldrb	r3, [r7, #21]
 800cc4e:	3301      	adds	r3, #1
 800cc50:	757b      	strb	r3, [r7, #21]
 800cc52:	7ffa      	ldrb	r2, [r7, #31]
 800cc54:	7d7b      	ldrb	r3, [r7, #21]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d8ea      	bhi.n	800cc30 <ff_pull_n+0x198>
  return result;
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800cc5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc62:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800cc64:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cc68:	b29b      	uxth	r3, r3
 800cc6a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cc6e:	1ad3      	subs	r3, r2, r3
 800cc70:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cc7c:	4413      	add	r3, r2
 800cc7e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc80:	e002      	b.n	800cc88 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800cc88:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d006      	beq.n	800cc9e <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800cc90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc94:	461a      	mov	r2, r3
 800cc96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc98:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cc9a:	f7ff fdd1 	bl	800c840 <ff_pull_fixed_addr_rw32>
      break;
 800cc9e:	bf00      	nop
  }
}
 800cca0:	bf00      	nop
 800cca2:	3748      	adds	r7, #72	@ 0x48
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b08c      	sub	sp, #48	@ 0x30
 800ccac:	af02      	add	r7, sp, #8
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	4611      	mov	r1, r2
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	80fb      	strh	r3, [r7, #6]
 800ccba:	4613      	mov	r3, r2
 800ccbc:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	889b      	ldrh	r3, [r3, #4]
 800ccc2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ccc4:	88bb      	ldrh	r3, [r7, #4]
 800ccc6:	843b      	strh	r3, [r7, #32]
 800ccc8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ccca:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800cccc:	8c3a      	ldrh	r2, [r7, #32]
 800ccce:	8bfb      	ldrh	r3, [r7, #30]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d304      	bcc.n	800ccde <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800ccd4:	8c3a      	ldrh	r2, [r7, #32]
 800ccd6:	8bfb      	ldrh	r3, [r7, #30]
 800ccd8:	1ad3      	subs	r3, r2, r3
 800ccda:	b29b      	uxth	r3, r3
 800ccdc:	e008      	b.n	800ccf0 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ccde:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cce0:	005b      	lsls	r3, r3, #1
 800cce2:	b29a      	uxth	r2, r3
 800cce4:	8c39      	ldrh	r1, [r7, #32]
 800cce6:	8bfb      	ldrh	r3, [r7, #30]
 800cce8:	1acb      	subs	r3, r1, r3
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	4413      	add	r3, r2
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800ccf2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d101      	bne.n	800ccfc <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	e041      	b.n	800cd80 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	889b      	ldrh	r3, [r3, #4]
 800cd00:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800cd02:	429a      	cmp	r2, r3
 800cd04:	d91b      	bls.n	800cd3e <tu_fifo_peek_n_access_mode+0x96>
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	61bb      	str	r3, [r7, #24]
 800cd0a:	88bb      	ldrh	r3, [r7, #4]
 800cd0c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800cd0e:	69bb      	ldr	r3, [r7, #24]
 800cd10:	889b      	ldrh	r3, [r3, #4]
 800cd12:	8afa      	ldrh	r2, [r7, #22]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d305      	bcc.n	800cd24 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800cd18:	69bb      	ldr	r3, [r7, #24]
 800cd1a:	889b      	ldrh	r3, [r3, #4]
 800cd1c:	8afa      	ldrh	r2, [r7, #22]
 800cd1e:	1ad3      	subs	r3, r2, r3
 800cd20:	82bb      	strh	r3, [r7, #20]
 800cd22:	e004      	b.n	800cd2e <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800cd24:	69bb      	ldr	r3, [r7, #24]
 800cd26:	889a      	ldrh	r2, [r3, #4]
 800cd28:	8afb      	ldrh	r3, [r7, #22]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800cd2e:	69bb      	ldr	r3, [r7, #24]
 800cd30:	8aba      	ldrh	r2, [r7, #20]
 800cd32:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800cd34:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800cd36:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	889b      	ldrh	r3, [r3, #4]
 800cd3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800cd3e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800cd40:	88fb      	ldrh	r3, [r7, #6]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d201      	bcs.n	800cd4a <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800cd46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cd48:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	889b      	ldrh	r3, [r3, #4]
 800cd4e:	827b      	strh	r3, [r7, #18]
 800cd50:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cd52:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cd54:	e003      	b.n	800cd5e <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800cd56:	8a3a      	ldrh	r2, [r7, #16]
 800cd58:	8a7b      	ldrh	r3, [r7, #18]
 800cd5a:	1ad3      	subs	r3, r2, r3
 800cd5c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cd5e:	8a7a      	ldrh	r2, [r7, #18]
 800cd60:	8a3b      	ldrh	r3, [r7, #16]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d9f7      	bls.n	800cd56 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800cd66:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cd68:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800cd6a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800cd6c:	88fa      	ldrh	r2, [r7, #6]
 800cd6e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800cd72:	9300      	str	r3, [sp, #0]
 800cd74:	460b      	mov	r3, r1
 800cd76:	68b9      	ldr	r1, [r7, #8]
 800cd78:	68f8      	ldr	r0, [r7, #12]
 800cd7a:	f7ff fe8d 	bl	800ca98 <ff_pull_n>

  return n;
 800cd7e:	88fb      	ldrh	r3, [r7, #6]
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3728      	adds	r7, #40	@ 0x28
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b08a      	sub	sp, #40	@ 0x28
 800cd8c:	af02      	add	r7, sp, #8
 800cd8e:	60f8      	str	r0, [r7, #12]
 800cd90:	60b9      	str	r1, [r7, #8]
 800cd92:	4611      	mov	r1, r2
 800cd94:	461a      	mov	r2, r3
 800cd96:	460b      	mov	r3, r1
 800cd98:	80fb      	strh	r3, [r7, #6]
 800cd9a:	4613      	mov	r3, r2
 800cd9c:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	891b      	ldrh	r3, [r3, #8]
 800cda2:	b298      	uxth	r0, r3
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	895b      	ldrh	r3, [r3, #10]
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	88f9      	ldrh	r1, [r7, #6]
 800cdac:	797a      	ldrb	r2, [r7, #5]
 800cdae:	9201      	str	r2, [sp, #4]
 800cdb0:	9300      	str	r3, [sp, #0]
 800cdb2:	4603      	mov	r3, r0
 800cdb4:	460a      	mov	r2, r1
 800cdb6:	68b9      	ldr	r1, [r7, #8]
 800cdb8:	68f8      	ldr	r0, [r7, #12]
 800cdba:	f7ff ff75 	bl	800cca8 <tu_fifo_peek_n_access_mode>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	889a      	ldrh	r2, [r3, #4]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	895b      	ldrh	r3, [r3, #10]
 800cdca:	b29b      	uxth	r3, r3
 800cdcc:	83fa      	strh	r2, [r7, #30]
 800cdce:	83bb      	strh	r3, [r7, #28]
 800cdd0:	88fb      	ldrh	r3, [r7, #6]
 800cdd2:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cdd4:	8bba      	ldrh	r2, [r7, #28]
 800cdd6:	8b7b      	ldrh	r3, [r7, #26]
 800cdd8:	4413      	add	r3, r2
 800cdda:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cddc:	8bba      	ldrh	r2, [r7, #28]
 800cdde:	8b3b      	ldrh	r3, [r7, #24]
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d804      	bhi.n	800cdee <tu_fifo_read_n_access_mode+0x66>
 800cde4:	8b3a      	ldrh	r2, [r7, #24]
 800cde6:	8bfb      	ldrh	r3, [r7, #30]
 800cde8:	005b      	lsls	r3, r3, #1
 800cdea:	429a      	cmp	r2, r3
 800cdec:	db08      	blt.n	800ce00 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cdee:	8bfb      	ldrh	r3, [r7, #30]
 800cdf0:	005b      	lsls	r3, r3, #1
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	425b      	negs	r3, r3
 800cdf6:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cdf8:	8b3a      	ldrh	r2, [r7, #24]
 800cdfa:	8afb      	ldrh	r3, [r7, #22]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800ce00:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800ce06:	88fb      	ldrh	r3, [r7, #6]
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3720      	adds	r7, #32
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}

0800ce10 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b096      	sub	sp, #88	@ 0x58
 800ce14:	af02      	add	r7, sp, #8
 800ce16:	60f8      	str	r0, [r7, #12]
 800ce18:	60b9      	str	r1, [r7, #8]
 800ce1a:	4611      	mov	r1, r2
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	460b      	mov	r3, r1
 800ce20:	80fb      	strh	r3, [r7, #6]
 800ce22:	4613      	mov	r3, r2
 800ce24:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800ce26:	88fb      	ldrh	r3, [r7, #6]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	e0fb      	b.n	800d028 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	891b      	ldrh	r3, [r3, #8]
 800ce34:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	895b      	ldrh	r3, [r3, #10]
 800ce3c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	79db      	ldrb	r3, [r3, #7]
 800ce48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	f083 0301 	eor.w	r3, r3, #1
 800ce52:	b2db      	uxtb	r3, r3
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d03a      	beq.n	800cece <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	889b      	ldrh	r3, [r3, #4]
 800ce5c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800ce5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ce62:	873b      	strh	r3, [r7, #56]	@ 0x38
 800ce64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ce68:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ce6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ce6c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ce6e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800ce70:	867b      	strh	r3, [r7, #50]	@ 0x32
 800ce72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce74:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800ce76:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ce78:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d304      	bcc.n	800ce88 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800ce7e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ce80:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce82:	1ad3      	subs	r3, r2, r3
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	e008      	b.n	800ce9a <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ce88:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ce8a:	005b      	lsls	r3, r3, #1
 800ce8c:	b29a      	uxth	r2, r3
 800ce8e:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800ce90:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ce92:	1acb      	subs	r3, r1, r3
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	4413      	add	r3, r2
 800ce98:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800ce9a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800ce9c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ce9e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d904      	bls.n	800ceae <tu_fifo_write_n_access_mode+0x9e>
 800cea4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800cea6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cea8:	1ad3      	subs	r3, r2, r3
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	e000      	b.n	800ceb0 <tu_fifo_write_n_access_mode+0xa0>
 800ceae:	2300      	movs	r3, #0
 800ceb0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800ceb4:	88fb      	ldrh	r3, [r7, #6]
 800ceb6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ceb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cebc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800cebe:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800cec0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cec2:	4293      	cmp	r3, r2
 800cec4:	bf28      	it	cs
 800cec6:	4613      	movcs	r3, r2
 800cec8:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800ceca:	80fb      	strh	r3, [r7, #6]
 800cecc:	e06b      	b.n	800cfa6 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	889b      	ldrh	r3, [r3, #4]
 800ced2:	88fa      	ldrh	r2, [r7, #6]
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d319      	bcc.n	800cf0c <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800ced8:	797b      	ldrb	r3, [r7, #5]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d10e      	bne.n	800cefc <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800cede:	88fb      	ldrh	r3, [r7, #6]
 800cee0:	68fa      	ldr	r2, [r7, #12]
 800cee2:	8892      	ldrh	r2, [r2, #4]
 800cee4:	1a9b      	subs	r3, r3, r2
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	88d2      	ldrh	r2, [r2, #6]
 800ceea:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ceee:	b292      	uxth	r2, r2
 800cef0:	fb02 f303 	mul.w	r3, r2, r3
 800cef4:	461a      	mov	r2, r3
 800cef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cef8:	4413      	add	r3, r2
 800cefa:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	889b      	ldrh	r3, [r3, #4]
 800cf00:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800cf02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf06:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cf0a:	e04c      	b.n	800cfa6 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	889b      	ldrh	r3, [r3, #4]
 800cf10:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cf12:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cf16:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cf18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf1c:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800cf1e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cf20:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d304      	bcc.n	800cf30 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800cf26:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cf28:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	e008      	b.n	800cf42 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cf30:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cf32:	005b      	lsls	r3, r3, #1
 800cf34:	b29a      	uxth	r2, r3
 800cf36:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800cf38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf3a:	1acb      	subs	r3, r1, r3
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	4413      	add	r3, r2
 800cf40:	b29b      	uxth	r3, r3
 800cf42:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800cf46:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800cf4a:	88fb      	ldrh	r3, [r7, #6]
 800cf4c:	441a      	add	r2, r3
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	889b      	ldrh	r3, [r3, #4]
 800cf52:	005b      	lsls	r3, r3, #1
 800cf54:	429a      	cmp	r2, r3
 800cf56:	db26      	blt.n	800cfa6 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	8899      	ldrh	r1, [r3, #4]
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	889a      	ldrh	r2, [r3, #4]
 800cf60:	88fb      	ldrh	r3, [r7, #6]
 800cf62:	1ad3      	subs	r3, r2, r3
 800cf64:	b29a      	uxth	r2, r3
 800cf66:	460b      	mov	r3, r1
 800cf68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cf6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf6e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cf70:	4613      	mov	r3, r2
 800cf72:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cf74:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cf76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cf78:	4413      	add	r3, r2
 800cf7a:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cf7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cf7e:	8c3b      	ldrh	r3, [r7, #32]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d804      	bhi.n	800cf8e <tu_fifo_write_n_access_mode+0x17e>
 800cf84:	8c3a      	ldrh	r2, [r7, #32]
 800cf86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cf88:	005b      	lsls	r3, r3, #1
 800cf8a:	429a      	cmp	r2, r3
 800cf8c:	db08      	blt.n	800cfa0 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cf8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cf90:	005b      	lsls	r3, r3, #1
 800cf92:	b29b      	uxth	r3, r3
 800cf94:	425b      	negs	r3, r3
 800cf96:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cf98:	8c3a      	ldrh	r2, [r7, #32]
 800cf9a:	8bfb      	ldrh	r3, [r7, #30]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800cfa0:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cfa2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800cfa6:	88fb      	ldrh	r3, [r7, #6]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d03c      	beq.n	800d026 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	889b      	ldrh	r3, [r3, #4]
 800cfb0:	827b      	strh	r3, [r7, #18]
 800cfb2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cfb6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cfb8:	e003      	b.n	800cfc2 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800cfba:	8a3a      	ldrh	r2, [r7, #16]
 800cfbc:	8a7b      	ldrh	r3, [r7, #18]
 800cfbe:	1ad3      	subs	r3, r2, r3
 800cfc0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cfc2:	8a7a      	ldrh	r2, [r7, #18]
 800cfc4:	8a3b      	ldrh	r3, [r7, #16]
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d9f7      	bls.n	800cfba <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800cfca:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cfcc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800cfd0:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800cfd4:	88fa      	ldrh	r2, [r7, #6]
 800cfd6:	797b      	ldrb	r3, [r7, #5]
 800cfd8:	9300      	str	r3, [sp, #0]
 800cfda:	460b      	mov	r3, r1
 800cfdc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800cfde:	68f8      	ldr	r0, [r7, #12]
 800cfe0:	f7ff fc5f 	bl	800c8a2 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	889b      	ldrh	r3, [r3, #4]
 800cfe8:	83bb      	strh	r3, [r7, #28]
 800cfea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cfee:	837b      	strh	r3, [r7, #26]
 800cff0:	88fb      	ldrh	r3, [r7, #6]
 800cff2:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cff4:	8b7a      	ldrh	r2, [r7, #26]
 800cff6:	8b3b      	ldrh	r3, [r7, #24]
 800cff8:	4413      	add	r3, r2
 800cffa:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cffc:	8b7a      	ldrh	r2, [r7, #26]
 800cffe:	8afb      	ldrh	r3, [r7, #22]
 800d000:	429a      	cmp	r2, r3
 800d002:	d804      	bhi.n	800d00e <tu_fifo_write_n_access_mode+0x1fe>
 800d004:	8afa      	ldrh	r2, [r7, #22]
 800d006:	8bbb      	ldrh	r3, [r7, #28]
 800d008:	005b      	lsls	r3, r3, #1
 800d00a:	429a      	cmp	r2, r3
 800d00c:	db08      	blt.n	800d020 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d00e:	8bbb      	ldrh	r3, [r7, #28]
 800d010:	005b      	lsls	r3, r3, #1
 800d012:	b29b      	uxth	r3, r3
 800d014:	425b      	negs	r3, r3
 800d016:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d018:	8afa      	ldrh	r2, [r7, #22]
 800d01a:	8abb      	ldrh	r3, [r7, #20]
 800d01c:	4413      	add	r3, r2
 800d01e:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800d020:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800d026:	88fb      	ldrh	r3, [r7, #6]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3750      	adds	r7, #80	@ 0x50
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800d030:	b580      	push	{r7, lr}
 800d032:	b08a      	sub	sp, #40	@ 0x28
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	60b9      	str	r1, [r7, #8]
 800d03a:	4611      	mov	r1, r2
 800d03c:	461a      	mov	r2, r3
 800d03e:	460b      	mov	r3, r1
 800d040:	80fb      	strh	r3, [r7, #6]
 800d042:	4613      	mov	r3, r2
 800d044:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	889b      	ldrh	r3, [r3, #4]
 800d04a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d04c:	88fb      	ldrh	r3, [r7, #6]
 800d04e:	843b      	strh	r3, [r7, #32]
 800d050:	88bb      	ldrh	r3, [r7, #4]
 800d052:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800d054:	8c3a      	ldrh	r2, [r7, #32]
 800d056:	8bfb      	ldrh	r3, [r7, #30]
 800d058:	429a      	cmp	r2, r3
 800d05a:	d304      	bcc.n	800d066 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800d05c:	8c3a      	ldrh	r2, [r7, #32]
 800d05e:	8bfb      	ldrh	r3, [r7, #30]
 800d060:	1ad3      	subs	r3, r2, r3
 800d062:	b29b      	uxth	r3, r3
 800d064:	e008      	b.n	800d078 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d066:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d068:	005b      	lsls	r3, r3, #1
 800d06a:	b29a      	uxth	r2, r3
 800d06c:	8c39      	ldrh	r1, [r7, #32]
 800d06e:	8bfb      	ldrh	r3, [r7, #30]
 800d070:	1acb      	subs	r3, r1, r3
 800d072:	b29b      	uxth	r3, r3
 800d074:	4413      	add	r3, r2
 800d076:	b29b      	uxth	r3, r3
 800d078:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800d07a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d101      	bne.n	800d084 <ff_peek_local+0x54>
    return false; // nothing to peek
 800d080:	2300      	movs	r3, #0
 800d082:	e042      	b.n	800d10a <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	889b      	ldrh	r3, [r3, #4]
 800d088:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d918      	bls.n	800d0c0 <ff_peek_local+0x90>
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	61bb      	str	r3, [r7, #24]
 800d092:	88fb      	ldrh	r3, [r7, #6]
 800d094:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800d096:	69bb      	ldr	r3, [r7, #24]
 800d098:	889b      	ldrh	r3, [r3, #4]
 800d09a:	8afa      	ldrh	r2, [r7, #22]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d305      	bcc.n	800d0ac <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800d0a0:	69bb      	ldr	r3, [r7, #24]
 800d0a2:	889b      	ldrh	r3, [r3, #4]
 800d0a4:	8afa      	ldrh	r2, [r7, #22]
 800d0a6:	1ad3      	subs	r3, r2, r3
 800d0a8:	82bb      	strh	r3, [r7, #20]
 800d0aa:	e004      	b.n	800d0b6 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800d0ac:	69bb      	ldr	r3, [r7, #24]
 800d0ae:	889a      	ldrh	r2, [r3, #4]
 800d0b0:	8afb      	ldrh	r3, [r7, #22]
 800d0b2:	4413      	add	r3, r2
 800d0b4:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	8aba      	ldrh	r2, [r7, #20]
 800d0ba:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800d0bc:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800d0be:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	889b      	ldrh	r3, [r3, #4]
 800d0c4:	827b      	strh	r3, [r7, #18]
 800d0c6:	88bb      	ldrh	r3, [r7, #4]
 800d0c8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800d0ca:	e003      	b.n	800d0d4 <ff_peek_local+0xa4>
    idx -= depth;
 800d0cc:	8a3a      	ldrh	r2, [r7, #16]
 800d0ce:	8a7b      	ldrh	r3, [r7, #18]
 800d0d0:	1ad3      	subs	r3, r2, r3
 800d0d2:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800d0d4:	8a7a      	ldrh	r2, [r7, #18]
 800d0d6:	8a3b      	ldrh	r3, [r7, #16]
 800d0d8:	429a      	cmp	r2, r3
 800d0da:	d9f7      	bls.n	800d0cc <ff_peek_local+0x9c>
  return idx;
 800d0dc:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d0de:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d0e6:	68f9      	ldr	r1, [r7, #12]
 800d0e8:	88c9      	ldrh	r1, [r1, #6]
 800d0ea:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800d0ee:	b289      	uxth	r1, r1
 800d0f0:	fb01 f202 	mul.w	r2, r1, r2
 800d0f4:	1899      	adds	r1, r3, r2
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	88db      	ldrh	r3, [r3, #6]
 800d0fa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d0fe:	b29b      	uxth	r3, r3
 800d100:	461a      	mov	r2, r3
 800d102:	68b8      	ldr	r0, [r7, #8]
 800d104:	f005 fc6d 	bl	80129e2 <memcpy>

  return true;
 800d108:	2301      	movs	r3, #1
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3728      	adds	r7, #40	@ 0x28
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}

0800d112 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800d112:	b580      	push	{r7, lr}
 800d114:	b086      	sub	sp, #24
 800d116:	af00      	add	r7, sp, #0
 800d118:	6078      	str	r0, [r7, #4]
 800d11a:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	891b      	ldrh	r3, [r3, #8]
 800d120:	b29a      	uxth	r2, r3
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	895b      	ldrh	r3, [r3, #10]
 800d126:	b29b      	uxth	r3, r3
 800d128:	6839      	ldr	r1, [r7, #0]
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f7ff ff80 	bl	800d030 <ff_peek_local>
 800d130:	4603      	mov	r3, r0
 800d132:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800d134:	7dfb      	ldrb	r3, [r7, #23]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d021      	beq.n	800d17e <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	889a      	ldrh	r2, [r3, #4]
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	895b      	ldrh	r3, [r3, #10]
 800d142:	b29b      	uxth	r3, r3
 800d144:	82ba      	strh	r2, [r7, #20]
 800d146:	827b      	strh	r3, [r7, #18]
 800d148:	2301      	movs	r3, #1
 800d14a:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800d14c:	8a7a      	ldrh	r2, [r7, #18]
 800d14e:	8a3b      	ldrh	r3, [r7, #16]
 800d150:	4413      	add	r3, r2
 800d152:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800d154:	8a7a      	ldrh	r2, [r7, #18]
 800d156:	89fb      	ldrh	r3, [r7, #14]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d804      	bhi.n	800d166 <tu_fifo_read+0x54>
 800d15c:	89fa      	ldrh	r2, [r7, #14]
 800d15e:	8abb      	ldrh	r3, [r7, #20]
 800d160:	005b      	lsls	r3, r3, #1
 800d162:	429a      	cmp	r2, r3
 800d164:	db08      	blt.n	800d178 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d166:	8abb      	ldrh	r3, [r7, #20]
 800d168:	005b      	lsls	r3, r3, #1
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	425b      	negs	r3, r3
 800d16e:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d170:	89fa      	ldrh	r2, [r7, #14]
 800d172:	89bb      	ldrh	r3, [r7, #12]
 800d174:	4413      	add	r3, r2
 800d176:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800d178:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800d17e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d180:	4618      	mov	r0, r3
 800d182:	3718      	adds	r7, #24
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800d188:	b580      	push	{r7, lr}
 800d18a:	b08a      	sub	sp, #40	@ 0x28
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	891b      	ldrh	r3, [r3, #8]
 800d196:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800d19c:	69fb      	ldr	r3, [r7, #28]
 800d19e:	8899      	ldrh	r1, [r3, #4]
 800d1a0:	69fb      	ldr	r3, [r7, #28]
 800d1a2:	891b      	ldrh	r3, [r3, #8]
 800d1a4:	b29a      	uxth	r2, r3
 800d1a6:	69fb      	ldr	r3, [r7, #28]
 800d1a8:	895b      	ldrh	r3, [r3, #10]
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	8379      	strh	r1, [r7, #26]
 800d1ae:	833a      	strh	r2, [r7, #24]
 800d1b0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800d1b2:	8b3a      	ldrh	r2, [r7, #24]
 800d1b4:	8afb      	ldrh	r3, [r7, #22]
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d304      	bcc.n	800d1c4 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800d1ba:	8b3a      	ldrh	r2, [r7, #24]
 800d1bc:	8afb      	ldrh	r3, [r7, #22]
 800d1be:	1ad3      	subs	r3, r2, r3
 800d1c0:	b29b      	uxth	r3, r3
 800d1c2:	e008      	b.n	800d1d6 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d1c4:	8b7b      	ldrh	r3, [r7, #26]
 800d1c6:	005b      	lsls	r3, r3, #1
 800d1c8:	b29a      	uxth	r2, r3
 800d1ca:	8b39      	ldrh	r1, [r7, #24]
 800d1cc:	8afb      	ldrh	r3, [r7, #22]
 800d1ce:	1acb      	subs	r3, r1, r3
 800d1d0:	b29b      	uxth	r3, r3
 800d1d2:	4413      	add	r3, r2
 800d1d4:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800d1d6:	69fa      	ldr	r2, [r7, #28]
 800d1d8:	8892      	ldrh	r2, [r2, #4]
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	bf2c      	ite	cs
 800d1de:	2301      	movcs	r3, #1
 800d1e0:	2300      	movcc	r3, #0
 800d1e2:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d00d      	beq.n	800d204 <tu_fifo_write+0x7c>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	79db      	ldrb	r3, [r3, #7]
 800d1ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800d1f0:	b2db      	uxtb	r3, r3
 800d1f2:	f083 0301 	eor.w	r3, r3, #1
 800d1f6:	b2db      	uxtb	r3, r3
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d003      	beq.n	800d204 <tu_fifo_write+0x7c>
    ret = false;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d202:	e046      	b.n	800d292 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	889b      	ldrh	r3, [r3, #4]
 800d208:	817b      	strh	r3, [r7, #10]
 800d20a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d20c:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d20e:	e003      	b.n	800d218 <tu_fifo_write+0x90>
    idx -= depth;
 800d210:	893a      	ldrh	r2, [r7, #8]
 800d212:	897b      	ldrh	r3, [r7, #10]
 800d214:	1ad3      	subs	r3, r2, r3
 800d216:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d218:	897a      	ldrh	r2, [r7, #10]
 800d21a:	893b      	ldrh	r3, [r7, #8]
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d9f7      	bls.n	800d210 <tu_fifo_write+0x88>
  return idx;
 800d220:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d222:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d22a:	6879      	ldr	r1, [r7, #4]
 800d22c:	88c9      	ldrh	r1, [r1, #6]
 800d22e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800d232:	b289      	uxth	r1, r1
 800d234:	fb01 f202 	mul.w	r2, r1, r2
 800d238:	1898      	adds	r0, r3, r2
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	88db      	ldrh	r3, [r3, #6]
 800d23e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d242:	b29b      	uxth	r3, r3
 800d244:	461a      	mov	r2, r3
 800d246:	6839      	ldr	r1, [r7, #0]
 800d248:	f005 fbcb 	bl	80129e2 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	889b      	ldrh	r3, [r3, #4]
 800d250:	82bb      	strh	r3, [r7, #20]
 800d252:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d254:	827b      	strh	r3, [r7, #18]
 800d256:	2301      	movs	r3, #1
 800d258:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800d25a:	8a7a      	ldrh	r2, [r7, #18]
 800d25c:	8a3b      	ldrh	r3, [r7, #16]
 800d25e:	4413      	add	r3, r2
 800d260:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800d262:	8a7a      	ldrh	r2, [r7, #18]
 800d264:	89fb      	ldrh	r3, [r7, #14]
 800d266:	429a      	cmp	r2, r3
 800d268:	d804      	bhi.n	800d274 <tu_fifo_write+0xec>
 800d26a:	89fa      	ldrh	r2, [r7, #14]
 800d26c:	8abb      	ldrh	r3, [r7, #20]
 800d26e:	005b      	lsls	r3, r3, #1
 800d270:	429a      	cmp	r2, r3
 800d272:	db08      	blt.n	800d286 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d274:	8abb      	ldrh	r3, [r7, #20]
 800d276:	005b      	lsls	r3, r3, #1
 800d278:	b29b      	uxth	r3, r3
 800d27a:	425b      	negs	r3, r3
 800d27c:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d27e:	89fa      	ldrh	r2, [r7, #14]
 800d280:	89bb      	ldrh	r3, [r7, #12]
 800d282:	4413      	add	r3, r2
 800d284:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800d286:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800d28c:	2301      	movs	r3, #1
 800d28e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800d292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d296:	4618      	mov	r0, r3
 800d298:	3728      	adds	r7, #40	@ 0x28
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}

0800d29e <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800d29e:	b480      	push	{r7}
 800d2a0:	b08b      	sub	sp, #44	@ 0x2c
 800d2a2:	af00      	add	r7, sp, #0
 800d2a4:	6078      	str	r0, [r7, #4]
 800d2a6:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	891b      	ldrh	r3, [r3, #8]
 800d2ac:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	895b      	ldrh	r3, [r3, #10]
 800d2b2:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	889b      	ldrh	r3, [r3, #4]
 800d2b8:	83bb      	strh	r3, [r7, #28]
 800d2ba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d2bc:	837b      	strh	r3, [r7, #26]
 800d2be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d2c0:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800d2c2:	8b7a      	ldrh	r2, [r7, #26]
 800d2c4:	8b3b      	ldrh	r3, [r7, #24]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d304      	bcc.n	800d2d4 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800d2ca:	8b7a      	ldrh	r2, [r7, #26]
 800d2cc:	8b3b      	ldrh	r3, [r7, #24]
 800d2ce:	1ad3      	subs	r3, r2, r3
 800d2d0:	b29b      	uxth	r3, r3
 800d2d2:	e008      	b.n	800d2e6 <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d2d4:	8bbb      	ldrh	r3, [r7, #28]
 800d2d6:	005b      	lsls	r3, r3, #1
 800d2d8:	b29a      	uxth	r2, r3
 800d2da:	8b79      	ldrh	r1, [r7, #26]
 800d2dc:	8b3b      	ldrh	r3, [r7, #24]
 800d2de:	1acb      	subs	r3, r1, r3
 800d2e0:	b29b      	uxth	r3, r3
 800d2e2:	4413      	add	r3, r2
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	889b      	ldrh	r3, [r3, #4]
 800d2ec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d2ee:	429a      	cmp	r2, r3
 800d2f0:	d91b      	bls.n	800d32a <tu_fifo_get_read_info+0x8c>
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	617b      	str	r3, [r7, #20]
 800d2f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d2f8:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	889b      	ldrh	r3, [r3, #4]
 800d2fe:	8a7a      	ldrh	r2, [r7, #18]
 800d300:	429a      	cmp	r2, r3
 800d302:	d305      	bcc.n	800d310 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	889b      	ldrh	r3, [r3, #4]
 800d308:	8a7a      	ldrh	r2, [r7, #18]
 800d30a:	1ad3      	subs	r3, r2, r3
 800d30c:	823b      	strh	r3, [r7, #16]
 800d30e:	e004      	b.n	800d31a <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	889a      	ldrh	r2, [r3, #4]
 800d314:	8a7b      	ldrh	r3, [r7, #18]
 800d316:	4413      	add	r3, r2
 800d318:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	8a3a      	ldrh	r2, [r7, #16]
 800d31e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800d320:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800d322:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	889b      	ldrh	r3, [r3, #4]
 800d328:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800d32a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d10c      	bne.n	800d34a <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	2200      	movs	r2, #0
 800d334:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2200      	movs	r2, #0
 800d33a:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	2200      	movs	r2, #0
 800d340:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	2200      	movs	r2, #0
 800d346:	60da      	str	r2, [r3, #12]
    return;
 800d348:	e045      	b.n	800d3d6 <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	889b      	ldrh	r3, [r3, #4]
 800d34e:	817b      	strh	r3, [r7, #10]
 800d350:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d352:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d354:	e003      	b.n	800d35e <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800d356:	893a      	ldrh	r2, [r7, #8]
 800d358:	897b      	ldrh	r3, [r7, #10]
 800d35a:	1ad3      	subs	r3, r2, r3
 800d35c:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d35e:	897a      	ldrh	r2, [r7, #10]
 800d360:	893b      	ldrh	r3, [r7, #8]
 800d362:	429a      	cmp	r2, r3
 800d364:	d9f7      	bls.n	800d356 <tu_fifo_get_read_info+0xb8>
  return idx;
 800d366:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d368:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	889b      	ldrh	r3, [r3, #4]
 800d36e:	81fb      	strh	r3, [r7, #14]
 800d370:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d372:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d374:	e003      	b.n	800d37e <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800d376:	89ba      	ldrh	r2, [r7, #12]
 800d378:	89fb      	ldrh	r3, [r7, #14]
 800d37a:	1ad3      	subs	r3, r2, r3
 800d37c:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d37e:	89fa      	ldrh	r2, [r7, #14]
 800d380:	89bb      	ldrh	r3, [r7, #12]
 800d382:	429a      	cmp	r2, r3
 800d384:	d9f7      	bls.n	800d376 <tu_fifo_get_read_info+0xd8>
  return idx;
 800d386:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d388:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681a      	ldr	r2, [r3, #0]
 800d38e:	8bfb      	ldrh	r3, [r7, #30]
 800d390:	441a      	add	r2, r3
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800d396:	8c3a      	ldrh	r2, [r7, #32]
 800d398:	8bfb      	ldrh	r3, [r7, #30]
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d909      	bls.n	800d3b2 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d3a2:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800d3aa:	683b      	ldr	r3, [r7, #0]
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	60da      	str	r2, [r3, #12]
 800d3b0:	e011      	b.n	800d3d6 <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	889a      	ldrh	r2, [r3, #4]
 800d3b6:	8bfb      	ldrh	r3, [r7, #30]
 800d3b8:	1ad3      	subs	r3, r2, r3
 800d3ba:	b29a      	uxth	r2, r3
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	881b      	ldrh	r3, [r3, #0]
 800d3c4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d3c6:	1ad3      	subs	r3, r2, r3
 800d3c8:	b29a      	uxth	r2, r3
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681a      	ldr	r2, [r3, #0]
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	60da      	str	r2, [r3, #12]
  }
}
 800d3d6:	372c      	adds	r7, #44	@ 0x2c
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3de:	4770      	bx	lr

0800d3e0 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800d3e0:	b480      	push	{r7}
 800d3e2:	b083      	sub	sp, #12
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	6039      	str	r1, [r7, #0]
 800d3ea:	71fb      	strb	r3, [r7, #7]
 800d3ec:	4613      	mov	r3, r2
 800d3ee:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800d3f0:	bf00      	nop
 800d3f2:	370c      	adds	r7, #12
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fa:	4770      	bx	lr

0800d3fc <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800d404:	bf00      	nop
 800d406:	370c      	adds	r7, #12
 800d408:	46bd      	mov	sp, r7
 800d40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40e:	4770      	bx	lr

0800d410 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800d410:	b480      	push	{r7}
 800d412:	af00      	add	r7, sp, #0
  return NULL;
 800d414:	2300      	movs	r3, #0
}
 800d416:	4618      	mov	r0, r3
 800d418:	46bd      	mov	sp, r7
 800d41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41e:	4770      	bx	lr

0800d420 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800d420:	b480      	push	{r7}
 800d422:	af00      	add	r7, sp, #0
  return NULL;
 800d424:	2300      	movs	r3, #0
}
 800d426:	4618      	mov	r0, r3
 800d428:	46bd      	mov	sp, r7
 800d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42e:	4770      	bx	lr

0800d430 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800d430:	b480      	push	{r7}
 800d432:	b083      	sub	sp, #12
 800d434:	af00      	add	r7, sp, #0
 800d436:	4603      	mov	r3, r0
 800d438:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800d43a:	2300      	movs	r3, #0
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	370c      	adds	r7, #12
 800d440:	46bd      	mov	sp, r7
 800d442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d446:	4770      	bx	lr

0800d448 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800d448:	b480      	push	{r7}
 800d44a:	af00      	add	r7, sp, #0
}
 800d44c:	bf00      	nop
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr

0800d456 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800d456:	b480      	push	{r7}
 800d458:	af00      	add	r7, sp, #0
}
 800d45a:	bf00      	nop
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr

0800d464 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800d464:	b480      	push	{r7}
 800d466:	b083      	sub	sp, #12
 800d468:	af00      	add	r7, sp, #0
 800d46a:	4603      	mov	r3, r0
 800d46c:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800d46e:	bf00      	nop
 800d470:	370c      	adds	r7, #12
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr

0800d47a <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800d47a:	b480      	push	{r7}
 800d47c:	af00      	add	r7, sp, #0
}
 800d47e:	bf00      	nop
 800d480:	46bd      	mov	sp, r7
 800d482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d486:	4770      	bx	lr

0800d488 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800d488:	b480      	push	{r7}
 800d48a:	b083      	sub	sp, #12
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	4603      	mov	r3, r0
 800d490:	603a      	str	r2, [r7, #0]
 800d492:	71fb      	strb	r3, [r7, #7]
 800d494:	460b      	mov	r3, r1
 800d496:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800d498:	2300      	movs	r3, #0
}
 800d49a:	4618      	mov	r0, r3
 800d49c:	370c      	adds	r7, #12
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a4:	4770      	bx	lr

0800d4a6 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800d4a6:	b480      	push	{r7}
 800d4a8:	b083      	sub	sp, #12
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]
 800d4ae:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800d4b0:	2301      	movs	r3, #1
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	370c      	adds	r7, #12
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr

0800d4be <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800d4be:	b480      	push	{r7}
 800d4c0:	b083      	sub	sp, #12
 800d4c2:	af00      	add	r7, sp, #0
 800d4c4:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	701a      	strb	r2, [r3, #0]
  return NULL;
 800d4cc:	2300      	movs	r3, #0
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	370c      	adds	r7, #12
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d8:	4770      	bx	lr
	...

0800d4dc <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800d4dc:	b480      	push	{r7}
 800d4de:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800d4e0:	4b06      	ldr	r3, [pc, #24]	@ (800d4fc <tud_mounted+0x20>)
 800d4e2:	785b      	ldrb	r3, [r3, #1]
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	bf14      	ite	ne
 800d4ea:	2301      	movne	r3, #1
 800d4ec:	2300      	moveq	r3, #0
 800d4ee:	b2db      	uxtb	r3, r3
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f8:	4770      	bx	lr
 800d4fa:	bf00      	nop
 800d4fc:	20009fc8 	.word	0x20009fc8

0800d500 <tud_suspended>:

bool tud_suspended(void) {
 800d500:	b480      	push	{r7}
 800d502:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800d504:	4b07      	ldr	r3, [pc, #28]	@ (800d524 <tud_suspended+0x24>)
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d50c:	b2db      	uxtb	r3, r3
 800d50e:	2b00      	cmp	r3, #0
 800d510:	bf14      	ite	ne
 800d512:	2301      	movne	r3, #1
 800d514:	2300      	moveq	r3, #0
 800d516:	b2db      	uxtb	r3, r3
}
 800d518:	4618      	mov	r0, r3
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	20009fc8 	.word	0x20009fc8

0800d528 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800d528:	b580      	push	{r7, lr}
 800d52a:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800d52c:	4b03      	ldr	r3, [pc, #12]	@ (800d53c <tud_disconnect+0x14>)
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	4618      	mov	r0, r3
 800d532:	f002 fe47 	bl	80101c4 <dcd_disconnect>
  return true;
 800d536:	2301      	movs	r3, #1
}
 800d538:	4618      	mov	r0, r3
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	2000002d 	.word	0x2000002d

0800d540 <tud_connect>:

bool tud_connect(void) {
 800d540:	b580      	push	{r7, lr}
 800d542:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800d544:	4b03      	ldr	r3, [pc, #12]	@ (800d554 <tud_connect+0x14>)
 800d546:	781b      	ldrb	r3, [r3, #0]
 800d548:	4618      	mov	r0, r3
 800d54a:	f002 fe19 	bl	8010180 <dcd_connect>
  return true;
 800d54e:	2301      	movs	r3, #1
}
 800d550:	4618      	mov	r0, r3
 800d552:	bd80      	pop	{r7, pc}
 800d554:	2000002d 	.word	0x2000002d

0800d558 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800d558:	b480      	push	{r7}
 800d55a:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800d55c:	4b05      	ldr	r3, [pc, #20]	@ (800d574 <tud_inited+0x1c>)
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	2bff      	cmp	r3, #255	@ 0xff
 800d562:	bf14      	ite	ne
 800d564:	2301      	movne	r3, #1
 800d566:	2300      	moveq	r3, #0
 800d568:	b2db      	uxtb	r3, r3
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr
 800d574:	2000002d 	.word	0x2000002d

0800d578 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d578:	b580      	push	{r7, lr}
 800d57a:	b08e      	sub	sp, #56	@ 0x38
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	4603      	mov	r3, r0
 800d580:	6039      	str	r1, [r7, #0]
 800d582:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800d584:	f7ff ffe8 	bl	800d558 <tud_inited>
 800d588:	4603      	mov	r3, r0
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d001      	beq.n	800d592 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800d58e:	2301      	movs	r3, #1
 800d590:	e0b0      	b.n	800d6f4 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d10a      	bne.n	800d5ae <tud_rhport_init+0x36>
 800d598:	4b58      	ldr	r3, [pc, #352]	@ (800d6fc <tud_rhport_init+0x184>)
 800d59a:	61fb      	str	r3, [r7, #28]
 800d59c:	69fb      	ldr	r3, [r7, #28]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f003 0301 	and.w	r3, r3, #1
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d000      	beq.n	800d5aa <tud_rhport_init+0x32>
 800d5a8:	be00      	bkpt	0x0000
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	e0a2      	b.n	800d6f4 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800d5ae:	222c      	movs	r2, #44	@ 0x2c
 800d5b0:	2100      	movs	r1, #0
 800d5b2:	4853      	ldr	r0, [pc, #332]	@ (800d700 <tud_rhport_init+0x188>)
 800d5b4:	f005 f99a 	bl	80128ec <memset>
  _usbd_queued_setup = 0;
 800d5b8:	4b52      	ldr	r3, [pc, #328]	@ (800d704 <tud_rhport_init+0x18c>)
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	701a      	strb	r2, [r3, #0]
 800d5be:	4b52      	ldr	r3, [pc, #328]	@ (800d708 <tud_rhport_init+0x190>)
 800d5c0:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800d5c2:	bf00      	nop
 800d5c4:	4b51      	ldr	r3, [pc, #324]	@ (800d70c <tud_rhport_init+0x194>)
 800d5c6:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	3304      	adds	r3, #4
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	f7ff f8d2 	bl	800c776 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800d5d2:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800d5d4:	4a4e      	ldr	r2, [pc, #312]	@ (800d710 <tud_rhport_init+0x198>)
 800d5d6:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800d5d8:	4b4d      	ldr	r3, [pc, #308]	@ (800d710 <tud_rhport_init+0x198>)
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d10a      	bne.n	800d5f6 <tud_rhport_init+0x7e>
 800d5e0:	4b46      	ldr	r3, [pc, #280]	@ (800d6fc <tud_rhport_init+0x184>)
 800d5e2:	623b      	str	r3, [r7, #32]
 800d5e4:	6a3b      	ldr	r3, [r7, #32]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f003 0301 	and.w	r3, r3, #1
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d000      	beq.n	800d5f2 <tud_rhport_init+0x7a>
 800d5f0:	be00      	bkpt	0x0000
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	e07e      	b.n	800d6f4 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800d5f6:	4847      	ldr	r0, [pc, #284]	@ (800d714 <tud_rhport_init+0x19c>)
 800d5f8:	f7ff ff61 	bl	800d4be <usbd_app_driver_get_cb>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	4a46      	ldr	r2, [pc, #280]	@ (800d718 <tud_rhport_init+0x1a0>)
 800d600:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800d602:	4b44      	ldr	r3, [pc, #272]	@ (800d714 <tud_rhport_init+0x19c>)
 800d604:	781b      	ldrb	r3, [r3, #0]
 800d606:	2bfb      	cmp	r3, #251	@ 0xfb
 800d608:	d90a      	bls.n	800d620 <tud_rhport_init+0xa8>
 800d60a:	4b3c      	ldr	r3, [pc, #240]	@ (800d6fc <tud_rhport_init+0x184>)
 800d60c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f003 0301 	and.w	r3, r3, #1
 800d616:	2b00      	cmp	r3, #0
 800d618:	d000      	beq.n	800d61c <tud_rhport_init+0xa4>
 800d61a:	be00      	bkpt	0x0000
 800d61c:	2300      	movs	r3, #0
 800d61e:	e069      	b.n	800d6f4 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d620:	2300      	movs	r3, #0
 800d622:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d626:	e03f      	b.n	800d6a8 <tud_rhport_init+0x130>
 800d628:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d62c:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d62e:	2300      	movs	r3, #0
 800d630:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d632:	4b38      	ldr	r3, [pc, #224]	@ (800d714 <tud_rhport_init+0x19c>)
 800d634:	781b      	ldrb	r3, [r3, #0]
 800d636:	7cfa      	ldrb	r2, [r7, #19]
 800d638:	429a      	cmp	r2, r3
 800d63a:	d209      	bcs.n	800d650 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800d63c:	4b36      	ldr	r3, [pc, #216]	@ (800d718 <tud_rhport_init+0x1a0>)
 800d63e:	6819      	ldr	r1, [r3, #0]
 800d640:	7cfa      	ldrb	r2, [r7, #19]
 800d642:	4613      	mov	r3, r2
 800d644:	00db      	lsls	r3, r3, #3
 800d646:	4413      	add	r3, r2
 800d648:	009b      	lsls	r3, r3, #2
 800d64a:	440b      	add	r3, r1
 800d64c:	60fb      	str	r3, [r7, #12]
 800d64e:	e00f      	b.n	800d670 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800d650:	4b30      	ldr	r3, [pc, #192]	@ (800d714 <tud_rhport_init+0x19c>)
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	7cfa      	ldrb	r2, [r7, #19]
 800d656:	1ad3      	subs	r3, r2, r3
 800d658:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d65a:	7cfb      	ldrb	r3, [r7, #19]
 800d65c:	2b03      	cmp	r3, #3
 800d65e:	d807      	bhi.n	800d670 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800d660:	7cfa      	ldrb	r2, [r7, #19]
 800d662:	4613      	mov	r3, r2
 800d664:	00db      	lsls	r3, r3, #3
 800d666:	4413      	add	r3, r2
 800d668:	009b      	lsls	r3, r3, #2
 800d66a:	4a2c      	ldr	r2, [pc, #176]	@ (800d71c <tud_rhport_init+0x1a4>)
 800d66c:	4413      	add	r3, r2
 800d66e:	60fb      	str	r3, [r7, #12]
  return driver;
 800d670:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d672:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800d674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d676:	2b00      	cmp	r3, #0
 800d678:	d003      	beq.n	800d682 <tud_rhport_init+0x10a>
 800d67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d10a      	bne.n	800d698 <tud_rhport_init+0x120>
 800d682:	4b1e      	ldr	r3, [pc, #120]	@ (800d6fc <tud_rhport_init+0x184>)
 800d684:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f003 0301 	and.w	r3, r3, #1
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d000      	beq.n	800d694 <tud_rhport_init+0x11c>
 800d692:	be00      	bkpt	0x0000
 800d694:	2300      	movs	r3, #0
 800d696:	e02d      	b.n	800d6f4 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800d698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d69a:	685b      	ldr	r3, [r3, #4]
 800d69c:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d69e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d6a8:	4b1a      	ldr	r3, [pc, #104]	@ (800d714 <tud_rhport_init+0x19c>)
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	3304      	adds	r3, #4
 800d6ae:	b2db      	uxtb	r3, r3
 800d6b0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d3b7      	bcc.n	800d628 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800d6b8:	4a19      	ldr	r2, [pc, #100]	@ (800d720 <tud_rhport_init+0x1a8>)
 800d6ba:	79fb      	ldrb	r3, [r7, #7]
 800d6bc:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800d6be:	79fb      	ldrb	r3, [r7, #7]
 800d6c0:	6839      	ldr	r1, [r7, #0]
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f002 fc34 	bl	800ff30 <dcd_init>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	f083 0301 	eor.w	r3, r3, #1
 800d6ce:	b2db      	uxtb	r3, r3
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00a      	beq.n	800d6ea <tud_rhport_init+0x172>
 800d6d4:	4b09      	ldr	r3, [pc, #36]	@ (800d6fc <tud_rhport_init+0x184>)
 800d6d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f003 0301 	and.w	r3, r3, #1
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d000      	beq.n	800d6e6 <tud_rhport_init+0x16e>
 800d6e4:	be00      	bkpt	0x0000
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	e004      	b.n	800d6f4 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800d6ea:	79fb      	ldrb	r3, [r7, #7]
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f002 fcbd 	bl	801006c <dcd_int_enable>

  return true;
 800d6f2:	2301      	movs	r3, #1
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3738      	adds	r7, #56	@ 0x38
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}
 800d6fc:	e000edf0 	.word	0xe000edf0
 800d700:	20009fc8 	.word	0x20009fc8
 800d704:	20009ff4 	.word	0x20009ff4
 800d708:	20000030 	.word	0x20000030
 800d70c:	20000038 	.word	0x20000038
 800d710:	2000a0c0 	.word	0x2000a0c0
 800d714:	20009ffc 	.word	0x20009ffc
 800d718:	20009ff8 	.word	0x20009ff8
 800d71c:	08013b0c 	.word	0x08013b0c
 800d720:	2000002d 	.word	0x2000002d

0800d724 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800d724:	b580      	push	{r7, lr}
 800d726:	b088      	sub	sp, #32
 800d728:	af00      	add	r7, sp, #0
 800d72a:	4603      	mov	r3, r0
 800d72c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d72e:	2300      	movs	r3, #0
 800d730:	77fb      	strb	r3, [r7, #31]
 800d732:	e039      	b.n	800d7a8 <configuration_reset+0x84>
 800d734:	7ffb      	ldrb	r3, [r7, #31]
 800d736:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d738:	2300      	movs	r3, #0
 800d73a:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d73c:	4b28      	ldr	r3, [pc, #160]	@ (800d7e0 <configuration_reset+0xbc>)
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	7cfa      	ldrb	r2, [r7, #19]
 800d742:	429a      	cmp	r2, r3
 800d744:	d209      	bcs.n	800d75a <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800d746:	4b27      	ldr	r3, [pc, #156]	@ (800d7e4 <configuration_reset+0xc0>)
 800d748:	6819      	ldr	r1, [r3, #0]
 800d74a:	7cfa      	ldrb	r2, [r7, #19]
 800d74c:	4613      	mov	r3, r2
 800d74e:	00db      	lsls	r3, r3, #3
 800d750:	4413      	add	r3, r2
 800d752:	009b      	lsls	r3, r3, #2
 800d754:	440b      	add	r3, r1
 800d756:	60fb      	str	r3, [r7, #12]
 800d758:	e00f      	b.n	800d77a <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800d75a:	4b21      	ldr	r3, [pc, #132]	@ (800d7e0 <configuration_reset+0xbc>)
 800d75c:	781b      	ldrb	r3, [r3, #0]
 800d75e:	7cfa      	ldrb	r2, [r7, #19]
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d764:	7cfb      	ldrb	r3, [r7, #19]
 800d766:	2b03      	cmp	r3, #3
 800d768:	d807      	bhi.n	800d77a <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800d76a:	7cfa      	ldrb	r2, [r7, #19]
 800d76c:	4613      	mov	r3, r2
 800d76e:	00db      	lsls	r3, r3, #3
 800d770:	4413      	add	r3, r2
 800d772:	009b      	lsls	r3, r3, #2
 800d774:	4a1c      	ldr	r2, [pc, #112]	@ (800d7e8 <configuration_reset+0xc4>)
 800d776:	4413      	add	r3, r2
 800d778:	60fb      	str	r3, [r7, #12]
  return driver;
 800d77a:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d77c:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d109      	bne.n	800d798 <configuration_reset+0x74>
 800d784:	4b19      	ldr	r3, [pc, #100]	@ (800d7ec <configuration_reset+0xc8>)
 800d786:	617b      	str	r3, [r7, #20]
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	f003 0301 	and.w	r3, r3, #1
 800d790:	2b00      	cmp	r3, #0
 800d792:	d020      	beq.n	800d7d6 <configuration_reset+0xb2>
 800d794:	be00      	bkpt	0x0000
 800d796:	e01e      	b.n	800d7d6 <configuration_reset+0xb2>
    driver->reset(rhport);
 800d798:	69bb      	ldr	r3, [r7, #24]
 800d79a:	68db      	ldr	r3, [r3, #12]
 800d79c:	79fa      	ldrb	r2, [r7, #7]
 800d79e:	4610      	mov	r0, r2
 800d7a0:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d7a2:	7ffb      	ldrb	r3, [r7, #31]
 800d7a4:	3301      	adds	r3, #1
 800d7a6:	77fb      	strb	r3, [r7, #31]
 800d7a8:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e0 <configuration_reset+0xbc>)
 800d7aa:	781b      	ldrb	r3, [r3, #0]
 800d7ac:	3304      	adds	r3, #4
 800d7ae:	b2db      	uxtb	r3, r3
 800d7b0:	7ffa      	ldrb	r2, [r7, #31]
 800d7b2:	429a      	cmp	r2, r3
 800d7b4:	d3be      	bcc.n	800d734 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800d7b6:	222c      	movs	r2, #44	@ 0x2c
 800d7b8:	2100      	movs	r1, #0
 800d7ba:	480d      	ldr	r0, [pc, #52]	@ (800d7f0 <configuration_reset+0xcc>)
 800d7bc:	f005 f896 	bl	80128ec <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800d7c0:	2210      	movs	r2, #16
 800d7c2:	21ff      	movs	r1, #255	@ 0xff
 800d7c4:	480b      	ldr	r0, [pc, #44]	@ (800d7f4 <configuration_reset+0xd0>)
 800d7c6:	f005 f891 	bl	80128ec <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800d7ca:	220c      	movs	r2, #12
 800d7cc:	21ff      	movs	r1, #255	@ 0xff
 800d7ce:	480a      	ldr	r0, [pc, #40]	@ (800d7f8 <configuration_reset+0xd4>)
 800d7d0:	f005 f88c 	bl	80128ec <memset>
 800d7d4:	e000      	b.n	800d7d8 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800d7d6:	bf00      	nop
}
 800d7d8:	3720      	adds	r7, #32
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	bf00      	nop
 800d7e0:	20009ffc 	.word	0x20009ffc
 800d7e4:	20009ff8 	.word	0x20009ff8
 800d7e8:	08013b0c 	.word	0x08013b0c
 800d7ec:	e000edf0 	.word	0xe000edf0
 800d7f0:	20009fc8 	.word	0x20009fc8
 800d7f4:	20009fcc 	.word	0x20009fcc
 800d7f8:	20009fdc 	.word	0x20009fdc

0800d7fc <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b082      	sub	sp, #8
 800d800:	af00      	add	r7, sp, #0
 800d802:	4603      	mov	r3, r0
 800d804:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800d806:	79fb      	ldrb	r3, [r7, #7]
 800d808:	4618      	mov	r0, r3
 800d80a:	f7ff ff8b 	bl	800d724 <configuration_reset>
  usbd_control_reset();
 800d80e:	f001 fdd7 	bl	800f3c0 <usbd_control_reset>
}
 800d812:	bf00      	nop
 800d814:	3708      	adds	r7, #8
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}
	...

0800d81c <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800d81c:	b590      	push	{r4, r7, lr}
 800d81e:	b093      	sub	sp, #76	@ 0x4c
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	460b      	mov	r3, r1
 800d826:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800d828:	f7ff fe96 	bl	800d558 <tud_inited>
 800d82c:	4603      	mov	r3, r0
 800d82e:	f083 0301 	eor.w	r3, r3, #1
 800d832:	b2db      	uxtb	r3, r3
 800d834:	2b00      	cmp	r3, #0
 800d836:	f040 8191 	bne.w	800db5c <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800d83a:	4bb5      	ldr	r3, [pc, #724]	@ (800db10 <tud_task_ext+0x2f4>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d840:	f107 030c 	add.w	r3, r7, #12
 800d844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800d84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	2000      	movs	r0, #0
 800d850:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800d852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d854:	3304      	adds	r3, #4
 800d856:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d858:	4618      	mov	r0, r3
 800d85a:	f7ff fc5a 	bl	800d112 <tu_fifo_read>
 800d85e:	4603      	mov	r3, r0
 800d860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800d864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2001      	movs	r0, #1
 800d86a:	4798      	blx	r3

  return success;
 800d86c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d870:	f083 0301 	eor.w	r3, r3, #1
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b00      	cmp	r3, #0
 800d878:	f040 8172 	bne.w	800db60 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800d87c:	7b7b      	ldrb	r3, [r7, #13]
 800d87e:	3b01      	subs	r3, #1
 800d880:	2b07      	cmp	r3, #7
 800d882:	f200 8153 	bhi.w	800db2c <tud_task_ext+0x310>
 800d886:	a201      	add	r2, pc, #4	@ (adr r2, 800d88c <tud_task_ext+0x70>)
 800d888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d88c:	0800d8ad 	.word	0x0800d8ad
 800d890:	0800d8bd 	.word	0x0800d8bd
 800d894:	0800dadf 	.word	0x0800dadf
 800d898:	0800da91 	.word	0x0800da91
 800d89c:	0800dabb 	.word	0x0800dabb
 800d8a0:	0800d8cb 	.word	0x0800d8cb
 800d8a4:	0800d97b 	.word	0x0800d97b
 800d8a8:	0800dacf 	.word	0x0800dacf
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800d8ac:	7b3b      	ldrb	r3, [r7, #12]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7ff ffa4 	bl	800d7fc <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800d8b4:	7c3a      	ldrb	r2, [r7, #16]
 800d8b6:	4b97      	ldr	r3, [pc, #604]	@ (800db14 <tud_task_ext+0x2f8>)
 800d8b8:	709a      	strb	r2, [r3, #2]
        break;
 800d8ba:	e14e      	b.n	800db5a <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800d8bc:	7b3b      	ldrb	r3, [r7, #12]
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7ff ff9c 	bl	800d7fc <usbd_reset>
        tud_umount_cb();
 800d8c4:	f7ff fdc7 	bl	800d456 <tud_umount_cb>
        break;
 800d8c8:	e147      	b.n	800db5a <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800d8ca:	4b93      	ldr	r3, [pc, #588]	@ (800db18 <tud_task_ext+0x2fc>)
 800d8cc:	781b      	ldrb	r3, [r3, #0]
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d10a      	bne.n	800d8ea <tud_task_ext+0xce>
 800d8d4:	4b91      	ldr	r3, [pc, #580]	@ (800db1c <tud_task_ext+0x300>)
 800d8d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f003 0301 	and.w	r3, r3, #1
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	f000 813f 	beq.w	800db64 <tud_task_ext+0x348>
 800d8e6:	be00      	bkpt	0x0000
 800d8e8:	e13c      	b.n	800db64 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800d8ea:	4b8b      	ldr	r3, [pc, #556]	@ (800db18 <tud_task_ext+0x2fc>)
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	b2db      	uxtb	r3, r3
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	b2da      	uxtb	r2, r3
 800d8f4:	4b88      	ldr	r3, [pc, #544]	@ (800db18 <tud_task_ext+0x2fc>)
 800d8f6:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800d8f8:	4b87      	ldr	r3, [pc, #540]	@ (800db18 <tud_task_ext+0x2fc>)
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	b2db      	uxtb	r3, r3
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	f040 811e 	bne.w	800db40 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800d904:	4a83      	ldr	r2, [pc, #524]	@ (800db14 <tud_task_ext+0x2f8>)
 800d906:	7813      	ldrb	r3, [r2, #0]
 800d908:	f043 0301 	orr.w	r3, r3, #1
 800d90c:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800d90e:	4a81      	ldr	r2, [pc, #516]	@ (800db14 <tud_task_ext+0x2f8>)
 800d910:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d914:	f023 0301 	bic.w	r3, r3, #1
 800d918:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800d91c:	4a7d      	ldr	r2, [pc, #500]	@ (800db14 <tud_task_ext+0x2f8>)
 800d91e:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d922:	f023 0304 	bic.w	r3, r3, #4
 800d926:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800d92a:	4a7a      	ldr	r2, [pc, #488]	@ (800db14 <tud_task_ext+0x2f8>)
 800d92c:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d930:	f023 0301 	bic.w	r3, r3, #1
 800d934:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800d938:	4a76      	ldr	r2, [pc, #472]	@ (800db14 <tud_task_ext+0x2f8>)
 800d93a:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d93e:	f023 0304 	bic.w	r3, r3, #4
 800d942:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800d946:	7b3a      	ldrb	r2, [r7, #12]
 800d948:	f107 030c 	add.w	r3, r7, #12
 800d94c:	3304      	adds	r3, #4
 800d94e:	4619      	mov	r1, r3
 800d950:	4610      	mov	r0, r2
 800d952:	f000 f927 	bl	800dba4 <process_control_request>
 800d956:	4603      	mov	r3, r0
 800d958:	f083 0301 	eor.w	r3, r3, #1
 800d95c:	b2db      	uxtb	r3, r3
 800d95e:	2b00      	cmp	r3, #0
 800d960:	f000 80f0 	beq.w	800db44 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800d964:	7b3b      	ldrb	r3, [r7, #12]
 800d966:	2100      	movs	r1, #0
 800d968:	4618      	mov	r0, r3
 800d96a:	f002 fe07 	bl	801057c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800d96e:	7b3b      	ldrb	r3, [r7, #12]
 800d970:	2180      	movs	r1, #128	@ 0x80
 800d972:	4618      	mov	r0, r3
 800d974:	f002 fe02 	bl	801057c <dcd_edpt_stall>
        }
        break;
 800d978:	e0e4      	b.n	800db44 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800d97a:	7c3b      	ldrb	r3, [r7, #16]
 800d97c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d980:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d984:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d988:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d98c:	f003 030f 	and.w	r3, r3, #15
 800d990:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800d992:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800d996:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d99a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d99e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d9a2:	09db      	lsrs	r3, r3, #7
 800d9a4:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800d9a6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800d9aa:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d9ae:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d9b2:	4958      	ldr	r1, [pc, #352]	@ (800db14 <tud_task_ext+0x2f8>)
 800d9b4:	0052      	lsls	r2, r2, #1
 800d9b6:	440a      	add	r2, r1
 800d9b8:	4413      	add	r3, r2
 800d9ba:	f103 0220 	add.w	r2, r3, #32
 800d9be:	7813      	ldrb	r3, [r2, #0]
 800d9c0:	f023 0301 	bic.w	r3, r3, #1
 800d9c4:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d9c6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d9ca:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d9ce:	4951      	ldr	r1, [pc, #324]	@ (800db14 <tud_task_ext+0x2f8>)
 800d9d0:	0052      	lsls	r2, r2, #1
 800d9d2:	440a      	add	r2, r1
 800d9d4:	4413      	add	r3, r2
 800d9d6:	f103 0220 	add.w	r2, r3, #32
 800d9da:	7813      	ldrb	r3, [r2, #0]
 800d9dc:	f023 0304 	bic.w	r3, r3, #4
 800d9e0:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800d9e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d107      	bne.n	800d9fa <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800d9ea:	7b38      	ldrb	r0, [r7, #12]
 800d9ec:	7c7a      	ldrb	r2, [r7, #17]
 800d9ee:	697b      	ldr	r3, [r7, #20]
 800d9f0:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800d9f4:	f001 fd1a 	bl	800f42c <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800d9f8:	e0af      	b.n	800db5a <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d9fa:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d9fe:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800da02:	4944      	ldr	r1, [pc, #272]	@ (800db14 <tud_task_ext+0x2f8>)
 800da04:	0052      	lsls	r2, r2, #1
 800da06:	440a      	add	r2, r1
 800da08:	4413      	add	r3, r2
 800da0a:	3314      	adds	r3, #20
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800da12:	2300      	movs	r3, #0
 800da14:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800da16:	4b42      	ldr	r3, [pc, #264]	@ (800db20 <tud_task_ext+0x304>)
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da1e:	429a      	cmp	r2, r3
 800da20:	d20a      	bcs.n	800da38 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800da22:	4b40      	ldr	r3, [pc, #256]	@ (800db24 <tud_task_ext+0x308>)
 800da24:	6819      	ldr	r1, [r3, #0]
 800da26:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da2a:	4613      	mov	r3, r2
 800da2c:	00db      	lsls	r3, r3, #3
 800da2e:	4413      	add	r3, r2
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	440b      	add	r3, r1
 800da34:	623b      	str	r3, [r7, #32]
 800da36:	e013      	b.n	800da60 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800da38:	4b39      	ldr	r3, [pc, #228]	@ (800db20 <tud_task_ext+0x304>)
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da40:	1ad3      	subs	r3, r2, r3
 800da42:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800da46:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800da4a:	2b03      	cmp	r3, #3
 800da4c:	d808      	bhi.n	800da60 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800da4e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800da52:	4613      	mov	r3, r2
 800da54:	00db      	lsls	r3, r3, #3
 800da56:	4413      	add	r3, r2
 800da58:	009b      	lsls	r3, r3, #2
 800da5a:	4a33      	ldr	r2, [pc, #204]	@ (800db28 <tud_task_ext+0x30c>)
 800da5c:	4413      	add	r3, r2
 800da5e:	623b      	str	r3, [r7, #32]
  return driver;
 800da60:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800da62:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800da64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da66:	2b00      	cmp	r3, #0
 800da68:	d109      	bne.n	800da7e <tud_task_ext+0x262>
 800da6a:	4b2c      	ldr	r3, [pc, #176]	@ (800db1c <tud_task_ext+0x300>)
 800da6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f003 0301 	and.w	r3, r3, #1
 800da76:	2b00      	cmp	r3, #0
 800da78:	d076      	beq.n	800db68 <tud_task_ext+0x34c>
 800da7a:	be00      	bkpt	0x0000
 800da7c:	e074      	b.n	800db68 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800da7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da80:	699c      	ldr	r4, [r3, #24]
 800da82:	7b38      	ldrb	r0, [r7, #12]
 800da84:	7c7a      	ldrb	r2, [r7, #17]
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800da8c:	47a0      	blx	r4
        break;
 800da8e:	e064      	b.n	800db5a <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800da90:	4b20      	ldr	r3, [pc, #128]	@ (800db14 <tud_task_ext+0x2f8>)
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d054      	beq.n	800db48 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800da9e:	4b1d      	ldr	r3, [pc, #116]	@ (800db14 <tud_task_ext+0x2f8>)
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	bf14      	ite	ne
 800daac:	2301      	movne	r3, #1
 800daae:	2300      	moveq	r3, #0
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7ff fcd6 	bl	800d464 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800dab8:	e046      	b.n	800db48 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800daba:	4b16      	ldr	r3, [pc, #88]	@ (800db14 <tud_task_ext+0x2f8>)
 800dabc:	781b      	ldrb	r3, [r3, #0]
 800dabe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d041      	beq.n	800db4c <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800dac8:	f7ff fcd7 	bl	800d47a <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800dacc:	e03e      	b.n	800db4c <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800dace:	693b      	ldr	r3, [r7, #16]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d03d      	beq.n	800db50 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	697a      	ldr	r2, [r7, #20]
 800dad8:	4610      	mov	r0, r2
 800dada:	4798      	blx	r3
        }
        break;
 800dadc:	e038      	b.n	800db50 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800dade:	4b0d      	ldr	r3, [pc, #52]	@ (800db14 <tud_task_ext+0x2f8>)
 800dae0:	78db      	ldrb	r3, [r3, #3]
 800dae2:	b2db      	uxtb	r3, r3
 800dae4:	61fb      	str	r3, [r7, #28]
 800dae6:	2300      	movs	r3, #0
 800dae8:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800daea:	7efb      	ldrb	r3, [r7, #27]
 800daec:	69fa      	ldr	r2, [r7, #28]
 800daee:	fa22 f303 	lsr.w	r3, r2, r3
 800daf2:	f003 0301 	and.w	r3, r3, #1
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	bf14      	ite	ne
 800dafa:	2301      	movne	r3, #1
 800dafc:	2300      	moveq	r3, #0
 800dafe:	b2db      	uxtb	r3, r3
 800db00:	2b00      	cmp	r3, #0
 800db02:	d027      	beq.n	800db54 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800db04:	693b      	ldr	r3, [r7, #16]
 800db06:	4618      	mov	r0, r3
 800db08:	f7ff fc78 	bl	800d3fc <tud_sof_cb>
        }
      break;
 800db0c:	e022      	b.n	800db54 <tud_task_ext+0x338>
 800db0e:	bf00      	nop
 800db10:	2000a0c0 	.word	0x2000a0c0
 800db14:	20009fc8 	.word	0x20009fc8
 800db18:	20009ff4 	.word	0x20009ff4
 800db1c:	e000edf0 	.word	0xe000edf0
 800db20:	20009ffc 	.word	0x20009ffc
 800db24:	20009ff8 	.word	0x20009ff8
 800db28:	08013b0c 	.word	0x08013b0c

      default:
        TU_BREAKPOINT();
 800db2c:	4b10      	ldr	r3, [pc, #64]	@ (800db70 <tud_task_ext+0x354>)
 800db2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800db30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f003 0301 	and.w	r3, r3, #1
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d00d      	beq.n	800db58 <tud_task_ext+0x33c>
 800db3c:	be00      	bkpt	0x0000
        break;
 800db3e:	e00b      	b.n	800db58 <tud_task_ext+0x33c>
          break;
 800db40:	bf00      	nop
 800db42:	e67a      	b.n	800d83a <tud_task_ext+0x1e>
        break;
 800db44:	bf00      	nop
 800db46:	e678      	b.n	800d83a <tud_task_ext+0x1e>
        break;
 800db48:	bf00      	nop
 800db4a:	e676      	b.n	800d83a <tud_task_ext+0x1e>
        break;
 800db4c:	bf00      	nop
 800db4e:	e674      	b.n	800d83a <tud_task_ext+0x1e>
        break;
 800db50:	bf00      	nop
 800db52:	e672      	b.n	800d83a <tud_task_ext+0x1e>
      break;
 800db54:	bf00      	nop
 800db56:	e670      	b.n	800d83a <tud_task_ext+0x1e>
        break;
 800db58:	bf00      	nop
  while (1) {
 800db5a:	e66e      	b.n	800d83a <tud_task_ext+0x1e>
    return;
 800db5c:	bf00      	nop
 800db5e:	e004      	b.n	800db6a <tud_task_ext+0x34e>
      return;
 800db60:	bf00      	nop
 800db62:	e002      	b.n	800db6a <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800db64:	bf00      	nop
 800db66:	e000      	b.n	800db6a <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800db68:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800db6a:	374c      	adds	r7, #76	@ 0x4c
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd90      	pop	{r4, r7, pc}
 800db70:	e000edf0 	.word	0xe000edf0

0800db74 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800db74:	b580      	push	{r7, lr}
 800db76:	b084      	sub	sp, #16
 800db78:	af00      	add	r7, sp, #0
 800db7a:	4603      	mov	r3, r0
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	607a      	str	r2, [r7, #4]
 800db80:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	695b      	ldr	r3, [r3, #20]
 800db86:	4618      	mov	r0, r3
 800db88:	f001 fc26 	bl	800f3d8 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800db8c:	68bb      	ldr	r3, [r7, #8]
 800db8e:	695b      	ldr	r3, [r3, #20]
 800db90:	7bf8      	ldrb	r0, [r7, #15]
 800db92:	687a      	ldr	r2, [r7, #4]
 800db94:	2101      	movs	r1, #1
 800db96:	4798      	blx	r3
 800db98:	4603      	mov	r3, r0
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3710      	adds	r7, #16
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}
	...

0800dba4 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b09a      	sub	sp, #104	@ 0x68
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	4603      	mov	r3, r0
 800dbac:	6039      	str	r1, [r7, #0]
 800dbae:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	f001 fc11 	bl	800f3d8 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dbbe:	b2db      	uxtb	r3, r3
 800dbc0:	2b60      	cmp	r3, #96	@ 0x60
 800dbc2:	d10a      	bne.n	800dbda <process_control_request+0x36>
 800dbc4:	4ba8      	ldr	r3, [pc, #672]	@ (800de68 <process_control_request+0x2c4>)
 800dbc6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f003 0301 	and.w	r3, r3, #1
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d000      	beq.n	800dbd6 <process_control_request+0x32>
 800dbd4:	be00      	bkpt	0x0000
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	e2cf      	b.n	800e17a <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	2b40      	cmp	r3, #64	@ 0x40
 800dbe6:	d10a      	bne.n	800dbfe <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800dbe8:	48a0      	ldr	r0, [pc, #640]	@ (800de6c <process_control_request+0x2c8>)
 800dbea:	f001 fbf5 	bl	800f3d8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800dbee:	79fb      	ldrb	r3, [r7, #7]
 800dbf0:	683a      	ldr	r2, [r7, #0]
 800dbf2:	2101      	movs	r1, #1
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f7ff fc47 	bl	800d488 <tud_vendor_control_xfer_cb>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	e2bd      	b.n	800e17a <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	781b      	ldrb	r3, [r3, #0]
 800dc02:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800dc06:	b2db      	uxtb	r3, r3
 800dc08:	2b02      	cmp	r3, #2
 800dc0a:	f000 81d5 	beq.w	800dfb8 <process_control_request+0x414>
 800dc0e:	2b02      	cmp	r3, #2
 800dc10:	f300 82a6 	bgt.w	800e160 <process_control_request+0x5bc>
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d003      	beq.n	800dc20 <process_control_request+0x7c>
 800dc18:	2b01      	cmp	r3, #1
 800dc1a:	f000 8157 	beq.w	800decc <process_control_request+0x328>
 800dc1e:	e29f      	b.n	800e160 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	2b20      	cmp	r3, #32
 800dc2c:	d14a      	bne.n	800dcc4 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	889b      	ldrh	r3, [r3, #4]
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800dc36:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dc38:	b2db      	uxtb	r3, r3
 800dc3a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800dc3e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dc42:	2b0f      	cmp	r3, #15
 800dc44:	d901      	bls.n	800dc4a <process_control_request+0xa6>
 800dc46:	2300      	movs	r3, #0
 800dc48:	e297      	b.n	800e17a <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dc4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dc4e:	4a88      	ldr	r2, [pc, #544]	@ (800de70 <process_control_request+0x2cc>)
 800dc50:	4413      	add	r3, r2
 800dc52:	791b      	ldrb	r3, [r3, #4]
 800dc54:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800dc5c:	4b85      	ldr	r3, [pc, #532]	@ (800de74 <process_control_request+0x2d0>)
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d20a      	bcs.n	800dc7e <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800dc68:	4b83      	ldr	r3, [pc, #524]	@ (800de78 <process_control_request+0x2d4>)
 800dc6a:	6819      	ldr	r1, [r3, #0]
 800dc6c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc70:	4613      	mov	r3, r2
 800dc72:	00db      	lsls	r3, r3, #3
 800dc74:	4413      	add	r3, r2
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	440b      	add	r3, r1
 800dc7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc7c:	e013      	b.n	800dca6 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800dc7e:	4b7d      	ldr	r3, [pc, #500]	@ (800de74 <process_control_request+0x2d0>)
 800dc80:	781b      	ldrb	r3, [r3, #0]
 800dc82:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc86:	1ad3      	subs	r3, r2, r3
 800dc88:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800dc8c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800dc90:	2b03      	cmp	r3, #3
 800dc92:	d808      	bhi.n	800dca6 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800dc94:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800dc98:	4613      	mov	r3, r2
 800dc9a:	00db      	lsls	r3, r3, #3
 800dc9c:	4413      	add	r3, r2
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	4a76      	ldr	r2, [pc, #472]	@ (800de7c <process_control_request+0x2d8>)
 800dca2:	4413      	add	r3, r2
 800dca4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800dca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dca8:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800dcaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d101      	bne.n	800dcb4 <process_control_request+0x110>
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	e262      	b.n	800e17a <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800dcb4:	79fb      	ldrb	r3, [r7, #7]
 800dcb6:	683a      	ldr	r2, [r7, #0]
 800dcb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f7ff ff5a 	bl	800db74 <invoke_class_control>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	e25a      	b.n	800e17a <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	781b      	ldrb	r3, [r3, #0]
 800dcc8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d00a      	beq.n	800dce8 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800dcd2:	4b65      	ldr	r3, [pc, #404]	@ (800de68 <process_control_request+0x2c4>)
 800dcd4:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f003 0301 	and.w	r3, r3, #1
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d000      	beq.n	800dce4 <process_control_request+0x140>
 800dce2:	be00      	bkpt	0x0000
        return false;
 800dce4:	2300      	movs	r3, #0
 800dce6:	e248      	b.n	800e17a <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	785b      	ldrb	r3, [r3, #1]
 800dcec:	2b09      	cmp	r3, #9
 800dcee:	f200 80e0 	bhi.w	800deb2 <process_control_request+0x30e>
 800dcf2:	a201      	add	r2, pc, #4	@ (adr r2, 800dcf8 <process_control_request+0x154>)
 800dcf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcf8:	0800de81 	.word	0x0800de81
 800dcfc:	0800de45 	.word	0x0800de45
 800dd00:	0800deb3 	.word	0x0800deb3
 800dd04:	0800de1f 	.word	0x0800de1f
 800dd08:	0800deb3 	.word	0x0800deb3
 800dd0c:	0800dd21 	.word	0x0800dd21
 800dd10:	0800de05 	.word	0x0800de05
 800dd14:	0800deb3 	.word	0x0800deb3
 800dd18:	0800dd45 	.word	0x0800dd45
 800dd1c:	0800dd5d 	.word	0x0800dd5d
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800dd20:	6838      	ldr	r0, [r7, #0]
 800dd22:	f001 fb69 	bl	800f3f8 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	885b      	ldrh	r3, [r3, #2]
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	b2da      	uxtb	r2, r3
 800dd2e:	79fb      	ldrb	r3, [r7, #7]
 800dd30:	4611      	mov	r1, r2
 800dd32:	4618      	mov	r0, r3
 800dd34:	f002 f9ea 	bl	801010c <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800dd38:	4a4d      	ldr	r2, [pc, #308]	@ (800de70 <process_control_request+0x2cc>)
 800dd3a:	7813      	ldrb	r3, [r2, #0]
 800dd3c:	f043 0302 	orr.w	r3, r3, #2
 800dd40:	7013      	strb	r3, [r2, #0]
        break;
 800dd42:	e0c2      	b.n	800deca <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800dd44:	4b4a      	ldr	r3, [pc, #296]	@ (800de70 <process_control_request+0x2cc>)
 800dd46:	785b      	ldrb	r3, [r3, #1]
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800dd4c:	f107 0213 	add.w	r2, r7, #19
 800dd50:	79f8      	ldrb	r0, [r7, #7]
 800dd52:	2301      	movs	r3, #1
 800dd54:	6839      	ldr	r1, [r7, #0]
 800dd56:	f001 fac3 	bl	800f2e0 <tud_control_xfer>
        }
        break;
 800dd5a:	e0b6      	b.n	800deca <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	885b      	ldrh	r3, [r3, #2]
 800dd60:	b29b      	uxth	r3, r3
 800dd62:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800dd66:	4b42      	ldr	r3, [pc, #264]	@ (800de70 <process_control_request+0x2cc>)
 800dd68:	785b      	ldrb	r3, [r3, #1]
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d041      	beq.n	800ddf8 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800dd74:	4b3e      	ldr	r3, [pc, #248]	@ (800de70 <process_control_request+0x2cc>)
 800dd76:	785b      	ldrb	r3, [r3, #1]
 800dd78:	b2db      	uxtb	r3, r3
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d014      	beq.n	800dda8 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800dd7e:	79fb      	ldrb	r3, [r7, #7]
 800dd80:	2100      	movs	r1, #0
 800dd82:	4618      	mov	r0, r3
 800dd84:	f002 fa40 	bl	8010208 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800dd88:	79fb      	ldrb	r3, [r7, #7]
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f002 faa4 	bl	80102d8 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800dd90:	4b37      	ldr	r3, [pc, #220]	@ (800de70 <process_control_request+0x2cc>)
 800dd92:	789b      	ldrb	r3, [r3, #2]
 800dd94:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800dd98:	79fb      	ldrb	r3, [r7, #7]
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f7ff fcc2 	bl	800d724 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800dda0:	4a33      	ldr	r2, [pc, #204]	@ (800de70 <process_control_request+0x2cc>)
 800dda2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800dda6:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800dda8:	4a31      	ldr	r2, [pc, #196]	@ (800de70 <process_control_request+0x2cc>)
 800ddaa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ddae:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800ddb0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d102      	bne.n	800ddbe <process_control_request+0x21a>
              tud_umount_cb();
 800ddb8:	f7ff fb4d 	bl	800d456 <tud_umount_cb>
 800ddbc:	e01c      	b.n	800ddf8 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800ddbe:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800ddc2:	79fb      	ldrb	r3, [r7, #7]
 800ddc4:	4611      	mov	r1, r2
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f000 f9e0 	bl	800e18c <process_set_config>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	f083 0301 	eor.w	r3, r3, #1
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d00d      	beq.n	800ddf4 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800ddd8:	4b25      	ldr	r3, [pc, #148]	@ (800de70 <process_control_request+0x2cc>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800ddde:	4b22      	ldr	r3, [pc, #136]	@ (800de68 <process_control_request+0x2c4>)
 800dde0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dde2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f003 0301 	and.w	r3, r3, #1
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d000      	beq.n	800ddf0 <process_control_request+0x24c>
 800ddee:	be00      	bkpt	0x0000
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	e1c2      	b.n	800e17a <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800ddf4:	f7ff fb28 	bl	800d448 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800ddf8:	79fb      	ldrb	r3, [r7, #7]
 800ddfa:	6839      	ldr	r1, [r7, #0]
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f001 f9eb 	bl	800f1d8 <tud_control_status>
        }
        break;
 800de02:	e062      	b.n	800deca <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800de04:	79fb      	ldrb	r3, [r7, #7]
 800de06:	6839      	ldr	r1, [r7, #0]
 800de08:	4618      	mov	r0, r3
 800de0a:	f000 fafb 	bl	800e404 <process_get_descriptor>
 800de0e:	4603      	mov	r3, r0
 800de10:	f083 0301 	eor.w	r3, r3, #1
 800de14:	b2db      	uxtb	r3, r3
 800de16:	2b00      	cmp	r3, #0
 800de18:	d056      	beq.n	800dec8 <process_control_request+0x324>
 800de1a:	2300      	movs	r3, #0
 800de1c:	e1ad      	b.n	800e17a <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	885b      	ldrh	r3, [r3, #2]
 800de22:	b29b      	uxth	r3, r3
 800de24:	2b01      	cmp	r3, #1
 800de26:	d10b      	bne.n	800de40 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800de28:	4a11      	ldr	r2, [pc, #68]	@ (800de70 <process_control_request+0x2cc>)
 800de2a:	7813      	ldrb	r3, [r2, #0]
 800de2c:	f043 0308 	orr.w	r3, r3, #8
 800de30:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800de32:	79fb      	ldrb	r3, [r7, #7]
 800de34:	6839      	ldr	r1, [r7, #0]
 800de36:	4618      	mov	r0, r3
 800de38:	f001 f9ce 	bl	800f1d8 <tud_control_status>
              break;
 800de3c:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800de3e:	e044      	b.n	800deca <process_control_request+0x326>
            default: return false;
 800de40:	2300      	movs	r3, #0
 800de42:	e19a      	b.n	800e17a <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	885b      	ldrh	r3, [r3, #2]
 800de48:	b29b      	uxth	r3, r3
 800de4a:	2b01      	cmp	r3, #1
 800de4c:	d001      	beq.n	800de52 <process_control_request+0x2ae>
 800de4e:	2300      	movs	r3, #0
 800de50:	e193      	b.n	800e17a <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800de52:	4a07      	ldr	r2, [pc, #28]	@ (800de70 <process_control_request+0x2cc>)
 800de54:	7813      	ldrb	r3, [r2, #0]
 800de56:	f023 0308 	bic.w	r3, r3, #8
 800de5a:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800de5c:	79fb      	ldrb	r3, [r7, #7]
 800de5e:	6839      	ldr	r1, [r7, #0]
 800de60:	4618      	mov	r0, r3
 800de62:	f001 f9b9 	bl	800f1d8 <tud_control_status>
          break;
 800de66:	e030      	b.n	800deca <process_control_request+0x326>
 800de68:	e000edf0 	.word	0xe000edf0
 800de6c:	0800d489 	.word	0x0800d489
 800de70:	20009fc8 	.word	0x20009fc8
 800de74:	20009ffc 	.word	0x20009ffc
 800de78:	20009ff8 	.word	0x20009ff8
 800de7c:	08013b0c 	.word	0x08013b0c

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800de80:	4b9b      	ldr	r3, [pc, #620]	@ (800e0f0 <process_control_request+0x54c>)
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	095b      	lsrs	r3, r3, #5
 800de86:	b2db      	uxtb	r3, r3
 800de88:	f003 0301 	and.w	r3, r3, #1
 800de8c:	b29a      	uxth	r2, r3
 800de8e:	4b98      	ldr	r3, [pc, #608]	@ (800e0f0 <process_control_request+0x54c>)
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	089b      	lsrs	r3, r3, #2
 800de94:	b2db      	uxtb	r3, r3
 800de96:	f003 0302 	and.w	r3, r3, #2
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	4313      	orrs	r3, r2
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800dea2:	f107 0210 	add.w	r2, r7, #16
 800dea6:	79f8      	ldrb	r0, [r7, #7]
 800dea8:	2302      	movs	r3, #2
 800deaa:	6839      	ldr	r1, [r7, #0]
 800deac:	f001 fa18 	bl	800f2e0 <tud_control_xfer>
          break;
 800deb0:	e00b      	b.n	800deca <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800deb2:	4b90      	ldr	r3, [pc, #576]	@ (800e0f4 <process_control_request+0x550>)
 800deb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800deb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f003 0301 	and.w	r3, r3, #1
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d000      	beq.n	800dec4 <process_control_request+0x320>
 800dec2:	be00      	bkpt	0x0000
 800dec4:	2300      	movs	r3, #0
 800dec6:	e158      	b.n	800e17a <process_control_request+0x5d6>
        break;
 800dec8:	bf00      	nop
      }
    break;
 800deca:	e155      	b.n	800e178 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	889b      	ldrh	r3, [r3, #4]
 800ded0:	b29b      	uxth	r3, r3
 800ded2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ded4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ded6:	b2db      	uxtb	r3, r3
 800ded8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800dedc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dee0:	2b0f      	cmp	r3, #15
 800dee2:	d901      	bls.n	800dee8 <process_control_request+0x344>
 800dee4:	2300      	movs	r3, #0
 800dee6:	e148      	b.n	800e17a <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dee8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800deec:	4a80      	ldr	r2, [pc, #512]	@ (800e0f0 <process_control_request+0x54c>)
 800deee:	4413      	add	r3, r2
 800def0:	791b      	ldrb	r3, [r3, #4]
 800def2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800def6:	2300      	movs	r3, #0
 800def8:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800defa:	4b7f      	ldr	r3, [pc, #508]	@ (800e0f8 <process_control_request+0x554>)
 800defc:	781b      	ldrb	r3, [r3, #0]
 800defe:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800df02:	429a      	cmp	r2, r3
 800df04:	d20a      	bcs.n	800df1c <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800df06:	4b7d      	ldr	r3, [pc, #500]	@ (800e0fc <process_control_request+0x558>)
 800df08:	6819      	ldr	r1, [r3, #0]
 800df0a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800df0e:	4613      	mov	r3, r2
 800df10:	00db      	lsls	r3, r3, #3
 800df12:	4413      	add	r3, r2
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	440b      	add	r3, r1
 800df18:	623b      	str	r3, [r7, #32]
 800df1a:	e013      	b.n	800df44 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800df1c:	4b76      	ldr	r3, [pc, #472]	@ (800e0f8 <process_control_request+0x554>)
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800df24:	1ad3      	subs	r3, r2, r3
 800df26:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800df2a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800df2e:	2b03      	cmp	r3, #3
 800df30:	d808      	bhi.n	800df44 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800df32:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800df36:	4613      	mov	r3, r2
 800df38:	00db      	lsls	r3, r3, #3
 800df3a:	4413      	add	r3, r2
 800df3c:	009b      	lsls	r3, r3, #2
 800df3e:	4a70      	ldr	r2, [pc, #448]	@ (800e100 <process_control_request+0x55c>)
 800df40:	4413      	add	r3, r2
 800df42:	623b      	str	r3, [r7, #32]
  return driver;
 800df44:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800df46:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800df48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d101      	bne.n	800df52 <process_control_request+0x3ae>
 800df4e:	2300      	movs	r3, #0
 800df50:	e113      	b.n	800e17a <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800df52:	79fb      	ldrb	r3, [r7, #7]
 800df54:	683a      	ldr	r2, [r7, #0]
 800df56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800df58:	4618      	mov	r0, r3
 800df5a:	f7ff fe0b 	bl	800db74 <invoke_class_control>
 800df5e:	4603      	mov	r3, r0
 800df60:	f083 0301 	eor.w	r3, r3, #1
 800df64:	b2db      	uxtb	r3, r3
 800df66:	2b00      	cmp	r3, #0
 800df68:	f000 8105 	beq.w	800e176 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800df74:	b2db      	uxtb	r3, r3
 800df76:	2b00      	cmp	r3, #0
 800df78:	d001      	beq.n	800df7e <process_control_request+0x3da>
 800df7a:	2300      	movs	r3, #0
 800df7c:	e0fd      	b.n	800e17a <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800df7e:	2000      	movs	r0, #0
 800df80:	f001 fa2a 	bl	800f3d8 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	785b      	ldrb	r3, [r3, #1]
 800df88:	2b0a      	cmp	r3, #10
 800df8a:	d002      	beq.n	800df92 <process_control_request+0x3ee>
 800df8c:	2b0b      	cmp	r3, #11
 800df8e:	d00a      	beq.n	800dfa6 <process_control_request+0x402>
 800df90:	e00f      	b.n	800dfb2 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800df92:	2300      	movs	r3, #0
 800df94:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800df96:	f107 020f 	add.w	r2, r7, #15
 800df9a:	79f8      	ldrb	r0, [r7, #7]
 800df9c:	2301      	movs	r3, #1
 800df9e:	6839      	ldr	r1, [r7, #0]
 800dfa0:	f001 f99e 	bl	800f2e0 <tud_control_xfer>
            break;
 800dfa4:	e007      	b.n	800dfb6 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800dfa6:	79fb      	ldrb	r3, [r7, #7]
 800dfa8:	6839      	ldr	r1, [r7, #0]
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f001 f914 	bl	800f1d8 <tud_control_status>
            break;
 800dfb0:	e001      	b.n	800dfb6 <process_control_request+0x412>

          default: return false;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	e0e1      	b.n	800e17a <process_control_request+0x5d6>
        }
      }
      break;
 800dfb6:	e0de      	b.n	800e176 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	889b      	ldrh	r3, [r3, #4]
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	83bb      	strh	r3, [r7, #28]
 800dfc0:	8bbb      	ldrh	r3, [r7, #28]
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800dfc8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfcc:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dfce:	7fbb      	ldrb	r3, [r7, #30]
 800dfd0:	f003 030f 	and.w	r3, r3, #15
 800dfd4:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800dfd6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800dfda:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfde:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dfe0:	7ffb      	ldrb	r3, [r7, #31]
 800dfe2:	09db      	lsrs	r3, r3, #7
 800dfe4:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800dfe6:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800dfea:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800dfee:	2b05      	cmp	r3, #5
 800dff0:	d90a      	bls.n	800e008 <process_control_request+0x464>
 800dff2:	4b40      	ldr	r3, [pc, #256]	@ (800e0f4 <process_control_request+0x550>)
 800dff4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	f003 0301 	and.w	r3, r3, #1
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d000      	beq.n	800e004 <process_control_request+0x460>
 800e002:	be00      	bkpt	0x0000
 800e004:	2300      	movs	r3, #0
 800e006:	e0b8      	b.n	800e17a <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800e008:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800e00c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800e010:	4937      	ldr	r1, [pc, #220]	@ (800e0f0 <process_control_request+0x54c>)
 800e012:	0052      	lsls	r2, r2, #1
 800e014:	440a      	add	r2, r1
 800e016:	4413      	add	r3, r2
 800e018:	3314      	adds	r3, #20
 800e01a:	781b      	ldrb	r3, [r3, #0]
 800e01c:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800e01e:	2300      	movs	r3, #0
 800e020:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800e022:	4b35      	ldr	r3, [pc, #212]	@ (800e0f8 <process_control_request+0x554>)
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	7efa      	ldrb	r2, [r7, #27]
 800e028:	429a      	cmp	r2, r3
 800e02a:	d209      	bcs.n	800e040 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800e02c:	4b33      	ldr	r3, [pc, #204]	@ (800e0fc <process_control_request+0x558>)
 800e02e:	6819      	ldr	r1, [r3, #0]
 800e030:	7efa      	ldrb	r2, [r7, #27]
 800e032:	4613      	mov	r3, r2
 800e034:	00db      	lsls	r3, r3, #3
 800e036:	4413      	add	r3, r2
 800e038:	009b      	lsls	r3, r3, #2
 800e03a:	440b      	add	r3, r1
 800e03c:	617b      	str	r3, [r7, #20]
 800e03e:	e00f      	b.n	800e060 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800e040:	4b2d      	ldr	r3, [pc, #180]	@ (800e0f8 <process_control_request+0x554>)
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	7efa      	ldrb	r2, [r7, #27]
 800e046:	1ad3      	subs	r3, r2, r3
 800e048:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e04a:	7efb      	ldrb	r3, [r7, #27]
 800e04c:	2b03      	cmp	r3, #3
 800e04e:	d807      	bhi.n	800e060 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800e050:	7efa      	ldrb	r2, [r7, #27]
 800e052:	4613      	mov	r3, r2
 800e054:	00db      	lsls	r3, r3, #3
 800e056:	4413      	add	r3, r2
 800e058:	009b      	lsls	r3, r3, #2
 800e05a:	4a29      	ldr	r2, [pc, #164]	@ (800e100 <process_control_request+0x55c>)
 800e05c:	4413      	add	r3, r2
 800e05e:	617b      	str	r3, [r7, #20]
  return driver;
 800e060:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800e062:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	781b      	ldrb	r3, [r3, #0]
 800e068:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e06c:	b2db      	uxtb	r3, r3
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d00c      	beq.n	800e08c <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800e072:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e074:	2b00      	cmp	r3, #0
 800e076:	d101      	bne.n	800e07c <process_control_request+0x4d8>
 800e078:	2300      	movs	r3, #0
 800e07a:	e07e      	b.n	800e17a <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800e07c:	79fb      	ldrb	r3, [r7, #7]
 800e07e:	683a      	ldr	r2, [r7, #0]
 800e080:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e082:	4618      	mov	r0, r3
 800e084:	f7ff fd76 	bl	800db74 <invoke_class_control>
 800e088:	4603      	mov	r3, r0
 800e08a:	e076      	b.n	800e17a <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	785b      	ldrb	r3, [r3, #1]
 800e090:	2b03      	cmp	r3, #3
 800e092:	d01c      	beq.n	800e0ce <process_control_request+0x52a>
 800e094:	2b03      	cmp	r3, #3
 800e096:	dc56      	bgt.n	800e146 <process_control_request+0x5a2>
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d002      	beq.n	800e0a2 <process_control_request+0x4fe>
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d016      	beq.n	800e0ce <process_control_request+0x52a>
 800e0a0:	e051      	b.n	800e146 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800e0a2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e0a6:	79fb      	ldrb	r3, [r7, #7]
 800e0a8:	4611      	mov	r1, r2
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f001 f83c 	bl	800f128 <usbd_edpt_stalled>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d001      	beq.n	800e0ba <process_control_request+0x516>
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	e000      	b.n	800e0bc <process_control_request+0x518>
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800e0be:	f107 020c 	add.w	r2, r7, #12
 800e0c2:	79f8      	ldrb	r0, [r7, #7]
 800e0c4:	2302      	movs	r3, #2
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	f001 f90a 	bl	800f2e0 <tud_control_xfer>
          }
          break;
 800e0cc:	e047      	b.n	800e15e <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	885b      	ldrh	r3, [r3, #2]
 800e0d2:	b29b      	uxth	r3, r3
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d11c      	bne.n	800e112 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	785b      	ldrb	r3, [r3, #1]
 800e0dc:	2b01      	cmp	r3, #1
 800e0de:	d111      	bne.n	800e104 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800e0e0:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e0e4:	79fb      	ldrb	r3, [r7, #7]
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f000 ffdf 	bl	800f0ac <usbd_edpt_clear_stall>
 800e0ee:	e010      	b.n	800e112 <process_control_request+0x56e>
 800e0f0:	20009fc8 	.word	0x20009fc8
 800e0f4:	e000edf0 	.word	0xe000edf0
 800e0f8:	20009ffc 	.word	0x20009ffc
 800e0fc:	20009ff8 	.word	0x20009ff8
 800e100:	08013b0c 	.word	0x08013b0c
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800e104:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800e108:	79fb      	ldrb	r3, [r7, #7]
 800e10a:	4611      	mov	r1, r2
 800e10c:	4618      	mov	r0, r3
 800e10e:	f000 ff8f 	bl	800f030 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800e112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e114:	2b00      	cmp	r3, #0
 800e116:	d021      	beq.n	800e15c <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800e118:	79fb      	ldrb	r3, [r7, #7]
 800e11a:	683a      	ldr	r2, [r7, #0]
 800e11c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e11e:	4618      	mov	r0, r3
 800e120:	f7ff fd28 	bl	800db74 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800e124:	2000      	movs	r0, #0
 800e126:	f001 f957 	bl	800f3d8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800e12a:	4b16      	ldr	r3, [pc, #88]	@ (800e184 <process_control_request+0x5e0>)
 800e12c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800e130:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e134:	b2db      	uxtb	r3, r3
 800e136:	2b00      	cmp	r3, #0
 800e138:	d110      	bne.n	800e15c <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800e13a:	79fb      	ldrb	r3, [r7, #7]
 800e13c:	6839      	ldr	r1, [r7, #0]
 800e13e:	4618      	mov	r0, r3
 800e140:	f001 f84a 	bl	800f1d8 <tud_control_status>
              }
            }
          }
          break;
 800e144:	e00a      	b.n	800e15c <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800e146:	4b10      	ldr	r3, [pc, #64]	@ (800e188 <process_control_request+0x5e4>)
 800e148:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e14a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f003 0301 	and.w	r3, r3, #1
 800e152:	2b00      	cmp	r3, #0
 800e154:	d000      	beq.n	800e158 <process_control_request+0x5b4>
 800e156:	be00      	bkpt	0x0000
            return false;
 800e158:	2300      	movs	r3, #0
 800e15a:	e00e      	b.n	800e17a <process_control_request+0x5d6>
          break;
 800e15c:	bf00      	nop
        }
      }
      break;
 800e15e:	e00b      	b.n	800e178 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800e160:	4b09      	ldr	r3, [pc, #36]	@ (800e188 <process_control_request+0x5e4>)
 800e162:	637b      	str	r3, [r7, #52]	@ 0x34
 800e164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f003 0301 	and.w	r3, r3, #1
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d000      	beq.n	800e172 <process_control_request+0x5ce>
 800e170:	be00      	bkpt	0x0000
      return false;
 800e172:	2300      	movs	r3, #0
 800e174:	e001      	b.n	800e17a <process_control_request+0x5d6>
      break;
 800e176:	bf00      	nop
  }

  return true;
 800e178:	2301      	movs	r3, #1
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3768      	adds	r7, #104	@ 0x68
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}
 800e182:	bf00      	nop
 800e184:	20009fc8 	.word	0x20009fc8
 800e188:	e000edf0 	.word	0xe000edf0

0800e18c <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b096      	sub	sp, #88	@ 0x58
 800e190:	af00      	add	r7, sp, #0
 800e192:	4603      	mov	r3, r0
 800e194:	460a      	mov	r2, r1
 800e196:	71fb      	strb	r3, [r7, #7]
 800e198:	4613      	mov	r3, r2
 800e19a:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800e19c:	79bb      	ldrb	r3, [r7, #6]
 800e19e:	3b01      	subs	r3, #1
 800e1a0:	b2db      	uxtb	r3, r3
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7f4 f9c6 	bl	8002534 <tud_descriptor_configuration_cb>
 800e1a8:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800e1aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d003      	beq.n	800e1b8 <process_set_config+0x2c>
 800e1b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1b2:	785b      	ldrb	r3, [r3, #1]
 800e1b4:	2b02      	cmp	r3, #2
 800e1b6:	d00a      	beq.n	800e1ce <process_set_config+0x42>
 800e1b8:	4b8b      	ldr	r3, [pc, #556]	@ (800e3e8 <process_set_config+0x25c>)
 800e1ba:	623b      	str	r3, [r7, #32]
 800e1bc:	6a3b      	ldr	r3, [r7, #32]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f003 0301 	and.w	r3, r3, #1
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d000      	beq.n	800e1ca <process_set_config+0x3e>
 800e1c8:	be00      	bkpt	0x0000
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	e107      	b.n	800e3de <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800e1ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1d0:	79db      	ldrb	r3, [r3, #7]
 800e1d2:	115b      	asrs	r3, r3, #5
 800e1d4:	f003 0301 	and.w	r3, r3, #1
 800e1d8:	b2d9      	uxtb	r1, r3
 800e1da:	4a84      	ldr	r2, [pc, #528]	@ (800e3ec <process_set_config+0x260>)
 800e1dc:	7813      	ldrb	r3, [r2, #0]
 800e1de:	f361 1304 	bfi	r3, r1, #4, #1
 800e1e2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800e1e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1e6:	79db      	ldrb	r3, [r3, #7]
 800e1e8:	119b      	asrs	r3, r3, #6
 800e1ea:	f003 0301 	and.w	r3, r3, #1
 800e1ee:	b2d9      	uxtb	r1, r3
 800e1f0:	4a7e      	ldr	r2, [pc, #504]	@ (800e3ec <process_set_config+0x260>)
 800e1f2:	7813      	ldrb	r3, [r2, #0]
 800e1f4:	f361 1345 	bfi	r3, r1, #5, #1
 800e1f8:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800e1fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1fc:	3309      	adds	r3, #9
 800e1fe:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800e200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e202:	885b      	ldrh	r3, [r3, #2]
 800e204:	b29b      	uxth	r3, r3
 800e206:	461a      	mov	r2, r3
 800e208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e20a:	4413      	add	r3, r2
 800e20c:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800e20e:	e0e0      	b.n	800e3d2 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800e210:	2301      	movs	r3, #1
 800e212:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e218:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e21a:	69fb      	ldr	r3, [r7, #28]
 800e21c:	3301      	adds	r3, #1
 800e21e:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800e220:	2b0b      	cmp	r3, #11
 800e222:	d10f      	bne.n	800e244 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800e224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e226:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800e228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e22a:	78db      	ldrb	r3, [r3, #3]
 800e22c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e232:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800e234:	69bb      	ldr	r3, [r7, #24]
 800e236:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	461a      	mov	r2, r3
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800e242:	657b      	str	r3, [r7, #84]	@ 0x54
 800e244:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e246:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	3301      	adds	r3, #1
 800e24c:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800e24e:	2b04      	cmp	r3, #4
 800e250:	d00a      	beq.n	800e268 <process_set_config+0xdc>
 800e252:	4b65      	ldr	r3, [pc, #404]	@ (800e3e8 <process_set_config+0x25c>)
 800e254:	627b      	str	r3, [r7, #36]	@ 0x24
 800e256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	f003 0301 	and.w	r3, r3, #1
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d000      	beq.n	800e264 <process_set_config+0xd8>
 800e262:	be00      	bkpt	0x0000
 800e264:	2300      	movs	r3, #0
 800e266:	e0ba      	b.n	800e3de <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800e268:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e26a:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800e26c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e26e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e270:	1ad3      	subs	r3, r2, r3
 800e272:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e274:	2300      	movs	r3, #0
 800e276:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e27a:	e08e      	b.n	800e39a <process_set_config+0x20e>
 800e27c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e280:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800e282:	2300      	movs	r3, #0
 800e284:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800e286:	4b5a      	ldr	r3, [pc, #360]	@ (800e3f0 <process_set_config+0x264>)
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	7bfa      	ldrb	r2, [r7, #15]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d209      	bcs.n	800e2a4 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800e290:	4b58      	ldr	r3, [pc, #352]	@ (800e3f4 <process_set_config+0x268>)
 800e292:	6819      	ldr	r1, [r3, #0]
 800e294:	7bfa      	ldrb	r2, [r7, #15]
 800e296:	4613      	mov	r3, r2
 800e298:	00db      	lsls	r3, r3, #3
 800e29a:	4413      	add	r3, r2
 800e29c:	009b      	lsls	r3, r3, #2
 800e29e:	440b      	add	r3, r1
 800e2a0:	60bb      	str	r3, [r7, #8]
 800e2a2:	e00f      	b.n	800e2c4 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800e2a4:	4b52      	ldr	r3, [pc, #328]	@ (800e3f0 <process_set_config+0x264>)
 800e2a6:	781b      	ldrb	r3, [r3, #0]
 800e2a8:	7bfa      	ldrb	r2, [r7, #15]
 800e2aa:	1ad3      	subs	r3, r2, r3
 800e2ac:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e2ae:	7bfb      	ldrb	r3, [r7, #15]
 800e2b0:	2b03      	cmp	r3, #3
 800e2b2:	d807      	bhi.n	800e2c4 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800e2b4:	7bfa      	ldrb	r2, [r7, #15]
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	00db      	lsls	r3, r3, #3
 800e2ba:	4413      	add	r3, r2
 800e2bc:	009b      	lsls	r3, r3, #2
 800e2be:	4a4e      	ldr	r2, [pc, #312]	@ (800e3f8 <process_set_config+0x26c>)
 800e2c0:	4413      	add	r3, r2
 800e2c2:	60bb      	str	r3, [r7, #8]
  return driver;
 800e2c4:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800e2c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800e2c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d10a      	bne.n	800e2e4 <process_set_config+0x158>
 800e2ce:	4b46      	ldr	r3, [pc, #280]	@ (800e3e8 <process_set_config+0x25c>)
 800e2d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	f003 0301 	and.w	r3, r3, #1
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d000      	beq.n	800e2e0 <process_set_config+0x154>
 800e2de:	be00      	bkpt	0x0000
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	e07c      	b.n	800e3de <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800e2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e6:	691b      	ldr	r3, [r3, #16]
 800e2e8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800e2ea:	79f8      	ldrb	r0, [r7, #7]
 800e2ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e2ee:	4798      	blx	r3
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800e2f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2f6:	2b08      	cmp	r3, #8
 800e2f8:	d94a      	bls.n	800e390 <process_set_config+0x204>
 800e2fa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e2fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e2fe:	429a      	cmp	r2, r3
 800e300:	d846      	bhi.n	800e390 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800e302:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e306:	2b01      	cmp	r3, #1
 800e308:	d107      	bne.n	800e31a <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800e30a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e30c:	691b      	ldr	r3, [r3, #16]
 800e30e:	4a3b      	ldr	r2, [pc, #236]	@ (800e3fc <process_set_config+0x270>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d102      	bne.n	800e31a <process_set_config+0x18e>
            assoc_itf_count = 2;
 800e314:	2302      	movs	r3, #2
 800e316:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e31a:	2300      	movs	r3, #0
 800e31c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e320:	e024      	b.n	800e36c <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800e322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e324:	789a      	ldrb	r2, [r3, #2]
 800e326:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e32a:	4413      	add	r3, r2
 800e32c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800e330:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e334:	4a2d      	ldr	r2, [pc, #180]	@ (800e3ec <process_set_config+0x260>)
 800e336:	4413      	add	r3, r2
 800e338:	791b      	ldrb	r3, [r3, #4]
 800e33a:	2bff      	cmp	r3, #255	@ 0xff
 800e33c:	d00a      	beq.n	800e354 <process_set_config+0x1c8>
 800e33e:	4b2a      	ldr	r3, [pc, #168]	@ (800e3e8 <process_set_config+0x25c>)
 800e340:	633b      	str	r3, [r7, #48]	@ 0x30
 800e342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f003 0301 	and.w	r3, r3, #1
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d000      	beq.n	800e350 <process_set_config+0x1c4>
 800e34e:	be00      	bkpt	0x0000
 800e350:	2300      	movs	r3, #0
 800e352:	e044      	b.n	800e3de <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800e354:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e358:	4a24      	ldr	r2, [pc, #144]	@ (800e3ec <process_set_config+0x260>)
 800e35a:	4413      	add	r3, r2
 800e35c:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e360:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e362:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e366:	3301      	adds	r3, #1
 800e368:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e36c:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800e370:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e374:	429a      	cmp	r2, r3
 800e376:	d3d4      	bcc.n	800e322 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800e378:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e37c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e37e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e380:	481f      	ldr	r0, [pc, #124]	@ (800e400 <process_set_config+0x274>)
 800e382:	f003 fb95 	bl	8011ab0 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800e386:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e388:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e38a:	4413      	add	r3, r2
 800e38c:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800e38e:	e00d      	b.n	800e3ac <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e390:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e394:	3301      	adds	r3, #1
 800e396:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e39a:	4b15      	ldr	r3, [pc, #84]	@ (800e3f0 <process_set_config+0x264>)
 800e39c:	781b      	ldrb	r3, [r3, #0]
 800e39e:	3304      	adds	r3, #4
 800e3a0:	b2db      	uxtb	r3, r3
 800e3a2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e3a6:	429a      	cmp	r2, r3
 800e3a8:	f4ff af68 	bcc.w	800e27c <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800e3ac:	4b10      	ldr	r3, [pc, #64]	@ (800e3f0 <process_set_config+0x264>)
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	3304      	adds	r3, #4
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e3b8:	429a      	cmp	r2, r3
 800e3ba:	d30a      	bcc.n	800e3d2 <process_set_config+0x246>
 800e3bc:	4b0a      	ldr	r3, [pc, #40]	@ (800e3e8 <process_set_config+0x25c>)
 800e3be:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f003 0301 	and.w	r3, r3, #1
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d000      	beq.n	800e3ce <process_set_config+0x242>
 800e3cc:	be00      	bkpt	0x0000
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	e005      	b.n	800e3de <process_set_config+0x252>
  while( p_desc < desc_end )
 800e3d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e3d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	f4ff af1a 	bcc.w	800e210 <process_set_config+0x84>
  }

  return true;
 800e3dc:	2301      	movs	r3, #1
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	3758      	adds	r7, #88	@ 0x58
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}
 800e3e6:	bf00      	nop
 800e3e8:	e000edf0 	.word	0xe000edf0
 800e3ec:	20009fc8 	.word	0x20009fc8
 800e3f0:	20009ffc 	.word	0x20009ffc
 800e3f4:	20009ff8 	.word	0x20009ff8
 800e3f8:	08013b0c 	.word	0x08013b0c
 800e3fc:	08009b39 	.word	0x08009b39
 800e400:	20009fdc 	.word	0x20009fdc

0800e404 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b094      	sub	sp, #80	@ 0x50
 800e408:	af00      	add	r7, sp, #0
 800e40a:	4603      	mov	r3, r0
 800e40c:	6039      	str	r1, [r7, #0]
 800e40e:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	885b      	ldrh	r3, [r3, #2]
 800e414:	b29b      	uxth	r3, r3
 800e416:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800e418:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e41a:	0a1b      	lsrs	r3, r3, #8
 800e41c:	b29b      	uxth	r3, r3
 800e41e:	b2db      	uxtb	r3, r3
 800e420:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	885b      	ldrh	r3, [r3, #2]
 800e428:	b29b      	uxth	r3, r3
 800e42a:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800e42c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e42e:	b2db      	uxtb	r3, r3
 800e430:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800e434:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e438:	3b01      	subs	r3, #1
 800e43a:	2b0e      	cmp	r3, #14
 800e43c:	f200 80b4 	bhi.w	800e5a8 <process_get_descriptor+0x1a4>
 800e440:	a201      	add	r2, pc, #4	@ (adr r2, 800e448 <process_get_descriptor+0x44>)
 800e442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e446:	bf00      	nop
 800e448:	0800e485 	.word	0x0800e485
 800e44c:	0800e4e9 	.word	0x0800e4e9
 800e450:	0800e54f 	.word	0x0800e54f
 800e454:	0800e5a9 	.word	0x0800e5a9
 800e458:	0800e5a9 	.word	0x0800e5a9
 800e45c:	0800e583 	.word	0x0800e583
 800e460:	0800e4e9 	.word	0x0800e4e9
 800e464:	0800e5a9 	.word	0x0800e5a9
 800e468:	0800e5a9 	.word	0x0800e5a9
 800e46c:	0800e5a9 	.word	0x0800e5a9
 800e470:	0800e5a9 	.word	0x0800e5a9
 800e474:	0800e5a9 	.word	0x0800e5a9
 800e478:	0800e5a9 	.word	0x0800e5a9
 800e47c:	0800e5a9 	.word	0x0800e5a9
 800e480:	0800e4b7 	.word	0x0800e4b7
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800e484:	f7f4 f826 	bl	80024d4 <tud_descriptor_device_cb>
 800e488:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800e48a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d10a      	bne.n	800e4a6 <process_get_descriptor+0xa2>
 800e490:	4b48      	ldr	r3, [pc, #288]	@ (800e5b4 <process_get_descriptor+0x1b0>)
 800e492:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f003 0301 	and.w	r3, r3, #1
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d000      	beq.n	800e4a2 <process_get_descriptor+0x9e>
 800e4a0:	be00      	bkpt	0x0000
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	e081      	b.n	800e5aa <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800e4a6:	79f8      	ldrb	r0, [r7, #7]
 800e4a8:	2312      	movs	r3, #18
 800e4aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4ac:	6839      	ldr	r1, [r7, #0]
 800e4ae:	f000 ff17 	bl	800f2e0 <tud_control_xfer>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	e079      	b.n	800e5aa <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800e4b6:	f7fe ffab 	bl	800d410 <tud_descriptor_bos_cb>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800e4be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d101      	bne.n	800e4c8 <process_get_descriptor+0xc4>
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	e070      	b.n	800e5aa <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800e4c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4ca:	3302      	adds	r3, #2
 800e4cc:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800e4ce:	6a3b      	ldr	r3, [r7, #32]
 800e4d0:	881b      	ldrh	r3, [r3, #0]
 800e4d2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800e4d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4d8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800e4dc:	79f8      	ldrb	r0, [r7, #7]
 800e4de:	6839      	ldr	r1, [r7, #0]
 800e4e0:	f000 fefe 	bl	800f2e0 <tud_control_xfer>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	e060      	b.n	800e5aa <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800e4e8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e4ec:	2b02      	cmp	r3, #2
 800e4ee:	d114      	bne.n	800e51a <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800e4f0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	f7f4 f81d 	bl	8002534 <tud_descriptor_configuration_cb>
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800e4fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e500:	2b00      	cmp	r3, #0
 800e502:	d116      	bne.n	800e532 <process_get_descriptor+0x12e>
 800e504:	4b2b      	ldr	r3, [pc, #172]	@ (800e5b4 <process_get_descriptor+0x1b0>)
 800e506:	637b      	str	r3, [r7, #52]	@ 0x34
 800e508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	f003 0301 	and.w	r3, r3, #1
 800e510:	2b00      	cmp	r3, #0
 800e512:	d000      	beq.n	800e516 <process_get_descriptor+0x112>
 800e514:	be00      	bkpt	0x0000
 800e516:	2300      	movs	r3, #0
 800e518:	e047      	b.n	800e5aa <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800e51a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e51e:	4618      	mov	r0, r3
 800e520:	f7fe ff86 	bl	800d430 <tud_descriptor_other_speed_configuration_cb>
 800e524:	4603      	mov	r3, r0
 800e526:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800e528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d101      	bne.n	800e532 <process_get_descriptor+0x12e>
 800e52e:	2300      	movs	r3, #0
 800e530:	e03b      	b.n	800e5aa <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800e532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e534:	3302      	adds	r3, #2
 800e536:	61fb      	str	r3, [r7, #28]
 800e538:	69fb      	ldr	r3, [r7, #28]
 800e53a:	881b      	ldrh	r3, [r3, #0]
 800e53c:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800e53e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e540:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800e542:	79f8      	ldrb	r0, [r7, #7]
 800e544:	6839      	ldr	r1, [r7, #0]
 800e546:	f000 fecb 	bl	800f2e0 <tud_control_xfer>
 800e54a:	4603      	mov	r3, r0
 800e54c:	e02d      	b.n	800e5aa <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	889b      	ldrh	r3, [r3, #4]
 800e552:	b29a      	uxth	r2, r3
 800e554:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e558:	4611      	mov	r1, r2
 800e55a:	4618      	mov	r0, r3
 800e55c:	f7f4 f810 	bl	8002580 <tud_descriptor_string_cb>
 800e560:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800e562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e564:	2b00      	cmp	r3, #0
 800e566:	d101      	bne.n	800e56c <process_get_descriptor+0x168>
 800e568:	2300      	movs	r3, #0
 800e56a:	e01e      	b.n	800e5aa <process_get_descriptor+0x1a6>
 800e56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e56e:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800e570:	69bb      	ldr	r3, [r7, #24]
 800e572:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800e574:	79f8      	ldrb	r0, [r7, #7]
 800e576:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e578:	6839      	ldr	r1, [r7, #0]
 800e57a:	f000 feb1 	bl	800f2e0 <tud_control_xfer>
 800e57e:	4603      	mov	r3, r0
 800e580:	e013      	b.n	800e5aa <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800e582:	f7fe ff4d 	bl	800d420 <tud_descriptor_device_qualifier_cb>
 800e586:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800e588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d101      	bne.n	800e592 <process_get_descriptor+0x18e>
 800e58e:	2300      	movs	r3, #0
 800e590:	e00b      	b.n	800e5aa <process_get_descriptor+0x1a6>
 800e592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e594:	617b      	str	r3, [r7, #20]
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800e59a:	79f8      	ldrb	r0, [r7, #7]
 800e59c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e59e:	6839      	ldr	r1, [r7, #0]
 800e5a0:	f000 fe9e 	bl	800f2e0 <tud_control_xfer>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	e000      	b.n	800e5aa <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800e5a8:	2300      	movs	r3, #0
  }
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3750      	adds	r7, #80	@ 0x50
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}
 800e5b2:	bf00      	nop
 800e5b4:	e000edf0 	.word	0xe000edf0

0800e5b8 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800e5b8:	b590      	push	{r4, r7, lr}
 800e5ba:	b0a5      	sub	sp, #148	@ 0x94
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	460b      	mov	r3, r1
 800e5c2:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	785b      	ldrb	r3, [r3, #1]
 800e5ce:	3b02      	subs	r3, #2
 800e5d0:	2b05      	cmp	r3, #5
 800e5d2:	f200 823c 	bhi.w	800ea4e <dcd_event_handler+0x496>
 800e5d6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5dc <dcd_event_handler+0x24>)
 800e5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5dc:	0800e5f5 	.word	0x0800e5f5
 800e5e0:	0800e665 	.word	0x0800e665
 800e5e4:	0800e621 	.word	0x0800e621
 800e5e8:	0800e643 	.word	0x0800e643
 800e5ec:	0800e8c5 	.word	0x0800e8c5
 800e5f0:	0800e8db 	.word	0x0800e8db
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800e5f4:	4aad      	ldr	r2, [pc, #692]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e5f6:	7813      	ldrb	r3, [r2, #0]
 800e5f8:	f023 0301 	bic.w	r3, r3, #1
 800e5fc:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800e5fe:	4aab      	ldr	r2, [pc, #684]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e600:	7813      	ldrb	r3, [r2, #0]
 800e602:	f023 0302 	bic.w	r3, r3, #2
 800e606:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800e608:	4ba8      	ldr	r3, [pc, #672]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e60a:	2200      	movs	r2, #0
 800e60c:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800e60e:	4aa7      	ldr	r2, [pc, #668]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e610:	7813      	ldrb	r3, [r2, #0]
 800e612:	f023 0304 	bic.w	r3, r3, #4
 800e616:	7013      	strb	r3, [r2, #0]
      send = true;
 800e618:	2301      	movs	r3, #1
 800e61a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e61e:	e221      	b.n	800ea64 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800e620:	4ba2      	ldr	r3, [pc, #648]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e628:	b2db      	uxtb	r3, r3
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	f000 8213 	beq.w	800ea56 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800e630:	4a9e      	ldr	r2, [pc, #632]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e632:	7813      	ldrb	r3, [r2, #0]
 800e634:	f043 0304 	orr.w	r3, r3, #4
 800e638:	7013      	strb	r3, [r2, #0]
        send = true;
 800e63a:	2301      	movs	r3, #1
 800e63c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e640:	e209      	b.n	800ea56 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800e642:	4b9a      	ldr	r3, [pc, #616]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e64a:	b2db      	uxtb	r3, r3
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	f000 8204 	beq.w	800ea5a <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800e652:	4a96      	ldr	r2, [pc, #600]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e654:	7813      	ldrb	r3, [r2, #0]
 800e656:	f023 0304 	bic.w	r3, r3, #4
 800e65a:	7013      	strb	r3, [r2, #0]
        send = true;
 800e65c:	2301      	movs	r3, #1
 800e65e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e662:	e1fa      	b.n	800ea5a <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e664:	2300      	movs	r3, #0
 800e666:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e66a:	e044      	b.n	800e6f6 <dcd_event_handler+0x13e>
 800e66c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e670:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800e674:	2300      	movs	r3, #0
 800e676:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800e678:	4b8d      	ldr	r3, [pc, #564]	@ (800e8b0 <dcd_event_handler+0x2f8>)
 800e67a:	781b      	ldrb	r3, [r3, #0]
 800e67c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e680:	429a      	cmp	r2, r3
 800e682:	d20a      	bcs.n	800e69a <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800e684:	4b8b      	ldr	r3, [pc, #556]	@ (800e8b4 <dcd_event_handler+0x2fc>)
 800e686:	6819      	ldr	r1, [r3, #0]
 800e688:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e68c:	4613      	mov	r3, r2
 800e68e:	00db      	lsls	r3, r3, #3
 800e690:	4413      	add	r3, r2
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	440b      	add	r3, r1
 800e696:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e698:	e013      	b.n	800e6c2 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800e69a:	4b85      	ldr	r3, [pc, #532]	@ (800e8b0 <dcd_event_handler+0x2f8>)
 800e69c:	781b      	ldrb	r3, [r3, #0]
 800e69e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e6a2:	1ad3      	subs	r3, r2, r3
 800e6a4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e6a8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e6ac:	2b03      	cmp	r3, #3
 800e6ae:	d808      	bhi.n	800e6c2 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800e6b0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e6b4:	4613      	mov	r3, r2
 800e6b6:	00db      	lsls	r3, r3, #3
 800e6b8:	4413      	add	r3, r2
 800e6ba:	009b      	lsls	r3, r3, #2
 800e6bc:	4a7e      	ldr	r2, [pc, #504]	@ (800e8b8 <dcd_event_handler+0x300>)
 800e6be:	4413      	add	r3, r2
 800e6c0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800e6c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800e6c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800e6c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00d      	beq.n	800e6ec <dcd_event_handler+0x134>
 800e6d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6d4:	6a1b      	ldr	r3, [r3, #32]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d008      	beq.n	800e6ec <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800e6da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6de:	6a1b      	ldr	r3, [r3, #32]
 800e6e0:	687a      	ldr	r2, [r7, #4]
 800e6e2:	7810      	ldrb	r0, [r2, #0]
 800e6e4:	687a      	ldr	r2, [r7, #4]
 800e6e6:	6852      	ldr	r2, [r2, #4]
 800e6e8:	4611      	mov	r1, r2
 800e6ea:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e6ec:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e6f0:	3301      	adds	r3, #1
 800e6f2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e6f6:	4b6e      	ldr	r3, [pc, #440]	@ (800e8b0 <dcd_event_handler+0x2f8>)
 800e6f8:	781b      	ldrb	r3, [r3, #0]
 800e6fa:	3304      	adds	r3, #4
 800e6fc:	b2db      	uxtb	r3, r3
 800e6fe:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800e702:	429a      	cmp	r2, r3
 800e704:	d3b2      	bcc.n	800e66c <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800e706:	4b69      	ldr	r3, [pc, #420]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e708:	781b      	ldrb	r3, [r3, #0]
 800e70a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800e70e:	b2db      	uxtb	r3, r3
 800e710:	2b00      	cmp	r3, #0
 800e712:	d05a      	beq.n	800e7ca <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800e714:	4a65      	ldr	r2, [pc, #404]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e716:	7813      	ldrb	r3, [r2, #0]
 800e718:	f023 0304 	bic.w	r3, r3, #4
 800e71c:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800e71e:	f107 0314 	add.w	r3, r7, #20
 800e722:	2200      	movs	r2, #0
 800e724:	601a      	str	r2, [r3, #0]
 800e726:	605a      	str	r2, [r3, #4]
 800e728:	609a      	str	r2, [r3, #8]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	753b      	strb	r3, [r7, #20]
 800e730:	2305      	movs	r3, #5
 800e732:	757b      	strb	r3, [r7, #21]
 800e734:	f107 0314 	add.w	r3, r7, #20
 800e738:	677b      	str	r3, [r7, #116]	@ 0x74
 800e73a:	78fb      	ldrb	r3, [r7, #3]
 800e73c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e740:	4b5e      	ldr	r3, [pc, #376]	@ (800e8bc <dcd_event_handler+0x304>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e746:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e748:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e74a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e74e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800e752:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e756:	f083 0301 	eor.w	r3, r3, #1
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d003      	beq.n	800e768 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800e760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	2000      	movs	r0, #0
 800e766:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e76a:	3304      	adds	r3, #4
 800e76c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e76e:	4618      	mov	r0, r3
 800e770:	f7fe fd0a 	bl	800d188 <tu_fifo_write>
 800e774:	4603      	mov	r3, r0
 800e776:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800e77a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e77e:	f083 0301 	eor.w	r3, r3, #1
 800e782:	b2db      	uxtb	r3, r3
 800e784:	2b00      	cmp	r3, #0
 800e786:	d003      	beq.n	800e790 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800e788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2001      	movs	r0, #1
 800e78e:	4798      	blx	r3
  }

  return success;
 800e790:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800e794:	f083 0301 	eor.w	r3, r3, #1
 800e798:	b2db      	uxtb	r3, r3
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d009      	beq.n	800e7b2 <dcd_event_handler+0x1fa>
 800e79e:	4b48      	ldr	r3, [pc, #288]	@ (800e8c0 <dcd_event_handler+0x308>)
 800e7a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800e7a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	f003 0301 	and.w	r3, r3, #1
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d00c      	beq.n	800e7c8 <dcd_event_handler+0x210>
 800e7ae:	be00      	bkpt	0x0000
 800e7b0:	e00a      	b.n	800e7c8 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e7b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e7b4:	7818      	ldrb	r0, [r3, #0]
 800e7b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e7b8:	785b      	ldrb	r3, [r3, #1]
 800e7ba:	4619      	mov	r1, r3
 800e7bc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	f7fe fe0d 	bl	800d3e0 <tud_event_hook_cb>
  return true;
 800e7c6:	e000      	b.n	800e7ca <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e7c8:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800e7ca:	4b38      	ldr	r3, [pc, #224]	@ (800e8ac <dcd_event_handler+0x2f4>)
 800e7cc:	78db      	ldrb	r3, [r3, #3]
 800e7ce:	b2db      	uxtb	r3, r3
 800e7d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800e7d8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e7dc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e7de:	fa22 f303 	lsr.w	r3, r2, r3
 800e7e2:	f003 0301 	and.w	r3, r3, #1
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	bf14      	ite	ne
 800e7ea:	2301      	movne	r3, #1
 800e7ec:	2300      	moveq	r3, #0
 800e7ee:	b2db      	uxtb	r3, r3
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	f000 8134 	beq.w	800ea5e <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800e7f6:	f107 0308 	add.w	r3, r7, #8
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	601a      	str	r2, [r3, #0]
 800e7fe:	605a      	str	r2, [r3, #4]
 800e800:	609a      	str	r2, [r3, #8]
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	781b      	ldrb	r3, [r3, #0]
 800e806:	723b      	strb	r3, [r7, #8]
 800e808:	2303      	movs	r3, #3
 800e80a:	727b      	strb	r3, [r7, #9]
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	60fb      	str	r3, [r7, #12]
 800e812:	f107 0308 	add.w	r3, r7, #8
 800e816:	657b      	str	r3, [r7, #84]	@ 0x54
 800e818:	78fb      	ldrb	r3, [r7, #3]
 800e81a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e81e:	4b27      	ldr	r3, [pc, #156]	@ (800e8bc <dcd_event_handler+0x304>)
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e826:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e828:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e82c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800e830:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e834:	f083 0301 	eor.w	r3, r3, #1
 800e838:	b2db      	uxtb	r3, r3
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d003      	beq.n	800e846 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800e83e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	2000      	movs	r0, #0
 800e844:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e848:	3304      	adds	r3, #4
 800e84a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e84c:	4618      	mov	r0, r3
 800e84e:	f7fe fc9b 	bl	800d188 <tu_fifo_write>
 800e852:	4603      	mov	r3, r0
 800e854:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800e858:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e85c:	f083 0301 	eor.w	r3, r3, #1
 800e860:	b2db      	uxtb	r3, r3
 800e862:	2b00      	cmp	r3, #0
 800e864:	d003      	beq.n	800e86e <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800e866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2001      	movs	r0, #1
 800e86c:	4798      	blx	r3
  return success;
 800e86e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e872:	f083 0301 	eor.w	r3, r3, #1
 800e876:	b2db      	uxtb	r3, r3
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d009      	beq.n	800e890 <dcd_event_handler+0x2d8>
 800e87c:	4b10      	ldr	r3, [pc, #64]	@ (800e8c0 <dcd_event_handler+0x308>)
 800e87e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e880:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	f003 0301 	and.w	r3, r3, #1
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d00c      	beq.n	800e8a6 <dcd_event_handler+0x2ee>
 800e88c:	be00      	bkpt	0x0000
 800e88e:	e00a      	b.n	800e8a6 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e890:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e892:	7818      	ldrb	r0, [r3, #0]
 800e894:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e896:	785b      	ldrb	r3, [r3, #1]
 800e898:	4619      	mov	r1, r3
 800e89a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e89e:	461a      	mov	r2, r3
 800e8a0:	f7fe fd9e 	bl	800d3e0 <tud_event_hook_cb>
  return true;
 800e8a4:	e000      	b.n	800e8a8 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e8a6:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800e8a8:	e0d9      	b.n	800ea5e <dcd_event_handler+0x4a6>
 800e8aa:	bf00      	nop
 800e8ac:	20009fc8 	.word	0x20009fc8
 800e8b0:	20009ffc 	.word	0x20009ffc
 800e8b4:	20009ff8 	.word	0x20009ff8
 800e8b8:	08013b0c 	.word	0x08013b0c
 800e8bc:	2000a0c0 	.word	0x2000a0c0
 800e8c0:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800e8c4:	4b90      	ldr	r3, [pc, #576]	@ (800eb08 <dcd_event_handler+0x550>)
 800e8c6:	781b      	ldrb	r3, [r3, #0]
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	3301      	adds	r3, #1
 800e8cc:	b2da      	uxtb	r2, r3
 800e8ce:	4b8e      	ldr	r3, [pc, #568]	@ (800eb08 <dcd_event_handler+0x550>)
 800e8d0:	701a      	strb	r2, [r3, #0]
      send = true;
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e8d8:	e0c4      	b.n	800ea64 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	791b      	ldrb	r3, [r3, #4]
 800e8de:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800e8e2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e8e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e8ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e8ee:	f003 030f 	and.w	r3, r3, #15
 800e8f2:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800e8f4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800e8f8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e8fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e900:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e904:	09db      	lsrs	r3, r3, #7
 800e906:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800e908:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800e90c:	2301      	movs	r3, #1
 800e90e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800e912:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e916:	2b00      	cmp	r3, #0
 800e918:	f000 80a3 	beq.w	800ea62 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e91c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e920:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e924:	4979      	ldr	r1, [pc, #484]	@ (800eb0c <dcd_event_handler+0x554>)
 800e926:	0052      	lsls	r2, r2, #1
 800e928:	440a      	add	r2, r1
 800e92a:	4413      	add	r3, r2
 800e92c:	3314      	adds	r3, #20
 800e92e:	781b      	ldrb	r3, [r3, #0]
 800e930:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800e934:	2300      	movs	r3, #0
 800e936:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800e938:	4b75      	ldr	r3, [pc, #468]	@ (800eb10 <dcd_event_handler+0x558>)
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e940:	429a      	cmp	r2, r3
 800e942:	d20a      	bcs.n	800e95a <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800e944:	4b73      	ldr	r3, [pc, #460]	@ (800eb14 <dcd_event_handler+0x55c>)
 800e946:	6819      	ldr	r1, [r3, #0]
 800e948:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e94c:	4613      	mov	r3, r2
 800e94e:	00db      	lsls	r3, r3, #3
 800e950:	4413      	add	r3, r2
 800e952:	009b      	lsls	r3, r3, #2
 800e954:	440b      	add	r3, r1
 800e956:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e958:	e013      	b.n	800e982 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800e95a:	4b6d      	ldr	r3, [pc, #436]	@ (800eb10 <dcd_event_handler+0x558>)
 800e95c:	781b      	ldrb	r3, [r3, #0]
 800e95e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e962:	1ad3      	subs	r3, r2, r3
 800e964:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e968:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800e96c:	2b03      	cmp	r3, #3
 800e96e:	d808      	bhi.n	800e982 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800e970:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e974:	4613      	mov	r3, r2
 800e976:	00db      	lsls	r3, r3, #3
 800e978:	4413      	add	r3, r2
 800e97a:	009b      	lsls	r3, r3, #2
 800e97c:	4a66      	ldr	r2, [pc, #408]	@ (800eb18 <dcd_event_handler+0x560>)
 800e97e:	4413      	add	r3, r2
 800e980:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800e982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e984:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800e988:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d068      	beq.n	800ea62 <dcd_event_handler+0x4aa>
 800e990:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e994:	69db      	ldr	r3, [r3, #28]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d063      	beq.n	800ea62 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800e99a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e99e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e9a2:	495a      	ldr	r1, [pc, #360]	@ (800eb0c <dcd_event_handler+0x554>)
 800e9a4:	0052      	lsls	r2, r2, #1
 800e9a6:	440a      	add	r2, r1
 800e9a8:	4413      	add	r3, r2
 800e9aa:	f103 0220 	add.w	r2, r3, #32
 800e9ae:	7813      	ldrb	r3, [r2, #0]
 800e9b0:	f023 0301 	bic.w	r3, r3, #1
 800e9b4:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800e9b6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e9ba:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e9be:	4953      	ldr	r1, [pc, #332]	@ (800eb0c <dcd_event_handler+0x554>)
 800e9c0:	0052      	lsls	r2, r2, #1
 800e9c2:	440a      	add	r2, r1
 800e9c4:	4413      	add	r3, r2
 800e9c6:	f103 0220 	add.w	r2, r3, #32
 800e9ca:	7813      	ldrb	r3, [r2, #0]
 800e9cc:	f023 0304 	bic.w	r3, r3, #4
 800e9d0:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800e9d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e9d6:	69dc      	ldr	r4, [r3, #28]
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	7818      	ldrb	r0, [r3, #0]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	795a      	ldrb	r2, [r3, #5]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	689b      	ldr	r3, [r3, #8]
 800e9e4:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800e9e8:	47a0      	blx	r4
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	bf14      	ite	ne
 800e9f0:	2301      	movne	r3, #1
 800e9f2:	2300      	moveq	r3, #0
 800e9f4:	b2db      	uxtb	r3, r3
 800e9f6:	f083 0301 	eor.w	r3, r3, #1
 800e9fa:	b2db      	uxtb	r3, r3
 800e9fc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800ea00:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea04:	f003 0301 	and.w	r3, r3, #1
 800ea08:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800ea0c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d026      	beq.n	800ea62 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800ea14:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800ea18:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800ea1c:	493b      	ldr	r1, [pc, #236]	@ (800eb0c <dcd_event_handler+0x554>)
 800ea1e:	0052      	lsls	r2, r2, #1
 800ea20:	440a      	add	r2, r1
 800ea22:	4413      	add	r3, r2
 800ea24:	f103 0220 	add.w	r2, r3, #32
 800ea28:	7813      	ldrb	r3, [r2, #0]
 800ea2a:	f043 0301 	orr.w	r3, r3, #1
 800ea2e:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800ea30:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800ea34:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800ea38:	4934      	ldr	r1, [pc, #208]	@ (800eb0c <dcd_event_handler+0x554>)
 800ea3a:	0052      	lsls	r2, r2, #1
 800ea3c:	440a      	add	r2, r1
 800ea3e:	4413      	add	r3, r2
 800ea40:	f103 0220 	add.w	r2, r3, #32
 800ea44:	7813      	ldrb	r3, [r2, #0]
 800ea46:	f043 0304 	orr.w	r3, r3, #4
 800ea4a:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800ea4c:	e009      	b.n	800ea62 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800ea54:	e006      	b.n	800ea64 <dcd_event_handler+0x4ac>
      break;
 800ea56:	bf00      	nop
 800ea58:	e004      	b.n	800ea64 <dcd_event_handler+0x4ac>
      break;
 800ea5a:	bf00      	nop
 800ea5c:	e002      	b.n	800ea64 <dcd_event_handler+0x4ac>
      break;
 800ea5e:	bf00      	nop
 800ea60:	e000      	b.n	800ea64 <dcd_event_handler+0x4ac>
      break;
 800ea62:	bf00      	nop
  }

  if (send) {
 800ea64:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d049      	beq.n	800eb00 <dcd_event_handler+0x548>
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea70:	78fb      	ldrb	r3, [r7, #3]
 800ea72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ea76:	4b29      	ldr	r3, [pc, #164]	@ (800eb1c <dcd_event_handler+0x564>)
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ea84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800ea88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea8c:	f083 0301 	eor.w	r3, r3, #1
 800ea90:	b2db      	uxtb	r3, r3
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d003      	beq.n	800ea9e <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800ea96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	2000      	movs	r0, #0
 800ea9c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800ea9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa0:	3304      	adds	r3, #4
 800eaa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f7fe fb6f 	bl	800d188 <tu_fifo_write>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800eab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eab4:	f083 0301 	eor.w	r3, r3, #1
 800eab8:	b2db      	uxtb	r3, r3
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d003      	beq.n	800eac6 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800eabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	2001      	movs	r0, #1
 800eac4:	4798      	blx	r3
  return success;
 800eac6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eaca:	f083 0301 	eor.w	r3, r3, #1
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d009      	beq.n	800eae8 <dcd_event_handler+0x530>
 800ead4:	4b12      	ldr	r3, [pc, #72]	@ (800eb20 <dcd_event_handler+0x568>)
 800ead6:	623b      	str	r3, [r7, #32]
 800ead8:	6a3b      	ldr	r3, [r7, #32]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f003 0301 	and.w	r3, r3, #1
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d00c      	beq.n	800eafe <dcd_event_handler+0x546>
 800eae4:	be00      	bkpt	0x0000
 800eae6:	e00a      	b.n	800eafe <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800eae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaea:	7818      	ldrb	r0, [r3, #0]
 800eaec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaee:	785b      	ldrb	r3, [r3, #1]
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800eaf6:	461a      	mov	r2, r3
 800eaf8:	f7fe fc72 	bl	800d3e0 <tud_event_hook_cb>
  return true;
 800eafc:	e000      	b.n	800eb00 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800eafe:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800eb00:	bf00      	nop
 800eb02:	3794      	adds	r7, #148	@ 0x94
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd90      	pop	{r4, r7, pc}
 800eb08:	20009ff4 	.word	0x20009ff4
 800eb0c:	20009fc8 	.word	0x20009fc8
 800eb10:	20009ffc 	.word	0x20009ffc
 800eb14:	20009ff8 	.word	0x20009ff8
 800eb18:	08013b0c 	.word	0x08013b0c
 800eb1c:	2000a0c0 	.word	0x2000a0c0
 800eb20:	e000edf0 	.word	0xe000edf0

0800eb24 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800eb2e:	79fb      	ldrb	r3, [r7, #7]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d005      	beq.n	800eb40 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800eb34:	4b07      	ldr	r3, [pc, #28]	@ (800eb54 <usbd_int_set+0x30>)
 800eb36:	781b      	ldrb	r3, [r3, #0]
 800eb38:	4618      	mov	r0, r3
 800eb3a:	f001 fa97 	bl	801006c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800eb3e:	e004      	b.n	800eb4a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800eb40:	4b04      	ldr	r3, [pc, #16]	@ (800eb54 <usbd_int_set+0x30>)
 800eb42:	781b      	ldrb	r3, [r3, #0]
 800eb44:	4618      	mov	r0, r3
 800eb46:	f001 fab9 	bl	80100bc <dcd_int_disable>
}
 800eb4a:	bf00      	nop
 800eb4c:	3708      	adds	r7, #8
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	bd80      	pop	{r7, pc}
 800eb52:	bf00      	nop
 800eb54:	2000002d 	.word	0x2000002d

0800eb58 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b084      	sub	sp, #16
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	4603      	mov	r3, r0
 800eb60:	71fb      	strb	r3, [r7, #7]
 800eb62:	4b0e      	ldr	r3, [pc, #56]	@ (800eb9c <usbd_spin_lock+0x44>)
 800eb64:	60fb      	str	r3, [r7, #12]
 800eb66:	79fb      	ldrb	r3, [r7, #7]
 800eb68:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800eb6a:	7afb      	ldrb	r3, [r7, #11]
 800eb6c:	f083 0301 	eor.w	r3, r3, #1
 800eb70:	b2db      	uxtb	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d007      	beq.n	800eb86 <usbd_spin_lock+0x2e>
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d103      	bne.n	800eb86 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	2000      	movs	r0, #0
 800eb84:	4798      	blx	r3
  ctx->nested_count++;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	1c5a      	adds	r2, r3, #1
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	605a      	str	r2, [r3, #4]
}
 800eb90:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800eb92:	bf00      	nop
 800eb94:	3710      	adds	r7, #16
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
 800eb9a:	bf00      	nop
 800eb9c:	20000030 	.word	0x20000030

0800eba0 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b084      	sub	sp, #16
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	4603      	mov	r3, r0
 800eba8:	71fb      	strb	r3, [r7, #7]
 800ebaa:	4b10      	ldr	r3, [pc, #64]	@ (800ebec <usbd_spin_unlock+0x4c>)
 800ebac:	60fb      	str	r3, [r7, #12]
 800ebae:	79fb      	ldrb	r3, [r7, #7]
 800ebb0:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	685b      	ldr	r3, [r3, #4]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d013      	beq.n	800ebe2 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	685b      	ldr	r3, [r3, #4]
 800ebbe:	1e5a      	subs	r2, r3, #1
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800ebc4:	7afb      	ldrb	r3, [r7, #11]
 800ebc6:	f083 0301 	eor.w	r3, r3, #1
 800ebca:	b2db      	uxtb	r3, r3
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d009      	beq.n	800ebe4 <usbd_spin_unlock+0x44>
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d105      	bne.n	800ebe4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2001      	movs	r0, #1
 800ebde:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800ebe0:	e000      	b.n	800ebe4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800ebe2:	bf00      	nop
 800ebe4:	bf00      	nop
 800ebe6:	3710      	adds	r7, #16
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}
 800ebec:	20000030 	.word	0x20000030

0800ebf0 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b08a      	sub	sp, #40	@ 0x28
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6039      	str	r1, [r7, #0]
 800ebf8:	4611      	mov	r1, r2
 800ebfa:	461a      	mov	r2, r3
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	71fb      	strb	r3, [r7, #7]
 800ec00:	460b      	mov	r3, r1
 800ec02:	71bb      	strb	r3, [r7, #6]
 800ec04:	4613      	mov	r3, r2
 800ec06:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800ec08:	2300      	movs	r3, #0
 800ec0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec0c:	e04d      	b.n	800ecaa <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800ec12:	6a3b      	ldr	r3, [r7, #32]
 800ec14:	785b      	ldrb	r3, [r3, #1]
 800ec16:	2b05      	cmp	r3, #5
 800ec18:	d108      	bne.n	800ec2c <usbd_open_edpt_pair+0x3c>
 800ec1a:	6a3b      	ldr	r3, [r7, #32]
 800ec1c:	78db      	ldrb	r3, [r3, #3]
 800ec1e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ec22:	b2db      	uxtb	r3, r3
 800ec24:	461a      	mov	r2, r3
 800ec26:	797b      	ldrb	r3, [r7, #5]
 800ec28:	4293      	cmp	r3, r2
 800ec2a:	d00a      	beq.n	800ec42 <usbd_open_edpt_pair+0x52>
 800ec2c:	4b23      	ldr	r3, [pc, #140]	@ (800ecbc <usbd_open_edpt_pair+0xcc>)
 800ec2e:	61bb      	str	r3, [r7, #24]
 800ec30:	69bb      	ldr	r3, [r7, #24]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	f003 0301 	and.w	r3, r3, #1
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d000      	beq.n	800ec3e <usbd_open_edpt_pair+0x4e>
 800ec3c:	be00      	bkpt	0x0000
 800ec3e:	2300      	movs	r3, #0
 800ec40:	e038      	b.n	800ecb4 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ec42:	79fb      	ldrb	r3, [r7, #7]
 800ec44:	6a39      	ldr	r1, [r7, #32]
 800ec46:	4618      	mov	r0, r3
 800ec48:	f000 f83a 	bl	800ecc0 <usbd_edpt_open>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	f083 0301 	eor.w	r3, r3, #1
 800ec52:	b2db      	uxtb	r3, r3
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d00a      	beq.n	800ec6e <usbd_open_edpt_pair+0x7e>
 800ec58:	4b18      	ldr	r3, [pc, #96]	@ (800ecbc <usbd_open_edpt_pair+0xcc>)
 800ec5a:	61fb      	str	r3, [r7, #28]
 800ec5c:	69fb      	ldr	r3, [r7, #28]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	f003 0301 	and.w	r3, r3, #1
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d000      	beq.n	800ec6a <usbd_open_edpt_pair+0x7a>
 800ec68:	be00      	bkpt	0x0000
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	e022      	b.n	800ecb4 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	789b      	ldrb	r3, [r3, #2]
 800ec72:	75fb      	strb	r3, [r7, #23]
 800ec74:	7dfb      	ldrb	r3, [r7, #23]
 800ec76:	09db      	lsrs	r3, r3, #7
 800ec78:	b2db      	uxtb	r3, r3
 800ec7a:	2b01      	cmp	r3, #1
 800ec7c:	d104      	bne.n	800ec88 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800ec7e:	6a3b      	ldr	r3, [r7, #32]
 800ec80:	789a      	ldrb	r2, [r3, #2]
 800ec82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec84:	701a      	strb	r2, [r3, #0]
 800ec86:	e003      	b.n	800ec90 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800ec88:	6a3b      	ldr	r3, [r7, #32]
 800ec8a:	789a      	ldrb	r2, [r3, #2]
 800ec8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec8e:	701a      	strb	r2, [r3, #0]
 800ec90:	683b      	ldr	r3, [r7, #0]
 800ec92:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ec94:	693b      	ldr	r3, [r7, #16]
 800ec96:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	781b      	ldrb	r3, [r3, #0]
 800ec9c:	461a      	mov	r2, r3
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800eca2:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800eca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eca6:	3301      	adds	r3, #1
 800eca8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ecaa:	79bb      	ldrb	r3, [r7, #6]
 800ecac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	dbad      	blt.n	800ec0e <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800ecb2:	2301      	movs	r3, #1
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3728      	adds	r7, #40	@ 0x28
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}
 800ecbc:	e000edf0 	.word	0xe000edf0

0800ecc0 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b086      	sub	sp, #24
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	6039      	str	r1, [r7, #0]
 800ecca:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800eccc:	4b1c      	ldr	r3, [pc, #112]	@ (800ed40 <usbd_edpt_open+0x80>)
 800ecce:	781b      	ldrb	r3, [r3, #0]
 800ecd0:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	789b      	ldrb	r3, [r3, #2]
 800ecd6:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ecd8:	7bfb      	ldrb	r3, [r7, #15]
 800ecda:	f003 030f 	and.w	r3, r3, #15
 800ecde:	b2db      	uxtb	r3, r3
 800ece0:	2b05      	cmp	r3, #5
 800ece2:	d90a      	bls.n	800ecfa <usbd_edpt_open+0x3a>
 800ece4:	4b17      	ldr	r3, [pc, #92]	@ (800ed44 <usbd_edpt_open+0x84>)
 800ece6:	613b      	str	r3, [r7, #16]
 800ece8:	693b      	ldr	r3, [r7, #16]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	f003 0301 	and.w	r3, r3, #1
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d000      	beq.n	800ecf6 <usbd_edpt_open+0x36>
 800ecf4:	be00      	bkpt	0x0000
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	e01d      	b.n	800ed36 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800ecfa:	4b13      	ldr	r3, [pc, #76]	@ (800ed48 <usbd_edpt_open+0x88>)
 800ecfc:	789b      	ldrb	r3, [r3, #2]
 800ecfe:	2200      	movs	r2, #0
 800ed00:	4619      	mov	r1, r3
 800ed02:	6838      	ldr	r0, [r7, #0]
 800ed04:	f002 fe3a 	bl	801197c <tu_edpt_validate>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	f083 0301 	eor.w	r3, r3, #1
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d00a      	beq.n	800ed2a <usbd_edpt_open+0x6a>
 800ed14:	4b0b      	ldr	r3, [pc, #44]	@ (800ed44 <usbd_edpt_open+0x84>)
 800ed16:	617b      	str	r3, [r7, #20]
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	f003 0301 	and.w	r3, r3, #1
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d000      	beq.n	800ed26 <usbd_edpt_open+0x66>
 800ed24:	be00      	bkpt	0x0000
 800ed26:	2300      	movs	r3, #0
 800ed28:	e005      	b.n	800ed36 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800ed2a:	79fb      	ldrb	r3, [r7, #7]
 800ed2c:	6839      	ldr	r1, [r7, #0]
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f001 faa0 	bl	8010274 <dcd_edpt_open>
 800ed34:	4603      	mov	r3, r0
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	3718      	adds	r7, #24
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}
 800ed3e:	bf00      	nop
 800ed40:	2000002d 	.word	0x2000002d
 800ed44:	e000edf0 	.word	0xe000edf0
 800ed48:	20009fc8 	.word	0x20009fc8

0800ed4c <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b086      	sub	sp, #24
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	4603      	mov	r3, r0
 800ed54:	460a      	mov	r2, r1
 800ed56:	71fb      	strb	r3, [r7, #7]
 800ed58:	4613      	mov	r3, r2
 800ed5a:	71bb      	strb	r3, [r7, #6]
 800ed5c:	79bb      	ldrb	r3, [r7, #6]
 800ed5e:	73bb      	strb	r3, [r7, #14]
 800ed60:	7bbb      	ldrb	r3, [r7, #14]
 800ed62:	f003 030f 	and.w	r3, r3, #15
 800ed66:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ed68:	75fb      	strb	r3, [r7, #23]
 800ed6a:	79bb      	ldrb	r3, [r7, #6]
 800ed6c:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ed6e:	7bfb      	ldrb	r3, [r7, #15]
 800ed70:	09db      	lsrs	r3, r3, #7
 800ed72:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ed74:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ed76:	7dfa      	ldrb	r2, [r7, #23]
 800ed78:	7dbb      	ldrb	r3, [r7, #22]
 800ed7a:	0052      	lsls	r2, r2, #1
 800ed7c:	4413      	add	r3, r2
 800ed7e:	3320      	adds	r3, #32
 800ed80:	4a05      	ldr	r2, [pc, #20]	@ (800ed98 <usbd_edpt_claim+0x4c>)
 800ed82:	4413      	add	r3, r2
 800ed84:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800ed86:	2100      	movs	r1, #0
 800ed88:	6938      	ldr	r0, [r7, #16]
 800ed8a:	f002 fd91 	bl	80118b0 <tu_edpt_claim>
 800ed8e:	4603      	mov	r3, r0
}
 800ed90:	4618      	mov	r0, r3
 800ed92:	3718      	adds	r7, #24
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	20009fc8 	.word	0x20009fc8

0800ed9c <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b086      	sub	sp, #24
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	4603      	mov	r3, r0
 800eda4:	460a      	mov	r2, r1
 800eda6:	71fb      	strb	r3, [r7, #7]
 800eda8:	4613      	mov	r3, r2
 800edaa:	71bb      	strb	r3, [r7, #6]
 800edac:	79bb      	ldrb	r3, [r7, #6]
 800edae:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800edb0:	7bbb      	ldrb	r3, [r7, #14]
 800edb2:	f003 030f 	and.w	r3, r3, #15
 800edb6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800edb8:	75fb      	strb	r3, [r7, #23]
 800edba:	79bb      	ldrb	r3, [r7, #6]
 800edbc:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800edbe:	7bfb      	ldrb	r3, [r7, #15]
 800edc0:	09db      	lsrs	r3, r3, #7
 800edc2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800edc4:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800edc6:	7dfa      	ldrb	r2, [r7, #23]
 800edc8:	7dbb      	ldrb	r3, [r7, #22]
 800edca:	0052      	lsls	r2, r2, #1
 800edcc:	4413      	add	r3, r2
 800edce:	3320      	adds	r3, #32
 800edd0:	4a05      	ldr	r2, [pc, #20]	@ (800ede8 <usbd_edpt_release+0x4c>)
 800edd2:	4413      	add	r3, r2
 800edd4:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800edd6:	2100      	movs	r1, #0
 800edd8:	6938      	ldr	r0, [r7, #16]
 800edda:	f002 fda5 	bl	8011928 <tu_edpt_release>
 800edde:	4603      	mov	r3, r0
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	3718      	adds	r7, #24
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}
 800ede8:	20009fc8 	.word	0x20009fc8

0800edec <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800edec:	b580      	push	{r7, lr}
 800edee:	b088      	sub	sp, #32
 800edf0:	af02      	add	r7, sp, #8
 800edf2:	603a      	str	r2, [r7, #0]
 800edf4:	461a      	mov	r2, r3
 800edf6:	4603      	mov	r3, r0
 800edf8:	71fb      	strb	r3, [r7, #7]
 800edfa:	460b      	mov	r3, r1
 800edfc:	71bb      	strb	r3, [r7, #6]
 800edfe:	4613      	mov	r3, r2
 800ee00:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800ee02:	4b34      	ldr	r3, [pc, #208]	@ (800eed4 <usbd_edpt_xfer+0xe8>)
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	71fb      	strb	r3, [r7, #7]
 800ee08:	79bb      	ldrb	r3, [r7, #6]
 800ee0a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ee0c:	7abb      	ldrb	r3, [r7, #10]
 800ee0e:	f003 030f 	and.w	r3, r3, #15
 800ee12:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ee14:	75fb      	strb	r3, [r7, #23]
 800ee16:	79bb      	ldrb	r3, [r7, #6]
 800ee18:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ee1a:	7afb      	ldrb	r3, [r7, #11]
 800ee1c:	09db      	lsrs	r3, r3, #7
 800ee1e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ee20:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ee22:	7dfa      	ldrb	r2, [r7, #23]
 800ee24:	7dbb      	ldrb	r3, [r7, #22]
 800ee26:	492c      	ldr	r1, [pc, #176]	@ (800eed8 <usbd_edpt_xfer+0xec>)
 800ee28:	0052      	lsls	r2, r2, #1
 800ee2a:	440a      	add	r2, r1
 800ee2c:	4413      	add	r3, r2
 800ee2e:	3320      	adds	r3, #32
 800ee30:	781b      	ldrb	r3, [r3, #0]
 800ee32:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d00a      	beq.n	800ee52 <usbd_edpt_xfer+0x66>
 800ee3c:	4b27      	ldr	r3, [pc, #156]	@ (800eedc <usbd_edpt_xfer+0xf0>)
 800ee3e:	60fb      	str	r3, [r7, #12]
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	f003 0301 	and.w	r3, r3, #1
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d000      	beq.n	800ee4e <usbd_edpt_xfer+0x62>
 800ee4c:	be00      	bkpt	0x0000
 800ee4e:	2300      	movs	r3, #0
 800ee50:	e03c      	b.n	800eecc <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ee52:	7dfa      	ldrb	r2, [r7, #23]
 800ee54:	7dbb      	ldrb	r3, [r7, #22]
 800ee56:	4920      	ldr	r1, [pc, #128]	@ (800eed8 <usbd_edpt_xfer+0xec>)
 800ee58:	0052      	lsls	r2, r2, #1
 800ee5a:	440a      	add	r2, r1
 800ee5c:	4413      	add	r3, r2
 800ee5e:	f103 0220 	add.w	r2, r3, #32
 800ee62:	7813      	ldrb	r3, [r2, #0]
 800ee64:	f043 0301 	orr.w	r3, r3, #1
 800ee68:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800ee6a:	88ba      	ldrh	r2, [r7, #4]
 800ee6c:	79b9      	ldrb	r1, [r7, #6]
 800ee6e:	79f8      	ldrb	r0, [r7, #7]
 800ee70:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ee74:	9300      	str	r3, [sp, #0]
 800ee76:	4613      	mov	r3, r2
 800ee78:	683a      	ldr	r2, [r7, #0]
 800ee7a:	f001 fac5 	bl	8010408 <dcd_edpt_xfer>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d001      	beq.n	800ee88 <usbd_edpt_xfer+0x9c>
    return true;
 800ee84:	2301      	movs	r3, #1
 800ee86:	e021      	b.n	800eecc <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ee88:	7dfa      	ldrb	r2, [r7, #23]
 800ee8a:	7dbb      	ldrb	r3, [r7, #22]
 800ee8c:	4912      	ldr	r1, [pc, #72]	@ (800eed8 <usbd_edpt_xfer+0xec>)
 800ee8e:	0052      	lsls	r2, r2, #1
 800ee90:	440a      	add	r2, r1
 800ee92:	4413      	add	r3, r2
 800ee94:	f103 0220 	add.w	r2, r3, #32
 800ee98:	7813      	ldrb	r3, [r2, #0]
 800ee9a:	f023 0301 	bic.w	r3, r3, #1
 800ee9e:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800eea0:	7dfa      	ldrb	r2, [r7, #23]
 800eea2:	7dbb      	ldrb	r3, [r7, #22]
 800eea4:	490c      	ldr	r1, [pc, #48]	@ (800eed8 <usbd_edpt_xfer+0xec>)
 800eea6:	0052      	lsls	r2, r2, #1
 800eea8:	440a      	add	r2, r1
 800eeaa:	4413      	add	r3, r2
 800eeac:	f103 0220 	add.w	r2, r3, #32
 800eeb0:	7813      	ldrb	r3, [r2, #0]
 800eeb2:	f023 0304 	bic.w	r3, r3, #4
 800eeb6:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800eeb8:	4b08      	ldr	r3, [pc, #32]	@ (800eedc <usbd_edpt_xfer+0xf0>)
 800eeba:	613b      	str	r3, [r7, #16]
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	f003 0301 	and.w	r3, r3, #1
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d000      	beq.n	800eeca <usbd_edpt_xfer+0xde>
 800eec8:	be00      	bkpt	0x0000
    return false;
 800eeca:	2300      	movs	r3, #0
  }
}
 800eecc:	4618      	mov	r0, r3
 800eece:	3718      	adds	r7, #24
 800eed0:	46bd      	mov	sp, r7
 800eed2:	bd80      	pop	{r7, pc}
 800eed4:	2000002d 	.word	0x2000002d
 800eed8:	20009fc8 	.word	0x20009fc8
 800eedc:	e000edf0 	.word	0xe000edf0

0800eee0 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b088      	sub	sp, #32
 800eee4:	af02      	add	r7, sp, #8
 800eee6:	603a      	str	r2, [r7, #0]
 800eee8:	461a      	mov	r2, r3
 800eeea:	4603      	mov	r3, r0
 800eeec:	71fb      	strb	r3, [r7, #7]
 800eeee:	460b      	mov	r3, r1
 800eef0:	71bb      	strb	r3, [r7, #6]
 800eef2:	4613      	mov	r3, r2
 800eef4:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800eef6:	4b34      	ldr	r3, [pc, #208]	@ (800efc8 <usbd_edpt_xfer_fifo+0xe8>)
 800eef8:	781b      	ldrb	r3, [r3, #0]
 800eefa:	71fb      	strb	r3, [r7, #7]
 800eefc:	79bb      	ldrb	r3, [r7, #6]
 800eefe:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ef00:	7abb      	ldrb	r3, [r7, #10]
 800ef02:	f003 030f 	and.w	r3, r3, #15
 800ef06:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ef08:	75fb      	strb	r3, [r7, #23]
 800ef0a:	79bb      	ldrb	r3, [r7, #6]
 800ef0c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ef0e:	7afb      	ldrb	r3, [r7, #11]
 800ef10:	09db      	lsrs	r3, r3, #7
 800ef12:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ef14:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ef16:	7dfa      	ldrb	r2, [r7, #23]
 800ef18:	7dbb      	ldrb	r3, [r7, #22]
 800ef1a:	492c      	ldr	r1, [pc, #176]	@ (800efcc <usbd_edpt_xfer_fifo+0xec>)
 800ef1c:	0052      	lsls	r2, r2, #1
 800ef1e:	440a      	add	r2, r1
 800ef20:	4413      	add	r3, r2
 800ef22:	3320      	adds	r3, #32
 800ef24:	781b      	ldrb	r3, [r3, #0]
 800ef26:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ef2a:	b2db      	uxtb	r3, r3
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d00a      	beq.n	800ef46 <usbd_edpt_xfer_fifo+0x66>
 800ef30:	4b27      	ldr	r3, [pc, #156]	@ (800efd0 <usbd_edpt_xfer_fifo+0xf0>)
 800ef32:	60fb      	str	r3, [r7, #12]
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	f003 0301 	and.w	r3, r3, #1
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d000      	beq.n	800ef42 <usbd_edpt_xfer_fifo+0x62>
 800ef40:	be00      	bkpt	0x0000
 800ef42:	2300      	movs	r3, #0
 800ef44:	e03c      	b.n	800efc0 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ef46:	7dfa      	ldrb	r2, [r7, #23]
 800ef48:	7dbb      	ldrb	r3, [r7, #22]
 800ef4a:	4920      	ldr	r1, [pc, #128]	@ (800efcc <usbd_edpt_xfer_fifo+0xec>)
 800ef4c:	0052      	lsls	r2, r2, #1
 800ef4e:	440a      	add	r2, r1
 800ef50:	4413      	add	r3, r2
 800ef52:	f103 0220 	add.w	r2, r3, #32
 800ef56:	7813      	ldrb	r3, [r2, #0]
 800ef58:	f043 0301 	orr.w	r3, r3, #1
 800ef5c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800ef5e:	88ba      	ldrh	r2, [r7, #4]
 800ef60:	79b9      	ldrb	r1, [r7, #6]
 800ef62:	79f8      	ldrb	r0, [r7, #7]
 800ef64:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ef68:	9300      	str	r3, [sp, #0]
 800ef6a:	4613      	mov	r3, r2
 800ef6c:	683a      	ldr	r2, [r7, #0]
 800ef6e:	f001 faa3 	bl	80104b8 <dcd_edpt_xfer_fifo>
 800ef72:	4603      	mov	r3, r0
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d001      	beq.n	800ef7c <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ef78:	2301      	movs	r3, #1
 800ef7a:	e021      	b.n	800efc0 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ef7c:	7dfa      	ldrb	r2, [r7, #23]
 800ef7e:	7dbb      	ldrb	r3, [r7, #22]
 800ef80:	4912      	ldr	r1, [pc, #72]	@ (800efcc <usbd_edpt_xfer_fifo+0xec>)
 800ef82:	0052      	lsls	r2, r2, #1
 800ef84:	440a      	add	r2, r1
 800ef86:	4413      	add	r3, r2
 800ef88:	f103 0220 	add.w	r2, r3, #32
 800ef8c:	7813      	ldrb	r3, [r2, #0]
 800ef8e:	f023 0301 	bic.w	r3, r3, #1
 800ef92:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ef94:	7dfa      	ldrb	r2, [r7, #23]
 800ef96:	7dbb      	ldrb	r3, [r7, #22]
 800ef98:	490c      	ldr	r1, [pc, #48]	@ (800efcc <usbd_edpt_xfer_fifo+0xec>)
 800ef9a:	0052      	lsls	r2, r2, #1
 800ef9c:	440a      	add	r2, r1
 800ef9e:	4413      	add	r3, r2
 800efa0:	f103 0220 	add.w	r2, r3, #32
 800efa4:	7813      	ldrb	r3, [r2, #0]
 800efa6:	f023 0304 	bic.w	r3, r3, #4
 800efaa:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800efac:	4b08      	ldr	r3, [pc, #32]	@ (800efd0 <usbd_edpt_xfer_fifo+0xf0>)
 800efae:	613b      	str	r3, [r7, #16]
 800efb0:	693b      	ldr	r3, [r7, #16]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	f003 0301 	and.w	r3, r3, #1
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d000      	beq.n	800efbe <usbd_edpt_xfer_fifo+0xde>
 800efbc:	be00      	bkpt	0x0000
    return false;
 800efbe:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3718      	adds	r7, #24
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}
 800efc8:	2000002d 	.word	0x2000002d
 800efcc:	20009fc8 	.word	0x20009fc8
 800efd0:	e000edf0 	.word	0xe000edf0

0800efd4 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800efd4:	b480      	push	{r7}
 800efd6:	b085      	sub	sp, #20
 800efd8:	af00      	add	r7, sp, #0
 800efda:	4603      	mov	r3, r0
 800efdc:	460a      	mov	r2, r1
 800efde:	71fb      	strb	r3, [r7, #7]
 800efe0:	4613      	mov	r3, r2
 800efe2:	71bb      	strb	r3, [r7, #6]
 800efe4:	79bb      	ldrb	r3, [r7, #6]
 800efe6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800efe8:	7b3b      	ldrb	r3, [r7, #12]
 800efea:	f003 030f 	and.w	r3, r3, #15
 800efee:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800eff0:	73fb      	strb	r3, [r7, #15]
 800eff2:	79bb      	ldrb	r3, [r7, #6]
 800eff4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800eff6:	7b7b      	ldrb	r3, [r7, #13]
 800eff8:	09db      	lsrs	r3, r3, #7
 800effa:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800effc:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800effe:	7bfa      	ldrb	r2, [r7, #15]
 800f000:	7bbb      	ldrb	r3, [r7, #14]
 800f002:	490a      	ldr	r1, [pc, #40]	@ (800f02c <usbd_edpt_busy+0x58>)
 800f004:	0052      	lsls	r2, r2, #1
 800f006:	440a      	add	r2, r1
 800f008:	4413      	add	r3, r2
 800f00a:	3320      	adds	r3, #32
 800f00c:	781b      	ldrb	r3, [r3, #0]
 800f00e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f012:	b2db      	uxtb	r3, r3
 800f014:	2b00      	cmp	r3, #0
 800f016:	bf14      	ite	ne
 800f018:	2301      	movne	r3, #1
 800f01a:	2300      	moveq	r3, #0
 800f01c:	b2db      	uxtb	r3, r3
}
 800f01e:	4618      	mov	r0, r3
 800f020:	3714      	adds	r7, #20
 800f022:	46bd      	mov	sp, r7
 800f024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f028:	4770      	bx	lr
 800f02a:	bf00      	nop
 800f02c:	20009fc8 	.word	0x20009fc8

0800f030 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800f030:	b580      	push	{r7, lr}
 800f032:	b084      	sub	sp, #16
 800f034:	af00      	add	r7, sp, #0
 800f036:	4603      	mov	r3, r0
 800f038:	460a      	mov	r2, r1
 800f03a:	71fb      	strb	r3, [r7, #7]
 800f03c:	4613      	mov	r3, r2
 800f03e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800f040:	4b18      	ldr	r3, [pc, #96]	@ (800f0a4 <usbd_edpt_stall+0x74>)
 800f042:	781b      	ldrb	r3, [r3, #0]
 800f044:	71fb      	strb	r3, [r7, #7]
 800f046:	79bb      	ldrb	r3, [r7, #6]
 800f048:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f04a:	7b3b      	ldrb	r3, [r7, #12]
 800f04c:	f003 030f 	and.w	r3, r3, #15
 800f050:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f052:	73fb      	strb	r3, [r7, #15]
 800f054:	79bb      	ldrb	r3, [r7, #6]
 800f056:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f058:	7b7b      	ldrb	r3, [r7, #13]
 800f05a:	09db      	lsrs	r3, r3, #7
 800f05c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f05e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800f060:	79ba      	ldrb	r2, [r7, #6]
 800f062:	79fb      	ldrb	r3, [r7, #7]
 800f064:	4611      	mov	r1, r2
 800f066:	4618      	mov	r0, r3
 800f068:	f001 fa88 	bl	801057c <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800f06c:	7bfa      	ldrb	r2, [r7, #15]
 800f06e:	7bbb      	ldrb	r3, [r7, #14]
 800f070:	490d      	ldr	r1, [pc, #52]	@ (800f0a8 <usbd_edpt_stall+0x78>)
 800f072:	0052      	lsls	r2, r2, #1
 800f074:	440a      	add	r2, r1
 800f076:	4413      	add	r3, r2
 800f078:	f103 0220 	add.w	r2, r3, #32
 800f07c:	7813      	ldrb	r3, [r2, #0]
 800f07e:	f043 0302 	orr.w	r3, r3, #2
 800f082:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800f084:	7bfa      	ldrb	r2, [r7, #15]
 800f086:	7bbb      	ldrb	r3, [r7, #14]
 800f088:	4907      	ldr	r1, [pc, #28]	@ (800f0a8 <usbd_edpt_stall+0x78>)
 800f08a:	0052      	lsls	r2, r2, #1
 800f08c:	440a      	add	r2, r1
 800f08e:	4413      	add	r3, r2
 800f090:	f103 0220 	add.w	r2, r3, #32
 800f094:	7813      	ldrb	r3, [r2, #0]
 800f096:	f043 0301 	orr.w	r3, r3, #1
 800f09a:	7013      	strb	r3, [r2, #0]
}
 800f09c:	bf00      	nop
 800f09e:	3710      	adds	r7, #16
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	bd80      	pop	{r7, pc}
 800f0a4:	2000002d 	.word	0x2000002d
 800f0a8:	20009fc8 	.word	0x20009fc8

0800f0ac <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	460a      	mov	r2, r1
 800f0b6:	71fb      	strb	r3, [r7, #7]
 800f0b8:	4613      	mov	r3, r2
 800f0ba:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800f0bc:	4b18      	ldr	r3, [pc, #96]	@ (800f120 <usbd_edpt_clear_stall+0x74>)
 800f0be:	781b      	ldrb	r3, [r3, #0]
 800f0c0:	71fb      	strb	r3, [r7, #7]
 800f0c2:	79bb      	ldrb	r3, [r7, #6]
 800f0c4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f0c6:	7b3b      	ldrb	r3, [r7, #12]
 800f0c8:	f003 030f 	and.w	r3, r3, #15
 800f0cc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f0ce:	73fb      	strb	r3, [r7, #15]
 800f0d0:	79bb      	ldrb	r3, [r7, #6]
 800f0d2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f0d4:	7b7b      	ldrb	r3, [r7, #13]
 800f0d6:	09db      	lsrs	r3, r3, #7
 800f0d8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f0da:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800f0dc:	79ba      	ldrb	r2, [r7, #6]
 800f0de:	79fb      	ldrb	r3, [r7, #7]
 800f0e0:	4611      	mov	r1, r2
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f001 fa80 	bl	80105e8 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800f0e8:	7bfa      	ldrb	r2, [r7, #15]
 800f0ea:	7bbb      	ldrb	r3, [r7, #14]
 800f0ec:	490d      	ldr	r1, [pc, #52]	@ (800f124 <usbd_edpt_clear_stall+0x78>)
 800f0ee:	0052      	lsls	r2, r2, #1
 800f0f0:	440a      	add	r2, r1
 800f0f2:	4413      	add	r3, r2
 800f0f4:	f103 0220 	add.w	r2, r3, #32
 800f0f8:	7813      	ldrb	r3, [r2, #0]
 800f0fa:	f023 0302 	bic.w	r3, r3, #2
 800f0fe:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800f100:	7bfa      	ldrb	r2, [r7, #15]
 800f102:	7bbb      	ldrb	r3, [r7, #14]
 800f104:	4907      	ldr	r1, [pc, #28]	@ (800f124 <usbd_edpt_clear_stall+0x78>)
 800f106:	0052      	lsls	r2, r2, #1
 800f108:	440a      	add	r2, r1
 800f10a:	4413      	add	r3, r2
 800f10c:	f103 0220 	add.w	r2, r3, #32
 800f110:	7813      	ldrb	r3, [r2, #0]
 800f112:	f023 0301 	bic.w	r3, r3, #1
 800f116:	7013      	strb	r3, [r2, #0]
}
 800f118:	bf00      	nop
 800f11a:	3710      	adds	r7, #16
 800f11c:	46bd      	mov	sp, r7
 800f11e:	bd80      	pop	{r7, pc}
 800f120:	2000002d 	.word	0x2000002d
 800f124:	20009fc8 	.word	0x20009fc8

0800f128 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800f128:	b480      	push	{r7}
 800f12a:	b085      	sub	sp, #20
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	4603      	mov	r3, r0
 800f130:	460a      	mov	r2, r1
 800f132:	71fb      	strb	r3, [r7, #7]
 800f134:	4613      	mov	r3, r2
 800f136:	71bb      	strb	r3, [r7, #6]
 800f138:	79bb      	ldrb	r3, [r7, #6]
 800f13a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f13c:	7b3b      	ldrb	r3, [r7, #12]
 800f13e:	f003 030f 	and.w	r3, r3, #15
 800f142:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f144:	73fb      	strb	r3, [r7, #15]
 800f146:	79bb      	ldrb	r3, [r7, #6]
 800f148:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f14a:	7b7b      	ldrb	r3, [r7, #13]
 800f14c:	09db      	lsrs	r3, r3, #7
 800f14e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f150:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800f152:	7bfa      	ldrb	r2, [r7, #15]
 800f154:	7bbb      	ldrb	r3, [r7, #14]
 800f156:	490a      	ldr	r1, [pc, #40]	@ (800f180 <usbd_edpt_stalled+0x58>)
 800f158:	0052      	lsls	r2, r2, #1
 800f15a:	440a      	add	r2, r1
 800f15c:	4413      	add	r3, r2
 800f15e:	3320      	adds	r3, #32
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800f166:	b2db      	uxtb	r3, r3
 800f168:	2b00      	cmp	r3, #0
 800f16a:	bf14      	ite	ne
 800f16c:	2301      	movne	r3, #1
 800f16e:	2300      	moveq	r3, #0
 800f170:	b2db      	uxtb	r3, r3
}
 800f172:	4618      	mov	r0, r3
 800f174:	3714      	adds	r7, #20
 800f176:	46bd      	mov	sp, r7
 800f178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17c:	4770      	bx	lr
 800f17e:	bf00      	nop
 800f180:	20009fc8 	.word	0x20009fc8

0800f184 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800f184:	b480      	push	{r7}
 800f186:	b083      	sub	sp, #12
 800f188:	af00      	add	r7, sp, #0
 800f18a:	4603      	mov	r3, r0
 800f18c:	6039      	str	r1, [r7, #0]
 800f18e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800f190:	bf00      	nop
 800f192:	370c      	adds	r7, #12
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr

0800f19c <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b086      	sub	sp, #24
 800f1a0:	af02      	add	r7, sp, #8
 800f1a2:	4603      	mov	r3, r0
 800f1a4:	6039      	str	r1, [r7, #0]
 800f1a6:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	781b      	ldrb	r3, [r3, #0]
 800f1ac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f1b0:	b2db      	uxtb	r3, r3
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d001      	beq.n	800f1ba <status_stage_xact+0x1e>
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	e000      	b.n	800f1bc <status_stage_xact+0x20>
 800f1ba:	2380      	movs	r3, #128	@ 0x80
 800f1bc:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800f1be:	7bf9      	ldrb	r1, [r7, #15]
 800f1c0:	79f8      	ldrb	r0, [r7, #7]
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	9300      	str	r3, [sp, #0]
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	f7ff fe0f 	bl	800edec <usbd_edpt_xfer>
 800f1ce:	4603      	mov	r3, r0
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	3710      	adds	r7, #16
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	bd80      	pop	{r7, pc}

0800f1d8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b082      	sub	sp, #8
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	4603      	mov	r3, r0
 800f1e0:	6039      	str	r1, [r7, #0]
 800f1e2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800f1e4:	4b0b      	ldr	r3, [pc, #44]	@ (800f214 <tud_control_status+0x3c>)
 800f1e6:	683a      	ldr	r2, [r7, #0]
 800f1e8:	6810      	ldr	r0, [r2, #0]
 800f1ea:	6851      	ldr	r1, [r2, #4]
 800f1ec:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800f1ee:	4b09      	ldr	r3, [pc, #36]	@ (800f214 <tud_control_status+0x3c>)
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f1f4:	4b07      	ldr	r3, [pc, #28]	@ (800f214 <tud_control_status+0x3c>)
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f1fa:	4b06      	ldr	r3, [pc, #24]	@ (800f214 <tud_control_status+0x3c>)
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800f200:	79fb      	ldrb	r3, [r7, #7]
 800f202:	6839      	ldr	r1, [r7, #0]
 800f204:	4618      	mov	r0, r3
 800f206:	f7ff ffc9 	bl	800f19c <status_stage_xact>
 800f20a:	4603      	mov	r3, r0
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	3708      	adds	r7, #8
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}
 800f214:	2000a0c4 	.word	0x2000a0c4

0800f218 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800f218:	b590      	push	{r4, r7, lr}
 800f21a:	b08b      	sub	sp, #44	@ 0x2c
 800f21c:	af02      	add	r7, sp, #8
 800f21e:	4603      	mov	r3, r0
 800f220:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800f222:	4b2d      	ldr	r3, [pc, #180]	@ (800f2d8 <data_stage_xact+0xc0>)
 800f224:	899a      	ldrh	r2, [r3, #12]
 800f226:	4b2c      	ldr	r3, [pc, #176]	@ (800f2d8 <data_stage_xact+0xc0>)
 800f228:	89db      	ldrh	r3, [r3, #14]
 800f22a:	1ad3      	subs	r3, r2, r3
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	837b      	strh	r3, [r7, #26]
 800f230:	2340      	movs	r3, #64	@ 0x40
 800f232:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f234:	8b7a      	ldrh	r2, [r7, #26]
 800f236:	8b3b      	ldrh	r3, [r7, #24]
 800f238:	4293      	cmp	r3, r2
 800f23a:	bf28      	it	cs
 800f23c:	4613      	movcs	r3, r2
 800f23e:	b29b      	uxth	r3, r3
 800f240:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800f242:	2300      	movs	r3, #0
 800f244:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800f246:	4b24      	ldr	r3, [pc, #144]	@ (800f2d8 <data_stage_xact+0xc0>)
 800f248:	781b      	ldrb	r3, [r3, #0]
 800f24a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f24e:	b2db      	uxtb	r3, r3
 800f250:	2b00      	cmp	r3, #0
 800f252:	d02f      	beq.n	800f2b4 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800f254:	2380      	movs	r3, #128	@ 0x80
 800f256:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800f258:	8bbb      	ldrh	r3, [r7, #28]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d02a      	beq.n	800f2b4 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800f25e:	4b1e      	ldr	r3, [pc, #120]	@ (800f2d8 <data_stage_xact+0xc0>)
 800f260:	689a      	ldr	r2, [r3, #8]
 800f262:	8bbb      	ldrh	r3, [r7, #28]
 800f264:	491d      	ldr	r1, [pc, #116]	@ (800f2dc <data_stage_xact+0xc4>)
 800f266:	6179      	str	r1, [r7, #20]
 800f268:	2140      	movs	r1, #64	@ 0x40
 800f26a:	6139      	str	r1, [r7, #16]
 800f26c:	60fa      	str	r2, [r7, #12]
 800f26e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800f270:	697b      	ldr	r3, [r7, #20]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d102      	bne.n	800f27c <data_stage_xact+0x64>
    return -1;
 800f276:	f04f 33ff 	mov.w	r3, #4294967295
 800f27a:	e017      	b.n	800f2ac <data_stage_xact+0x94>
  if (count == 0u) {
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d101      	bne.n	800f286 <data_stage_xact+0x6e>
    return 0;
 800f282:	2300      	movs	r3, #0
 800f284:	e012      	b.n	800f2ac <data_stage_xact+0x94>
  if (src == NULL) {
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d102      	bne.n	800f292 <data_stage_xact+0x7a>
    return -1;
 800f28c:	f04f 33ff 	mov.w	r3, #4294967295
 800f290:	e00c      	b.n	800f2ac <data_stage_xact+0x94>
  if (count > destsz) {
 800f292:	693a      	ldr	r2, [r7, #16]
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	429a      	cmp	r2, r3
 800f298:	d202      	bcs.n	800f2a0 <data_stage_xact+0x88>
    return -1;
 800f29a:	f04f 33ff 	mov.w	r3, #4294967295
 800f29e:	e005      	b.n	800f2ac <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800f2a0:	68ba      	ldr	r2, [r7, #8]
 800f2a2:	68f9      	ldr	r1, [r7, #12]
 800f2a4:	6978      	ldr	r0, [r7, #20]
 800f2a6:	f003 fb9c 	bl	80129e2 <memcpy>
  return 0;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d001      	beq.n	800f2b4 <data_stage_xact+0x9c>
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	e00d      	b.n	800f2d0 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800f2b4:	8bbb      	ldrh	r3, [r7, #28]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d001      	beq.n	800f2be <data_stage_xact+0xa6>
 800f2ba:	4a08      	ldr	r2, [pc, #32]	@ (800f2dc <data_stage_xact+0xc4>)
 800f2bc:	e000      	b.n	800f2c0 <data_stage_xact+0xa8>
 800f2be:	2200      	movs	r2, #0
 800f2c0:	8bbb      	ldrh	r3, [r7, #28]
 800f2c2:	7ff9      	ldrb	r1, [r7, #31]
 800f2c4:	79f8      	ldrb	r0, [r7, #7]
 800f2c6:	2400      	movs	r4, #0
 800f2c8:	9400      	str	r4, [sp, #0]
 800f2ca:	f7ff fd8f 	bl	800edec <usbd_edpt_xfer>
 800f2ce:	4603      	mov	r3, r0
}
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	3724      	adds	r7, #36	@ 0x24
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd90      	pop	{r4, r7, pc}
 800f2d8:	2000a0c4 	.word	0x2000a0c4
 800f2dc:	2000a0d8 	.word	0x2000a0d8

0800f2e0 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b088      	sub	sp, #32
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	60b9      	str	r1, [r7, #8]
 800f2e8:	607a      	str	r2, [r7, #4]
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	73fb      	strb	r3, [r7, #15]
 800f2f0:	4613      	mov	r3, r2
 800f2f2:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800f2f4:	4b30      	ldr	r3, [pc, #192]	@ (800f3b8 <tud_control_xfer+0xd8>)
 800f2f6:	68ba      	ldr	r2, [r7, #8]
 800f2f8:	6810      	ldr	r0, [r2, #0]
 800f2fa:	6851      	ldr	r1, [r2, #4]
 800f2fc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800f2fe:	4a2e      	ldr	r2, [pc, #184]	@ (800f3b8 <tud_control_xfer+0xd8>)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800f304:	4b2c      	ldr	r3, [pc, #176]	@ (800f3b8 <tud_control_xfer+0xd8>)
 800f306:	2200      	movs	r2, #0
 800f308:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	88db      	ldrh	r3, [r3, #6]
 800f30e:	b29a      	uxth	r2, r3
 800f310:	89bb      	ldrh	r3, [r7, #12]
 800f312:	827b      	strh	r3, [r7, #18]
 800f314:	4613      	mov	r3, r2
 800f316:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f318:	8a7a      	ldrh	r2, [r7, #18]
 800f31a:	8a3b      	ldrh	r3, [r7, #16]
 800f31c:	4293      	cmp	r3, r2
 800f31e:	bf28      	it	cs
 800f320:	4613      	movcs	r3, r2
 800f322:	b29a      	uxth	r2, r3
 800f324:	4b24      	ldr	r3, [pc, #144]	@ (800f3b8 <tud_control_xfer+0xd8>)
 800f326:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800f328:	68bb      	ldr	r3, [r7, #8]
 800f32a:	88db      	ldrh	r3, [r3, #6]
 800f32c:	b29b      	uxth	r3, r3
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d026      	beq.n	800f380 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800f332:	4b21      	ldr	r3, [pc, #132]	@ (800f3b8 <tud_control_xfer+0xd8>)
 800f334:	899b      	ldrh	r3, [r3, #12]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00d      	beq.n	800f356 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d10a      	bne.n	800f356 <tud_control_xfer+0x76>
 800f340:	4b1e      	ldr	r3, [pc, #120]	@ (800f3bc <tud_control_xfer+0xdc>)
 800f342:	61bb      	str	r3, [r7, #24]
 800f344:	69bb      	ldr	r3, [r7, #24]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f003 0301 	and.w	r3, r3, #1
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d000      	beq.n	800f352 <tud_control_xfer+0x72>
 800f350:	be00      	bkpt	0x0000
 800f352:	2300      	movs	r3, #0
 800f354:	e02b      	b.n	800f3ae <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800f356:	7bfb      	ldrb	r3, [r7, #15]
 800f358:	4618      	mov	r0, r3
 800f35a:	f7ff ff5d 	bl	800f218 <data_stage_xact>
 800f35e:	4603      	mov	r3, r0
 800f360:	f083 0301 	eor.w	r3, r3, #1
 800f364:	b2db      	uxtb	r3, r3
 800f366:	2b00      	cmp	r3, #0
 800f368:	d020      	beq.n	800f3ac <tud_control_xfer+0xcc>
 800f36a:	4b14      	ldr	r3, [pc, #80]	@ (800f3bc <tud_control_xfer+0xdc>)
 800f36c:	617b      	str	r3, [r7, #20]
 800f36e:	697b      	ldr	r3, [r7, #20]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	f003 0301 	and.w	r3, r3, #1
 800f376:	2b00      	cmp	r3, #0
 800f378:	d000      	beq.n	800f37c <tud_control_xfer+0x9c>
 800f37a:	be00      	bkpt	0x0000
 800f37c:	2300      	movs	r3, #0
 800f37e:	e016      	b.n	800f3ae <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800f380:	7bfb      	ldrb	r3, [r7, #15]
 800f382:	68b9      	ldr	r1, [r7, #8]
 800f384:	4618      	mov	r0, r3
 800f386:	f7ff ff09 	bl	800f19c <status_stage_xact>
 800f38a:	4603      	mov	r3, r0
 800f38c:	f083 0301 	eor.w	r3, r3, #1
 800f390:	b2db      	uxtb	r3, r3
 800f392:	2b00      	cmp	r3, #0
 800f394:	d00a      	beq.n	800f3ac <tud_control_xfer+0xcc>
 800f396:	4b09      	ldr	r3, [pc, #36]	@ (800f3bc <tud_control_xfer+0xdc>)
 800f398:	61fb      	str	r3, [r7, #28]
 800f39a:	69fb      	ldr	r3, [r7, #28]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f003 0301 	and.w	r3, r3, #1
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d000      	beq.n	800f3a8 <tud_control_xfer+0xc8>
 800f3a6:	be00      	bkpt	0x0000
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	e000      	b.n	800f3ae <tud_control_xfer+0xce>
  }

  return true;
 800f3ac:	2301      	movs	r3, #1
}
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	3720      	adds	r7, #32
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	bd80      	pop	{r7, pc}
 800f3b6:	bf00      	nop
 800f3b8:	2000a0c4 	.word	0x2000a0c4
 800f3bc:	e000edf0 	.word	0xe000edf0

0800f3c0 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800f3c4:	2214      	movs	r2, #20
 800f3c6:	2100      	movs	r1, #0
 800f3c8:	4802      	ldr	r0, [pc, #8]	@ (800f3d4 <usbd_control_reset+0x14>)
 800f3ca:	f003 fa8f 	bl	80128ec <memset>
}
 800f3ce:	bf00      	nop
 800f3d0:	bd80      	pop	{r7, pc}
 800f3d2:	bf00      	nop
 800f3d4:	2000a0c4 	.word	0x2000a0c4

0800f3d8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800f3d8:	b480      	push	{r7}
 800f3da:	b083      	sub	sp, #12
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800f3e0:	4a04      	ldr	r2, [pc, #16]	@ (800f3f4 <usbd_control_set_complete_callback+0x1c>)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	6113      	str	r3, [r2, #16]
}
 800f3e6:	bf00      	nop
 800f3e8:	370c      	adds	r7, #12
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f0:	4770      	bx	lr
 800f3f2:	bf00      	nop
 800f3f4:	2000a0c4 	.word	0x2000a0c4

0800f3f8 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800f3f8:	b480      	push	{r7}
 800f3fa:	b083      	sub	sp, #12
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800f400:	4b09      	ldr	r3, [pc, #36]	@ (800f428 <usbd_control_set_request+0x30>)
 800f402:	687a      	ldr	r2, [r7, #4]
 800f404:	6810      	ldr	r0, [r2, #0]
 800f406:	6851      	ldr	r1, [r2, #4]
 800f408:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800f40a:	4b07      	ldr	r3, [pc, #28]	@ (800f428 <usbd_control_set_request+0x30>)
 800f40c:	2200      	movs	r2, #0
 800f40e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f410:	4b05      	ldr	r3, [pc, #20]	@ (800f428 <usbd_control_set_request+0x30>)
 800f412:	2200      	movs	r2, #0
 800f414:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f416:	4b04      	ldr	r3, [pc, #16]	@ (800f428 <usbd_control_set_request+0x30>)
 800f418:	2200      	movs	r2, #0
 800f41a:	819a      	strh	r2, [r3, #12]
}
 800f41c:	bf00      	nop
 800f41e:	370c      	adds	r7, #12
 800f420:	46bd      	mov	sp, r7
 800f422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f426:	4770      	bx	lr
 800f428:	2000a0c4 	.word	0x2000a0c4

0800f42c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b088      	sub	sp, #32
 800f430:	af00      	add	r7, sp, #0
 800f432:	603b      	str	r3, [r7, #0]
 800f434:	4603      	mov	r3, r0
 800f436:	71fb      	strb	r3, [r7, #7]
 800f438:	460b      	mov	r3, r1
 800f43a:	71bb      	strb	r3, [r7, #6]
 800f43c:	4613      	mov	r3, r2
 800f43e:	717b      	strb	r3, [r7, #5]
 800f440:	79bb      	ldrb	r3, [r7, #6]
 800f442:	73fb      	strb	r3, [r7, #15]
 800f444:	7bfb      	ldrb	r3, [r7, #15]
 800f446:	09db      	lsrs	r3, r3, #7
 800f448:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800f44a:	4a4f      	ldr	r2, [pc, #316]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f44c:	7812      	ldrb	r2, [r2, #0]
 800f44e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800f452:	b2d2      	uxtb	r2, r2
 800f454:	4293      	cmp	r3, r2
 800f456:	d01e      	beq.n	800f496 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d00a      	beq.n	800f474 <usbd_control_xfer_cb+0x48>
 800f45e:	4b4b      	ldr	r3, [pc, #300]	@ (800f58c <usbd_control_xfer_cb+0x160>)
 800f460:	613b      	str	r3, [r7, #16]
 800f462:	693b      	ldr	r3, [r7, #16]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f003 0301 	and.w	r3, r3, #1
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d000      	beq.n	800f470 <usbd_control_xfer_cb+0x44>
 800f46e:	be00      	bkpt	0x0000
 800f470:	2300      	movs	r3, #0
 800f472:	e084      	b.n	800f57e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800f474:	79fb      	ldrb	r3, [r7, #7]
 800f476:	4944      	ldr	r1, [pc, #272]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f478:	4618      	mov	r0, r3
 800f47a:	f7ff fe83 	bl	800f184 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800f47e:	4b42      	ldr	r3, [pc, #264]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f480:	691b      	ldr	r3, [r3, #16]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d005      	beq.n	800f492 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800f486:	4b40      	ldr	r3, [pc, #256]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f488:	691b      	ldr	r3, [r3, #16]
 800f48a:	79f8      	ldrb	r0, [r7, #7]
 800f48c:	4a3e      	ldr	r2, [pc, #248]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f48e:	2103      	movs	r1, #3
 800f490:	4798      	blx	r3
    }

    return true;
 800f492:	2301      	movs	r3, #1
 800f494:	e073      	b.n	800f57e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800f496:	4b3c      	ldr	r3, [pc, #240]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f49e:	b2db      	uxtb	r3, r3
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d10c      	bne.n	800f4be <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800f4a4:	4b38      	ldr	r3, [pc, #224]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4a6:	689b      	ldr	r3, [r3, #8]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d101      	bne.n	800f4b0 <usbd_control_xfer_cb+0x84>
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	e066      	b.n	800f57e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800f4b0:	4b35      	ldr	r3, [pc, #212]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4b2:	689b      	ldr	r3, [r3, #8]
 800f4b4:	683a      	ldr	r2, [r7, #0]
 800f4b6:	4936      	ldr	r1, [pc, #216]	@ (800f590 <usbd_control_xfer_cb+0x164>)
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	f003 fa92 	bl	80129e2 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800f4be:	4b32      	ldr	r3, [pc, #200]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4c0:	89da      	ldrh	r2, [r3, #14]
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	b29b      	uxth	r3, r3
 800f4c6:	4413      	add	r3, r2
 800f4c8:	b29a      	uxth	r2, r3
 800f4ca:	4b2f      	ldr	r3, [pc, #188]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4cc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800f4ce:	4b2e      	ldr	r3, [pc, #184]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4d0:	689a      	ldr	r2, [r3, #8]
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	4413      	add	r3, r2
 800f4d6:	4a2c      	ldr	r2, [pc, #176]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4d8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800f4da:	4b2b      	ldr	r3, [pc, #172]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4dc:	88da      	ldrh	r2, [r3, #6]
 800f4de:	4b2a      	ldr	r3, [pc, #168]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4e0:	89db      	ldrh	r3, [r3, #14]
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d002      	beq.n	800f4ec <usbd_control_xfer_cb+0xc0>
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	2b3f      	cmp	r3, #63	@ 0x3f
 800f4ea:	d831      	bhi.n	800f550 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800f4f0:	4b25      	ldr	r3, [pc, #148]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4f2:	691b      	ldr	r3, [r3, #16]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d007      	beq.n	800f508 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800f4f8:	4b23      	ldr	r3, [pc, #140]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f4fa:	691b      	ldr	r3, [r3, #16]
 800f4fc:	79f8      	ldrb	r0, [r7, #7]
 800f4fe:	4a22      	ldr	r2, [pc, #136]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f500:	2102      	movs	r1, #2
 800f502:	4798      	blx	r3
 800f504:	4603      	mov	r3, r0
 800f506:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800f508:	7ffb      	ldrb	r3, [r7, #31]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d015      	beq.n	800f53a <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800f50e:	79fb      	ldrb	r3, [r7, #7]
 800f510:	491d      	ldr	r1, [pc, #116]	@ (800f588 <usbd_control_xfer_cb+0x15c>)
 800f512:	4618      	mov	r0, r3
 800f514:	f7ff fe42 	bl	800f19c <status_stage_xact>
 800f518:	4603      	mov	r3, r0
 800f51a:	f083 0301 	eor.w	r3, r3, #1
 800f51e:	b2db      	uxtb	r3, r3
 800f520:	2b00      	cmp	r3, #0
 800f522:	d02a      	beq.n	800f57a <usbd_control_xfer_cb+0x14e>
 800f524:	4b19      	ldr	r3, [pc, #100]	@ (800f58c <usbd_control_xfer_cb+0x160>)
 800f526:	617b      	str	r3, [r7, #20]
 800f528:	697b      	ldr	r3, [r7, #20]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f003 0301 	and.w	r3, r3, #1
 800f530:	2b00      	cmp	r3, #0
 800f532:	d000      	beq.n	800f536 <usbd_control_xfer_cb+0x10a>
 800f534:	be00      	bkpt	0x0000
 800f536:	2300      	movs	r3, #0
 800f538:	e021      	b.n	800f57e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800f53a:	79fb      	ldrb	r3, [r7, #7]
 800f53c:	2100      	movs	r1, #0
 800f53e:	4618      	mov	r0, r3
 800f540:	f001 f81c 	bl	801057c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800f544:	79fb      	ldrb	r3, [r7, #7]
 800f546:	2180      	movs	r1, #128	@ 0x80
 800f548:	4618      	mov	r0, r3
 800f54a:	f001 f817 	bl	801057c <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f54e:	e014      	b.n	800f57a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800f550:	79fb      	ldrb	r3, [r7, #7]
 800f552:	4618      	mov	r0, r3
 800f554:	f7ff fe60 	bl	800f218 <data_stage_xact>
 800f558:	4603      	mov	r3, r0
 800f55a:	f083 0301 	eor.w	r3, r3, #1
 800f55e:	b2db      	uxtb	r3, r3
 800f560:	2b00      	cmp	r3, #0
 800f562:	d00b      	beq.n	800f57c <usbd_control_xfer_cb+0x150>
 800f564:	4b09      	ldr	r3, [pc, #36]	@ (800f58c <usbd_control_xfer_cb+0x160>)
 800f566:	61bb      	str	r3, [r7, #24]
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f003 0301 	and.w	r3, r3, #1
 800f570:	2b00      	cmp	r3, #0
 800f572:	d000      	beq.n	800f576 <usbd_control_xfer_cb+0x14a>
 800f574:	be00      	bkpt	0x0000
 800f576:	2300      	movs	r3, #0
 800f578:	e001      	b.n	800f57e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f57a:	bf00      	nop
  }

  return true;
 800f57c:	2301      	movs	r3, #1
}
 800f57e:	4618      	mov	r0, r3
 800f580:	3720      	adds	r7, #32
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}
 800f586:	bf00      	nop
 800f588:	2000a0c4 	.word	0x2000a0c4
 800f58c:	e000edf0 	.word	0xe000edf0
 800f590:	2000a0d8 	.word	0x2000a0d8

0800f594 <__NVIC_EnableIRQ>:
{
 800f594:	b480      	push	{r7}
 800f596:	b083      	sub	sp, #12
 800f598:	af00      	add	r7, sp, #0
 800f59a:	4603      	mov	r3, r0
 800f59c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	db0b      	blt.n	800f5be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f5a6:	79fb      	ldrb	r3, [r7, #7]
 800f5a8:	f003 021f 	and.w	r2, r3, #31
 800f5ac:	4907      	ldr	r1, [pc, #28]	@ (800f5cc <__NVIC_EnableIRQ+0x38>)
 800f5ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5b2:	095b      	lsrs	r3, r3, #5
 800f5b4:	2001      	movs	r0, #1
 800f5b6:	fa00 f202 	lsl.w	r2, r0, r2
 800f5ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f5be:	bf00      	nop
 800f5c0:	370c      	adds	r7, #12
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c8:	4770      	bx	lr
 800f5ca:	bf00      	nop
 800f5cc:	e000e100 	.word	0xe000e100

0800f5d0 <__NVIC_DisableIRQ>:
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b083      	sub	sp, #12
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f5da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	db12      	blt.n	800f608 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f5e2:	79fb      	ldrb	r3, [r7, #7]
 800f5e4:	f003 021f 	and.w	r2, r3, #31
 800f5e8:	490a      	ldr	r1, [pc, #40]	@ (800f614 <__NVIC_DisableIRQ+0x44>)
 800f5ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5ee:	095b      	lsrs	r3, r3, #5
 800f5f0:	2001      	movs	r0, #1
 800f5f2:	fa00 f202 	lsl.w	r2, r0, r2
 800f5f6:	3320      	adds	r3, #32
 800f5f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800f5fc:	f3bf 8f4f 	dsb	sy
}
 800f600:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800f602:	f3bf 8f6f 	isb	sy
}
 800f606:	bf00      	nop
}
 800f608:	bf00      	nop
 800f60a:	370c      	adds	r7, #12
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr
 800f614:	e000e100 	.word	0xe000e100

0800f618 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800f618:	b480      	push	{r7}
 800f61a:	b087      	sub	sp, #28
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	4603      	mov	r3, r0
 800f620:	71fb      	strb	r3, [r7, #7]
 800f622:	79fb      	ldrb	r3, [r7, #7]
 800f624:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f626:	7cfb      	ldrb	r3, [r7, #19]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d001      	beq.n	800f630 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800f62c:	2300      	movs	r3, #0
 800f62e:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f630:	7cfb      	ldrb	r3, [r7, #19]
 800f632:	4a15      	ldr	r2, [pc, #84]	@ (800f688 <dma_setup_prepare+0x70>)
 800f634:	011b      	lsls	r3, r3, #4
 800f636:	4413      	add	r3, r2
 800f638:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f63a:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f640:	4a12      	ldr	r2, [pc, #72]	@ (800f68c <dma_setup_prepare+0x74>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d909      	bls.n	800f65a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f64c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	0fdb      	lsrs	r3, r3, #31
 800f654:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f656:	2b00      	cmp	r3, #0
 800f658:	d110      	bne.n	800f67c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	4a0c      	ldr	r2, [pc, #48]	@ (800f690 <dma_setup_prepare+0x78>)
 800f65e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800f662:	4a0c      	ldr	r2, [pc, #48]	@ (800f694 <dma_setup_prepare+0x7c>)
 800f664:	697b      	ldr	r3, [r7, #20]
 800f666:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800f670:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800f674:	697b      	ldr	r3, [r7, #20]
 800f676:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800f67a:	e000      	b.n	800f67e <dma_setup_prepare+0x66>
      return;
 800f67c:	bf00      	nop
}
 800f67e:	371c      	adds	r7, #28
 800f680:	46bd      	mov	sp, r7
 800f682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f686:	4770      	bx	lr
 800f688:	08013b9c 	.word	0x08013b9c
 800f68c:	4f543009 	.word	0x4f543009
 800f690:	20080008 	.word	0x20080008
 800f694:	2000a1a0 	.word	0x2000a1a0

0800f698 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800f698:	b480      	push	{r7}
 800f69a:	b091      	sub	sp, #68	@ 0x44
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	4603      	mov	r3, r0
 800f6a0:	71fb      	strb	r3, [r7, #7]
 800f6a2:	460b      	mov	r3, r1
 800f6a4:	71bb      	strb	r3, [r7, #6]
 800f6a6:	4613      	mov	r3, r2
 800f6a8:	80bb      	strh	r3, [r7, #4]
 800f6aa:	79fb      	ldrb	r3, [r7, #7]
 800f6ac:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f6ae:	7e7b      	ldrb	r3, [r7, #25]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d001      	beq.n	800f6b8 <dfifo_alloc+0x20>
    rhport = 0;
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f6b8:	7e7b      	ldrb	r3, [r7, #25]
 800f6ba:	4a64      	ldr	r2, [pc, #400]	@ (800f84c <dfifo_alloc+0x1b4>)
 800f6bc:	011b      	lsls	r3, r3, #4
 800f6be:	4413      	add	r3, r2
 800f6c0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f6c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f6c4:	79fb      	ldrb	r3, [r7, #7]
 800f6c6:	011b      	lsls	r3, r3, #4
 800f6c8:	4a60      	ldr	r2, [pc, #384]	@ (800f84c <dfifo_alloc+0x1b4>)
 800f6ca:	4413      	add	r3, r2
 800f6cc:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800f6ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6d0:	7a1b      	ldrb	r3, [r3, #8]
 800f6d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f6d6:	79bb      	ldrb	r3, [r7, #6]
 800f6d8:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f6da:	7ebb      	ldrb	r3, [r7, #26]
 800f6dc:	f003 030f 	and.w	r3, r3, #15
 800f6e0:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800f6e2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800f6e6:	79bb      	ldrb	r3, [r7, #6]
 800f6e8:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f6ea:	7efb      	ldrb	r3, [r7, #27]
 800f6ec:	09db      	lsrs	r3, r3, #7
 800f6ee:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800f6f0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800f6f4:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f6f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	d30a      	bcc.n	800f716 <dfifo_alloc+0x7e>
 800f700:	4b53      	ldr	r3, [pc, #332]	@ (800f850 <dfifo_alloc+0x1b8>)
 800f702:	61fb      	str	r3, [r7, #28]
 800f704:	69fb      	ldr	r3, [r7, #28]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	f003 0301 	and.w	r3, r3, #1
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d000      	beq.n	800f712 <dfifo_alloc+0x7a>
 800f710:	be00      	bkpt	0x0000
 800f712:	2300      	movs	r3, #0
 800f714:	e094      	b.n	800f840 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800f716:	88bb      	ldrh	r3, [r7, #4]
 800f718:	617b      	str	r3, [r7, #20]
 800f71a:	2304      	movs	r3, #4
 800f71c:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800f71e:	697a      	ldr	r2, [r7, #20]
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	4413      	add	r3, r2
 800f724:	1e5a      	subs	r2, r3, #1
 800f726:	693b      	ldr	r3, [r7, #16]
 800f728:	fbb2 f3f3 	udiv	r3, r2, r3
 800f72c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800f72e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800f732:	2b00      	cmp	r3, #0
 800f734:	d12a      	bne.n	800f78c <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f736:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f738:	009b      	lsls	r3, r3, #2
 800f73a:	b29b      	uxth	r3, r3
 800f73c:	81fb      	strh	r3, [r7, #14]
 800f73e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f742:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f744:	89fb      	ldrh	r3, [r7, #14]
 800f746:	089b      	lsrs	r3, r3, #2
 800f748:	b29b      	uxth	r3, r3
 800f74a:	f103 0208 	add.w	r2, r3, #8
 800f74e:	7b7b      	ldrb	r3, [r7, #13]
 800f750:	4413      	add	r3, r2
 800f752:	b29b      	uxth	r3, r3
 800f754:	005b      	lsls	r3, r3, #1
 800f756:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f758:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800f75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f75e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f760:	429a      	cmp	r2, r3
 800f762:	d26c      	bcs.n	800f83e <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800f764:	4b3b      	ldr	r3, [pc, #236]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f766:	889b      	ldrh	r3, [r3, #4]
 800f768:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f76a:	429a      	cmp	r2, r3
 800f76c:	d90a      	bls.n	800f784 <dfifo_alloc+0xec>
 800f76e:	4b38      	ldr	r3, [pc, #224]	@ (800f850 <dfifo_alloc+0x1b8>)
 800f770:	623b      	str	r3, [r7, #32]
 800f772:	6a3b      	ldr	r3, [r7, #32]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	f003 0301 	and.w	r3, r3, #1
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d000      	beq.n	800f780 <dfifo_alloc+0xe8>
 800f77e:	be00      	bkpt	0x0000
 800f780:	2300      	movs	r3, #0
 800f782:	e05d      	b.n	800f840 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800f784:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f788:	625a      	str	r2, [r3, #36]	@ 0x24
 800f78a:	e058      	b.n	800f83e <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800f78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f78e:	7a5b      	ldrb	r3, [r3, #9]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d016      	beq.n	800f7c2 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800f794:	4b2f      	ldr	r3, [pc, #188]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f796:	799a      	ldrb	r2, [r3, #6]
 800f798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f79a:	7a5b      	ldrb	r3, [r3, #9]
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d30a      	bcc.n	800f7b6 <dfifo_alloc+0x11e>
 800f7a0:	4b2b      	ldr	r3, [pc, #172]	@ (800f850 <dfifo_alloc+0x1b8>)
 800f7a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	f003 0301 	and.w	r3, r3, #1
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d000      	beq.n	800f7b2 <dfifo_alloc+0x11a>
 800f7b0:	be00      	bkpt	0x0000
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	e044      	b.n	800f840 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800f7b6:	4b27      	ldr	r3, [pc, #156]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f7b8:	799b      	ldrb	r3, [r3, #6]
 800f7ba:	3301      	adds	r3, #1
 800f7bc:	b2da      	uxtb	r2, r3
 800f7be:	4b25      	ldr	r3, [pc, #148]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f7c0:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800f7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7c4:	689b      	ldr	r3, [r3, #8]
 800f7c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d102      	bne.n	800f7d4 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800f7ce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7d0:	005b      	lsls	r3, r3, #1
 800f7d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800f7d4:	4b1f      	ldr	r3, [pc, #124]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f7d6:	889b      	ldrh	r3, [r3, #4]
 800f7d8:	4619      	mov	r1, r3
 800f7da:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7e0:	4413      	add	r3, r2
 800f7e2:	4299      	cmp	r1, r3
 800f7e4:	d20a      	bcs.n	800f7fc <dfifo_alloc+0x164>
 800f7e6:	4b1a      	ldr	r3, [pc, #104]	@ (800f850 <dfifo_alloc+0x1b8>)
 800f7e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f003 0301 	and.w	r3, r3, #1
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d000      	beq.n	800f7f8 <dfifo_alloc+0x160>
 800f7f6:	be00      	bkpt	0x0000
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	e021      	b.n	800f840 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800f7fc:	4b15      	ldr	r3, [pc, #84]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f7fe:	889a      	ldrh	r2, [r3, #4]
 800f800:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f802:	1ad3      	subs	r3, r2, r3
 800f804:	b29a      	uxth	r2, r3
 800f806:	4b13      	ldr	r3, [pc, #76]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f808:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800f80a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d107      	bne.n	800f822 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800f812:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f814:	041b      	lsls	r3, r3, #16
 800f816:	4a0f      	ldr	r2, [pc, #60]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f818:	8892      	ldrh	r2, [r2, #4]
 800f81a:	431a      	orrs	r2, r3
 800f81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f81e:	629a      	str	r2, [r3, #40]	@ 0x28
 800f820:	e00d      	b.n	800f83e <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800f822:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f824:	041a      	lsls	r2, r3, #16
 800f826:	4b0b      	ldr	r3, [pc, #44]	@ (800f854 <dfifo_alloc+0x1bc>)
 800f828:	889b      	ldrh	r3, [r3, #4]
 800f82a:	4619      	mov	r1, r3
 800f82c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f830:	3b01      	subs	r3, #1
 800f832:	430a      	orrs	r2, r1
 800f834:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f836:	3340      	adds	r3, #64	@ 0x40
 800f838:	009b      	lsls	r3, r3, #2
 800f83a:	440b      	add	r3, r1
 800f83c:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800f83e:	2301      	movs	r3, #1
}
 800f840:	4618      	mov	r0, r3
 800f842:	3744      	adds	r7, #68	@ 0x44
 800f844:	46bd      	mov	sp, r7
 800f846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84a:	4770      	bx	lr
 800f84c:	08013b9c 	.word	0x08013b9c
 800f850:	e000edf0 	.word	0xe000edf0
 800f854:	2000a198 	.word	0x2000a198

0800f858 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800f858:	b580      	push	{r7, lr}
 800f85a:	b088      	sub	sp, #32
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	4603      	mov	r3, r0
 800f860:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f862:	79fb      	ldrb	r3, [r7, #7]
 800f864:	011b      	lsls	r3, r3, #4
 800f866:	4a27      	ldr	r2, [pc, #156]	@ (800f904 <dfifo_device_init+0xac>)
 800f868:	4413      	add	r3, r2
 800f86a:	61fb      	str	r3, [r7, #28]
 800f86c:	79fb      	ldrb	r3, [r7, #7]
 800f86e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f870:	7b3b      	ldrb	r3, [r7, #12]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d001      	beq.n	800f87a <dfifo_device_init+0x22>
    rhport = 0;
 800f876:	2300      	movs	r3, #0
 800f878:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f87a:	7b3b      	ldrb	r3, [r7, #12]
 800f87c:	4a21      	ldr	r2, [pc, #132]	@ (800f904 <dfifo_device_init+0xac>)
 800f87e:	011b      	lsls	r3, r3, #4
 800f880:	4413      	add	r3, r2
 800f882:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f884:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f886:	69fb      	ldr	r3, [r7, #28]
 800f888:	7a1b      	ldrb	r3, [r3, #8]
 800f88a:	2240      	movs	r2, #64	@ 0x40
 800f88c:	81fa      	strh	r2, [r7, #14]
 800f88e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f890:	89fb      	ldrh	r3, [r7, #14]
 800f892:	089b      	lsrs	r3, r3, #2
 800f894:	b29b      	uxth	r3, r3
 800f896:	f103 0208 	add.w	r2, r3, #8
 800f89a:	7b7b      	ldrb	r3, [r7, #13]
 800f89c:	4413      	add	r3, r2
 800f89e:	b29b      	uxth	r3, r3
 800f8a0:	005b      	lsls	r3, r3, #1
 800f8a2:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f8a4:	461a      	mov	r2, r3
 800f8a6:	69bb      	ldr	r3, [r7, #24]
 800f8a8:	625a      	str	r2, [r3, #36]	@ 0x24
 800f8aa:	69bb      	ldr	r3, [r7, #24]
 800f8ac:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f8b2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f8b4:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800f8b6:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800f8b8:	69fb      	ldr	r3, [r7, #28]
 800f8ba:	68db      	ldr	r3, [r3, #12]
 800f8bc:	089b      	lsrs	r3, r3, #2
 800f8be:	b29a      	uxth	r2, r3
 800f8c0:	4b11      	ldr	r3, [pc, #68]	@ (800f908 <dfifo_device_init+0xb0>)
 800f8c2:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800f8c4:	7dfb      	ldrb	r3, [r7, #23]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d009      	beq.n	800f8de <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800f8ca:	4b0f      	ldr	r3, [pc, #60]	@ (800f908 <dfifo_device_init+0xb0>)
 800f8cc:	889a      	ldrh	r2, [r3, #4]
 800f8ce:	69fb      	ldr	r3, [r7, #28]
 800f8d0:	7a1b      	ldrb	r3, [r3, #8]
 800f8d2:	005b      	lsls	r3, r3, #1
 800f8d4:	b29b      	uxth	r3, r3
 800f8d6:	1ad3      	subs	r3, r2, r3
 800f8d8:	b29a      	uxth	r2, r3
 800f8da:	4b0b      	ldr	r3, [pc, #44]	@ (800f908 <dfifo_device_init+0xb0>)
 800f8dc:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800f8de:	4b0a      	ldr	r3, [pc, #40]	@ (800f908 <dfifo_device_init+0xb0>)
 800f8e0:	889b      	ldrh	r3, [r3, #4]
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	4613      	mov	r3, r2
 800f8e6:	041b      	lsls	r3, r3, #16
 800f8e8:	441a      	add	r2, r3
 800f8ea:	69bb      	ldr	r3, [r7, #24]
 800f8ec:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800f8ee:	79fb      	ldrb	r3, [r7, #7]
 800f8f0:	2240      	movs	r2, #64	@ 0x40
 800f8f2:	2180      	movs	r1, #128	@ 0x80
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	f7ff fecf 	bl	800f698 <dfifo_alloc>
}
 800f8fa:	bf00      	nop
 800f8fc:	3720      	adds	r7, #32
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	08013b9c 	.word	0x08013b9c
 800f908:	2000a198 	.word	0x2000a198

0800f90c <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800f90c:	b480      	push	{r7}
 800f90e:	b08b      	sub	sp, #44	@ 0x2c
 800f910:	af00      	add	r7, sp, #0
 800f912:	4603      	mov	r3, r0
 800f914:	6039      	str	r1, [r7, #0]
 800f916:	71fb      	strb	r3, [r7, #7]
 800f918:	79fb      	ldrb	r3, [r7, #7]
 800f91a:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f91c:	7c7b      	ldrb	r3, [r7, #17]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d001      	beq.n	800f926 <edpt_activate+0x1a>
    rhport = 0;
 800f922:	2300      	movs	r3, #0
 800f924:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f926:	7c7b      	ldrb	r3, [r7, #17]
 800f928:	4a4f      	ldr	r2, [pc, #316]	@ (800fa68 <edpt_activate+0x15c>)
 800f92a:	011b      	lsls	r3, r3, #4
 800f92c:	4413      	add	r3, r2
 800f92e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f930:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800f932:	683b      	ldr	r3, [r7, #0]
 800f934:	789b      	ldrb	r3, [r3, #2]
 800f936:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f938:	7cbb      	ldrb	r3, [r7, #18]
 800f93a:	f003 030f 	and.w	r3, r3, #15
 800f93e:	b2db      	uxtb	r3, r3
 800f940:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	789b      	ldrb	r3, [r3, #2]
 800f948:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f94a:	7cfb      	ldrb	r3, [r7, #19]
 800f94c:	09db      	lsrs	r3, r3, #7
 800f94e:	b2db      	uxtb	r3, r3
 800f950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f954:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800f958:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f95c:	0052      	lsls	r2, r2, #1
 800f95e:	4413      	add	r3, r2
 800f960:	011b      	lsls	r3, r3, #4
 800f962:	4a42      	ldr	r2, [pc, #264]	@ (800fa6c <edpt_activate+0x160>)
 800f964:	4413      	add	r3, r2
 800f966:	61fb      	str	r3, [r7, #28]
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	889b      	ldrh	r3, [r3, #4]
 800f970:	b29b      	uxth	r3, r3
 800f972:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f976:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800f978:	69fb      	ldr	r3, [r7, #28]
 800f97a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800f97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f97e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f982:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800f984:	7b3b      	ldrb	r3, [r7, #12]
 800f986:	f003 0306 	and.w	r3, r3, #6
 800f98a:	b2db      	uxtb	r3, r3
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d109      	bne.n	800f9a4 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	799b      	ldrb	r3, [r3, #6]
 800f994:	3b01      	subs	r3, #1
 800f996:	2201      	movs	r2, #1
 800f998:	fa02 f303 	lsl.w	r3, r2, r3
 800f99c:	b2da      	uxtb	r2, r3
 800f99e:	69fb      	ldr	r3, [r7, #28]
 800f9a0:	731a      	strb	r2, [r3, #12]
 800f9a2:	e003      	b.n	800f9ac <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	799a      	ldrb	r2, [r3, #6]
 800f9a8:	69fb      	ldr	r3, [r7, #28]
 800f9aa:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800f9b0:	69fb      	ldr	r3, [r7, #28]
 800f9b2:	895b      	ldrh	r3, [r3, #10]
 800f9b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f9b8:	b29a      	uxth	r2, r3
 800f9ba:	893b      	ldrh	r3, [r7, #8]
 800f9bc:	f362 030a 	bfi	r3, r2, #0, #11
 800f9c0:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800f9c2:	7a7b      	ldrb	r3, [r7, #9]
 800f9c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9c8:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	78db      	ldrb	r3, [r3, #3]
 800f9ce:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f9d2:	b2da      	uxtb	r2, r3
 800f9d4:	7abb      	ldrb	r3, [r7, #10]
 800f9d6:	f362 0383 	bfi	r3, r2, #2, #2
 800f9da:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800f9dc:	683b      	ldr	r3, [r7, #0]
 800f9de:	78db      	ldrb	r3, [r3, #3]
 800f9e0:	f003 0303 	and.w	r3, r3, #3
 800f9e4:	b2db      	uxtb	r3, r3
 800f9e6:	2b01      	cmp	r3, #1
 800f9e8:	d003      	beq.n	800f9f2 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800f9ea:	7afb      	ldrb	r3, [r7, #11]
 800f9ec:	f043 0310 	orr.w	r3, r3, #16
 800f9f0:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800f9f2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f9f6:	2b01      	cmp	r3, #1
 800f9f8:	d108      	bne.n	800fa0c <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800f9fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f9fe:	f003 030f 	and.w	r3, r3, #15
 800fa02:	b2da      	uxtb	r2, r3
 800fa04:	897b      	ldrh	r3, [r7, #10]
 800fa06:	f362 1389 	bfi	r3, r2, #6, #4
 800fa0a:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800fa0c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800fa10:	2b01      	cmp	r3, #1
 800fa12:	bf14      	ite	ne
 800fa14:	2301      	movne	r3, #1
 800fa16:	2300      	moveq	r3, #0
 800fa18:	b2db      	uxtb	r3, r3
 800fa1a:	461a      	mov	r2, r3
 800fa1c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fa20:	0112      	lsls	r2, r2, #4
 800fa22:	4413      	add	r3, r2
 800fa24:	3348      	adds	r3, #72	@ 0x48
 800fa26:	015b      	lsls	r3, r3, #5
 800fa28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa2a:	4413      	add	r3, r2
 800fa2c:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800fa2e:	68ba      	ldr	r2, [r7, #8]
 800fa30:	69bb      	ldr	r3, [r7, #24]
 800fa32:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800fa34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa36:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800fa3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fa3e:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800fa42:	2901      	cmp	r1, #1
 800fa44:	d101      	bne.n	800fa4a <edpt_activate+0x13e>
 800fa46:	2100      	movs	r1, #0
 800fa48:	e000      	b.n	800fa4c <edpt_activate+0x140>
 800fa4a:	2110      	movs	r1, #16
 800fa4c:	440b      	add	r3, r1
 800fa4e:	2101      	movs	r1, #1
 800fa50:	fa01 f303 	lsl.w	r3, r1, r3
 800fa54:	431a      	orrs	r2, r3
 800fa56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa58:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800fa5c:	bf00      	nop
 800fa5e:	372c      	adds	r7, #44	@ 0x2c
 800fa60:	46bd      	mov	sp, r7
 800fa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa66:	4770      	bx	lr
 800fa68:	08013b9c 	.word	0x08013b9c
 800fa6c:	2000a118 	.word	0x2000a118

0800fa70 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800fa70:	b480      	push	{r7}
 800fa72:	b08d      	sub	sp, #52	@ 0x34
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	4603      	mov	r3, r0
 800fa78:	71fb      	strb	r3, [r7, #7]
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	71bb      	strb	r3, [r7, #6]
 800fa7e:	4613      	mov	r3, r2
 800fa80:	717b      	strb	r3, [r7, #5]
 800fa82:	79fb      	ldrb	r3, [r7, #7]
 800fa84:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fa86:	7f7b      	ldrb	r3, [r7, #29]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d001      	beq.n	800fa90 <edpt_disable+0x20>
    rhport = 0;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fa90:	7f7b      	ldrb	r3, [r7, #29]
 800fa92:	4a5e      	ldr	r2, [pc, #376]	@ (800fc0c <edpt_disable+0x19c>)
 800fa94:	011b      	lsls	r3, r3, #4
 800fa96:	4413      	add	r3, r2
 800fa98:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fa9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa9c:	79bb      	ldrb	r3, [r7, #6]
 800fa9e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800faa0:	7fbb      	ldrb	r3, [r7, #30]
 800faa2:	f003 030f 	and.w	r3, r3, #15
 800faa6:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800faa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800faac:	79bb      	ldrb	r3, [r7, #6]
 800faae:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800fab0:	7ffb      	ldrb	r3, [r7, #31]
 800fab2:	09db      	lsrs	r3, r3, #7
 800fab4:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800fab6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800faba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800fabe:	2b01      	cmp	r3, #1
 800fac0:	bf14      	ite	ne
 800fac2:	2301      	movne	r3, #1
 800fac4:	2300      	moveq	r3, #0
 800fac6:	b2db      	uxtb	r3, r3
 800fac8:	461a      	mov	r2, r3
 800faca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800face:	0112      	lsls	r2, r2, #4
 800fad0:	4413      	add	r3, r2
 800fad2:	3348      	adds	r3, #72	@ 0x48
 800fad4:	015b      	lsls	r3, r3, #5
 800fad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fad8:	4413      	add	r3, r2
 800fada:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800fadc:	797b      	ldrb	r3, [r7, #5]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d002      	beq.n	800fae8 <edpt_disable+0x78>
 800fae2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800fae6:	e000      	b.n	800faea <edpt_disable+0x7a>
 800fae8:	2300      	movs	r3, #0
 800faea:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800faec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800faf0:	2b01      	cmp	r3, #1
 800faf2:	d145      	bne.n	800fb80 <edpt_disable+0x110>
 800faf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf6:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800faf8:	69bb      	ldr	r3, [r7, #24]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	0fdb      	lsrs	r3, r3, #31
 800fafe:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800fb00:	f083 0301 	eor.w	r3, r3, #1
 800fb04:	b2db      	uxtb	r3, r3
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d008      	beq.n	800fb1c <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800fb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0c:	681a      	ldr	r2, [r3, #0]
 800fb0e:	6a3b      	ldr	r3, [r7, #32]
 800fb10:	4313      	orrs	r3, r2
 800fb12:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800fb16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb18:	601a      	str	r2, [r3, #0]
 800fb1a:	e01e      	b.n	800fb5a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800fb1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800fb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb26:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800fb28:	bf00      	nop
 800fb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb2c:	689b      	ldr	r3, [r3, #8]
 800fb2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d0f9      	beq.n	800fb2a <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800fb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb38:	681a      	ldr	r2, [r3, #0]
 800fb3a:	6a3b      	ldr	r3, [r7, #32]
 800fb3c:	4313      	orrs	r3, r2
 800fb3e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb44:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800fb46:	bf00      	nop
 800fb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb4a:	689b      	ldr	r3, [r3, #8]
 800fb4c:	f003 0302 	and.w	r3, r3, #2
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d0f9      	beq.n	800fb48 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800fb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb56:	2202      	movs	r2, #2
 800fb58:	609a      	str	r2, [r3, #8]
 800fb5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb5c:	617b      	str	r3, [r7, #20]
 800fb5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb62:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800fb64:	7cfb      	ldrb	r3, [r7, #19]
 800fb66:	019b      	lsls	r3, r3, #6
 800fb68:	f043 0220 	orr.w	r2, r3, #32
 800fb6c:	697b      	ldr	r3, [r7, #20]
 800fb6e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800fb70:	bf00      	nop
 800fb72:	697b      	ldr	r3, [r7, #20]
 800fb74:	691b      	ldr	r3, [r3, #16]
 800fb76:	f003 0320 	and.w	r3, r3, #32
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d1f9      	bne.n	800fb72 <edpt_disable+0x102>
}
 800fb7e:	e03f      	b.n	800fc00 <edpt_disable+0x190>
 800fb80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb82:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	0fdb      	lsrs	r3, r3, #31
 800fb8a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800fb8c:	f083 0301 	eor.w	r3, r3, #1
 800fb90:	b2db      	uxtb	r3, r3
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d103      	bne.n	800fb9e <edpt_disable+0x12e>
 800fb96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d106      	bne.n	800fbac <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800fb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba0:	681a      	ldr	r2, [r3, #0]
 800fba2:	6a3b      	ldr	r3, [r7, #32]
 800fba4:	431a      	orrs	r2, r3
 800fba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba8:	601a      	str	r2, [r3, #0]
 800fbaa:	e029      	b.n	800fc00 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800fbac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbae:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fbb2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fbb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbb8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800fbbc:	bf00      	nop
 800fbbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbc0:	695b      	ldr	r3, [r3, #20]
 800fbc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d0f9      	beq.n	800fbbe <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800fbca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbcc:	681a      	ldr	r2, [r3, #0]
 800fbce:	6a3b      	ldr	r3, [r7, #32]
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbd8:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800fbda:	bf00      	nop
 800fbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbde:	689b      	ldr	r3, [r3, #8]
 800fbe0:	f003 0302 	and.w	r3, r3, #2
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d0f9      	beq.n	800fbdc <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800fbe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbea:	2202      	movs	r2, #2
 800fbec:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800fbee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbf0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fbf4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800fbf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbfa:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800fbfe:	bf00      	nop
 800fc00:	bf00      	nop
 800fc02:	3734      	adds	r7, #52	@ 0x34
 800fc04:	46bd      	mov	sp, r7
 800fc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0a:	4770      	bx	lr
 800fc0c:	08013b9c 	.word	0x08013b9c

0800fc10 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b08c      	sub	sp, #48	@ 0x30
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	4603      	mov	r3, r0
 800fc18:	460a      	mov	r2, r1
 800fc1a:	71fb      	strb	r3, [r7, #7]
 800fc1c:	4613      	mov	r3, r2
 800fc1e:	71bb      	strb	r3, [r7, #6]
 800fc20:	79fb      	ldrb	r3, [r7, #7]
 800fc22:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fc24:	7cfb      	ldrb	r3, [r7, #19]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d001      	beq.n	800fc2e <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fc2e:	7cfb      	ldrb	r3, [r7, #19]
 800fc30:	4a37      	ldr	r2, [pc, #220]	@ (800fd10 <epin_write_tx_fifo+0x100>)
 800fc32:	011b      	lsls	r3, r3, #4
 800fc34:	4413      	add	r3, r2
 800fc36:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fc38:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800fc3a:	79bb      	ldrb	r3, [r7, #6]
 800fc3c:	3348      	adds	r3, #72	@ 0x48
 800fc3e:	015b      	lsls	r3, r3, #5
 800fc40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc42:	4413      	add	r3, r2
 800fc44:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800fc46:	79bb      	ldrb	r3, [r7, #6]
 800fc48:	015b      	lsls	r3, r3, #5
 800fc4a:	3310      	adds	r3, #16
 800fc4c:	4a31      	ldr	r2, [pc, #196]	@ (800fd14 <epin_write_tx_fifo+0x104>)
 800fc4e:	4413      	add	r3, r2
 800fc50:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800fc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc54:	691b      	ldr	r3, [r3, #16]
 800fc56:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800fc58:	897b      	ldrh	r3, [r7, #10]
 800fc5a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800fc5e:	b29b      	uxth	r3, r3
 800fc60:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800fc62:	2300      	movs	r3, #0
 800fc64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fc66:	2300      	movs	r3, #0
 800fc68:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fc6a:	e045      	b.n	800fcf8 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800fc6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc6e:	691b      	ldr	r3, [r3, #16]
 800fc70:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fc78:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800fc7a:	6a3b      	ldr	r3, [r7, #32]
 800fc7c:	895a      	ldrh	r2, [r3, #10]
 800fc7e:	8bbb      	ldrh	r3, [r7, #28]
 800fc80:	823b      	strh	r3, [r7, #16]
 800fc82:	4613      	mov	r3, r2
 800fc84:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fc86:	8a3a      	ldrh	r2, [r7, #16]
 800fc88:	89fb      	ldrh	r3, [r7, #14]
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	bf28      	it	cs
 800fc8e:	4613      	movcs	r3, r2
 800fc90:	b29b      	uxth	r3, r3
 800fc92:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800fc94:	8b7a      	ldrh	r2, [r7, #26]
 800fc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc98:	699b      	ldr	r3, [r3, #24]
 800fc9a:	0099      	lsls	r1, r3, #2
 800fc9c:	4b1e      	ldr	r3, [pc, #120]	@ (800fd18 <epin_write_tx_fifo+0x108>)
 800fc9e:	400b      	ands	r3, r1
 800fca0:	429a      	cmp	r2, r3
 800fca2:	d82e      	bhi.n	800fd02 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800fca4:	6a3b      	ldr	r3, [r7, #32]
 800fca6:	685b      	ldr	r3, [r3, #4]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d011      	beq.n	800fcd0 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800fcac:	79bb      	ldrb	r3, [r7, #6]
 800fcae:	3301      	adds	r3, #1
 800fcb0:	031b      	lsls	r3, r3, #12
 800fcb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fcb4:	4413      	add	r3, r2
 800fcb6:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800fcb8:	6a3b      	ldr	r3, [r7, #32]
 800fcba:	6858      	ldr	r0, [r3, #4]
 800fcbc:	8b7a      	ldrh	r2, [r7, #26]
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	6979      	ldr	r1, [r7, #20]
 800fcc2:	f7fd f861 	bl	800cd88 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800fcc6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fcc8:	8b7b      	ldrh	r3, [r7, #26]
 800fcca:	4413      	add	r3, r2
 800fccc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800fcce:	e010      	b.n	800fcf2 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800fcd0:	6a3b      	ldr	r3, [r7, #32]
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	8b7b      	ldrh	r3, [r7, #26]
 800fcd6:	79b9      	ldrb	r1, [r7, #6]
 800fcd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fcda:	f001 fd3a 	bl	8011752 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800fcde:	6a3b      	ldr	r3, [r7, #32]
 800fce0:	681a      	ldr	r2, [r3, #0]
 800fce2:	8b7b      	ldrh	r3, [r7, #26]
 800fce4:	441a      	add	r2, r3
 800fce6:	6a3b      	ldr	r3, [r7, #32]
 800fce8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800fcea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fcec:	8b7b      	ldrh	r3, [r7, #26]
 800fcee:	4413      	add	r3, r2
 800fcf0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fcf2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800fcf4:	3301      	adds	r3, #1
 800fcf6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fcf8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fcfa:	8bfb      	ldrh	r3, [r7, #30]
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	d3b5      	bcc.n	800fc6c <epin_write_tx_fifo+0x5c>
 800fd00:	e000      	b.n	800fd04 <epin_write_tx_fifo+0xf4>
      break;
 800fd02:	bf00      	nop
    }
  }
  return total_bytes_written;
 800fd04:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800fd06:	4618      	mov	r0, r3
 800fd08:	3730      	adds	r7, #48	@ 0x30
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}
 800fd0e:	bf00      	nop
 800fd10:	08013b9c 	.word	0x08013b9c
 800fd14:	2000a118 	.word	0x2000a118
 800fd18:	0003fffc 	.word	0x0003fffc

0800fd1c <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b092      	sub	sp, #72	@ 0x48
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	4603      	mov	r3, r0
 800fd24:	71fb      	strb	r3, [r7, #7]
 800fd26:	460b      	mov	r3, r1
 800fd28:	71bb      	strb	r3, [r7, #6]
 800fd2a:	4613      	mov	r3, r2
 800fd2c:	717b      	strb	r3, [r7, #5]
 800fd2e:	79fb      	ldrb	r3, [r7, #7]
 800fd30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fd34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d002      	beq.n	800fd42 <edpt_schedule_packets+0x26>
    rhport = 0;
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fd42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd46:	4a77      	ldr	r2, [pc, #476]	@ (800ff24 <edpt_schedule_packets+0x208>)
 800fd48:	011b      	lsls	r3, r3, #4
 800fd4a:	4413      	add	r3, r2
 800fd4c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fd4e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800fd50:	79ba      	ldrb	r2, [r7, #6]
 800fd52:	797b      	ldrb	r3, [r7, #5]
 800fd54:	0052      	lsls	r2, r2, #1
 800fd56:	4413      	add	r3, r2
 800fd58:	011b      	lsls	r3, r3, #4
 800fd5a:	4a73      	ldr	r2, [pc, #460]	@ (800ff28 <edpt_schedule_packets+0x20c>)
 800fd5c:	4413      	add	r3, r2
 800fd5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800fd60:	797b      	ldrb	r3, [r7, #5]
 800fd62:	2b01      	cmp	r3, #1
 800fd64:	bf14      	ite	ne
 800fd66:	2301      	movne	r3, #1
 800fd68:	2300      	moveq	r3, #0
 800fd6a:	b2db      	uxtb	r3, r3
 800fd6c:	461a      	mov	r2, r3
 800fd6e:	79bb      	ldrb	r3, [r7, #6]
 800fd70:	0112      	lsls	r2, r2, #4
 800fd72:	4413      	add	r3, r2
 800fd74:	3348      	adds	r3, #72	@ 0x48
 800fd76:	015b      	lsls	r3, r3, #5
 800fd78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd7a:	4413      	add	r3, r2
 800fd7c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800fd7e:	79bb      	ldrb	r3, [r7, #6]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d11e      	bne.n	800fdc2 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800fd84:	797b      	ldrb	r3, [r7, #5]
 800fd86:	4a69      	ldr	r2, [pc, #420]	@ (800ff2c <edpt_schedule_packets+0x210>)
 800fd88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd8c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fd8e:	2340      	movs	r3, #64	@ 0x40
 800fd90:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800fd92:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fd94:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fd96:	4293      	cmp	r3, r2
 800fd98:	bf28      	it	cs
 800fd9a:	4613      	movcs	r3, r2
 800fd9c:	b29b      	uxth	r3, r3
 800fd9e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800fda2:	797b      	ldrb	r3, [r7, #5]
 800fda4:	4a61      	ldr	r2, [pc, #388]	@ (800ff2c <edpt_schedule_packets+0x210>)
 800fda6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800fdaa:	797b      	ldrb	r3, [r7, #5]
 800fdac:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fdb0:	1a8a      	subs	r2, r1, r2
 800fdb2:	b291      	uxth	r1, r2
 800fdb4:	4a5d      	ldr	r2, [pc, #372]	@ (800ff2c <edpt_schedule_packets+0x210>)
 800fdb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800fdba:	2301      	movs	r3, #1
 800fdbc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800fdc0:	e019      	b.n	800fdf6 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800fdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdc4:	891b      	ldrh	r3, [r3, #8]
 800fdc6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800fdca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fdce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fdd0:	8952      	ldrh	r2, [r2, #10]
 800fdd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800fdd4:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800fdd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdd8:	6a3b      	ldr	r3, [r7, #32]
 800fdda:	4413      	add	r3, r2
 800fddc:	1e5a      	subs	r2, r3, #1
 800fdde:	6a3b      	ldr	r3, [r7, #32]
 800fde0:	fbb2 f3f3 	udiv	r3, r2, r3
 800fde4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800fde8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d102      	bne.n	800fdf6 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800fdf6:	2300      	movs	r3, #0
 800fdf8:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800fdfa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fdfe:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800fe02:	69bb      	ldr	r3, [r7, #24]
 800fe04:	f362 0312 	bfi	r3, r2, #0, #19
 800fe08:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800fe0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fe0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fe12:	b29a      	uxth	r2, r3
 800fe14:	8b7b      	ldrh	r3, [r7, #26]
 800fe16:	f362 03cc 	bfi	r3, r2, #3, #10
 800fe1a:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800fe1c:	69ba      	ldr	r2, [r7, #24]
 800fe1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe20:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800fe22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800fe28:	7dfb      	ldrb	r3, [r7, #23]
 800fe2a:	f043 0304 	orr.w	r3, r3, #4
 800fe2e:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800fe30:	7dfb      	ldrb	r3, [r7, #23]
 800fe32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe36:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800fe38:	7dbb      	ldrb	r3, [r7, #22]
 800fe3a:	f003 030c 	and.w	r3, r3, #12
 800fe3e:	b2db      	uxtb	r3, r3
 800fe40:	2b04      	cmp	r3, #4
 800fe42:	d116      	bne.n	800fe72 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800fe44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe46:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800fe4a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800fe52:	b29b      	uxth	r3, r3
 800fe54:	f003 0301 	and.w	r3, r3, #1
 800fe58:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800fe5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d004      	beq.n	800fe6a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800fe60:	7dfb      	ldrb	r3, [r7, #23]
 800fe62:	f043 0310 	orr.w	r3, r3, #16
 800fe66:	75fb      	strb	r3, [r7, #23]
 800fe68:	e003      	b.n	800fe72 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800fe6a:	7dfb      	ldrb	r3, [r7, #23]
 800fe6c:	f043 0320 	orr.w	r3, r3, #32
 800fe70:	75fb      	strb	r3, [r7, #23]
 800fe72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe74:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fe76:	69fb      	ldr	r3, [r7, #28]
 800fe78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe7a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fe7c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800fe7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800fe82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d021      	beq.n	800fece <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fe8a:	797b      	ldrb	r3, [r7, #5]
 800fe8c:	2b01      	cmp	r3, #1
 800fe8e:	d10b      	bne.n	800fea8 <edpt_schedule_packets+0x18c>
 800fe90:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d007      	beq.n	800fea8 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800fe98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fea0:	4611      	mov	r1, r2
 800fea2:	4618      	mov	r0, r3
 800fea4:	f7fd faff 	bl	800d4a6 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800fea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	461a      	mov	r2, r3
 800feae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feb0:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800feb2:	697a      	ldr	r2, [r7, #20]
 800feb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feb6:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800feb8:	79bb      	ldrb	r3, [r7, #6]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d12e      	bne.n	800ff1c <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800febe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fec0:	681a      	ldr	r2, [r3, #0]
 800fec2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fec6:	441a      	add	r2, r3
 800fec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feca:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800fecc:	e026      	b.n	800ff1c <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800fece:	697a      	ldr	r2, [r7, #20]
 800fed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fed2:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fed4:	797b      	ldrb	r3, [r7, #5]
 800fed6:	2b01      	cmp	r3, #1
 800fed8:	d120      	bne.n	800ff1c <edpt_schedule_packets+0x200>
 800feda:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d01c      	beq.n	800ff1c <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800fee2:	79ba      	ldrb	r2, [r7, #6]
 800fee4:	79fb      	ldrb	r3, [r7, #7]
 800fee6:	4611      	mov	r1, r2
 800fee8:	4618      	mov	r0, r3
 800feea:	f7ff fe91 	bl	800fc10 <epin_write_tx_fifo>
 800feee:	4603      	mov	r3, r0
 800fef0:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800fef2:	79bb      	ldrb	r3, [r7, #6]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d011      	beq.n	800ff1c <edpt_schedule_packets+0x200>
 800fef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fefa:	891b      	ldrh	r3, [r3, #8]
 800fefc:	461a      	mov	r2, r3
 800fefe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ff00:	1ad3      	subs	r3, r2, r3
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	dd0a      	ble.n	800ff1c <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800ff06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff08:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800ff0c:	79bb      	ldrb	r3, [r7, #6]
 800ff0e:	2101      	movs	r1, #1
 800ff10:	fa01 f303 	lsl.w	r3, r1, r3
 800ff14:	431a      	orrs	r2, r3
 800ff16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff18:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800ff1c:	bf00      	nop
 800ff1e:	3748      	adds	r7, #72	@ 0x48
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	08013b9c 	.word	0x08013b9c
 800ff28:	2000a118 	.word	0x2000a118
 800ff2c:	2000a198 	.word	0x2000a198

0800ff30 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b08c      	sub	sp, #48	@ 0x30
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	4603      	mov	r3, r0
 800ff38:	6039      	str	r1, [r7, #0]
 800ff3a:	71fb      	strb	r3, [r7, #7]
 800ff3c:	79fb      	ldrb	r3, [r7, #7]
 800ff3e:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ff40:	7dfb      	ldrb	r3, [r7, #23]
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d001      	beq.n	800ff4a <dcd_init+0x1a>
    rhport = 0;
 800ff46:	2300      	movs	r3, #0
 800ff48:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ff4a:	7dfb      	ldrb	r3, [r7, #23]
 800ff4c:	4a43      	ldr	r2, [pc, #268]	@ (801005c <dcd_init+0x12c>)
 800ff4e:	011b      	lsls	r3, r3, #4
 800ff50:	4413      	add	r3, r2
 800ff52:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ff54:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800ff56:	2208      	movs	r2, #8
 800ff58:	2100      	movs	r1, #0
 800ff5a:	4841      	ldr	r0, [pc, #260]	@ (8010060 <dcd_init+0x130>)
 800ff5c:	f002 fcc6 	bl	80128ec <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800ff60:	2101      	movs	r1, #1
 800ff62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff64:	f001 fafa 	bl	801155c <dwc2_core_is_highspeed>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ff6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff70:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ff72:	69bb      	ldr	r3, [r7, #24]
 800ff74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ff76:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ff78:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800ff7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800ff7e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ff82:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800ff86:	79fb      	ldrb	r3, [r7, #7]
 800ff88:	4618      	mov	r0, r3
 800ff8a:	f001 fb05 	bl	8011598 <dwc2_core_init>
 800ff8e:	4603      	mov	r3, r0
 800ff90:	f083 0301 	eor.w	r3, r3, #1
 800ff94:	b2db      	uxtb	r3, r3
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d00a      	beq.n	800ffb0 <dcd_init+0x80>
 800ff9a:	4b32      	ldr	r3, [pc, #200]	@ (8010064 <dcd_init+0x134>)
 800ff9c:	61fb      	str	r3, [r7, #28]
 800ff9e:	69fb      	ldr	r3, [r7, #28]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	f003 0301 	and.w	r3, r3, #1
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d000      	beq.n	800ffac <dcd_init+0x7c>
 800ffaa:	be00      	bkpt	0x0000
 800ffac:	2300      	movs	r3, #0
 800ffae:	e050      	b.n	8010052 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800ffb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffb2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ffb6:	f023 0303 	bic.w	r3, r3, #3
 800ffba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800ffbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d00d      	beq.n	800ffe0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ffc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ffc8:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800ffca:	7b3b      	ldrb	r3, [r7, #12]
 800ffcc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ffd0:	b2db      	uxtb	r3, r3
 800ffd2:	2b80      	cmp	r3, #128	@ 0x80
 800ffd4:	d108      	bne.n	800ffe8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800ffd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ffdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ffde:	e003      	b.n	800ffe8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800ffe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffe2:	f043 0303 	orr.w	r3, r3, #3
 800ffe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800ffe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffea:	f043 0304 	orr.w	r3, r3, #4
 800ffee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800fff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fff4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800fff8:	79fb      	ldrb	r3, [r7, #7]
 800fffa:	4618      	mov	r0, r3
 800fffc:	f000 f8e2 	bl	80101c4 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 8010000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010002:	68db      	ldr	r3, [r3, #12]
 8010004:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8010008:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801000c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801000e:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8010010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8010018:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 801001c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801001e:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 8010020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010022:	699a      	ldr	r2, [r3, #24]
 8010024:	4b10      	ldr	r3, [pc, #64]	@ (8010068 <dcd_init+0x138>)
 8010026:	4313      	orrs	r3, r2
 8010028:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801002a:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 801002c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801002e:	689b      	ldr	r3, [r3, #8]
 8010030:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 8010032:	6a3b      	ldr	r3, [r7, #32]
 8010034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010038:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 801003a:	6a3b      	ldr	r3, [r7, #32]
 801003c:	f043 0301 	orr.w	r3, r3, #1
 8010040:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8010042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010044:	6a3a      	ldr	r2, [r7, #32]
 8010046:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 8010048:	79fb      	ldrb	r3, [r7, #7]
 801004a:	4618      	mov	r0, r3
 801004c:	f000 f898 	bl	8010180 <dcd_connect>
  return true;
 8010050:	2301      	movs	r3, #1
}
 8010052:	4618      	mov	r0, r3
 8010054:	3730      	adds	r7, #48	@ 0x30
 8010056:	46bd      	mov	sp, r7
 8010058:	bd80      	pop	{r7, pc}
 801005a:	bf00      	nop
 801005c:	08013b9c 	.word	0x08013b9c
 8010060:	2000a198 	.word	0x2000a198
 8010064:	e000edf0 	.word	0xe000edf0
 8010068:	80003004 	.word	0x80003004

0801006c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 801006c:	b580      	push	{r7, lr}
 801006e:	b084      	sub	sp, #16
 8010070:	af00      	add	r7, sp, #0
 8010072:	4603      	mov	r3, r0
 8010074:	71fb      	strb	r3, [r7, #7]
 8010076:	79fb      	ldrb	r3, [r7, #7]
 8010078:	73fb      	strb	r3, [r7, #15]
 801007a:	2301      	movs	r3, #1
 801007c:	73bb      	strb	r3, [r7, #14]
 801007e:	2301      	movs	r3, #1
 8010080:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8010082:	7bfb      	ldrb	r3, [r7, #15]
 8010084:	4a0c      	ldr	r2, [pc, #48]	@ (80100b8 <dcd_int_enable+0x4c>)
 8010086:	011b      	lsls	r3, r3, #4
 8010088:	4413      	add	r3, r2
 801008a:	3304      	adds	r3, #4
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8010090:	7b7b      	ldrb	r3, [r7, #13]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d005      	beq.n	80100a2 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 8010096:	f997 300c 	ldrsb.w	r3, [r7, #12]
 801009a:	4618      	mov	r0, r3
 801009c:	f7ff fa7a 	bl	800f594 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 80100a0:	e004      	b.n	80100ac <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 80100a2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7ff fa92 	bl	800f5d0 <__NVIC_DisableIRQ>
}
 80100ac:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 80100ae:	bf00      	nop
 80100b0:	3710      	adds	r7, #16
 80100b2:	46bd      	mov	sp, r7
 80100b4:	bd80      	pop	{r7, pc}
 80100b6:	bf00      	nop
 80100b8:	08013b9c 	.word	0x08013b9c

080100bc <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80100bc:	b580      	push	{r7, lr}
 80100be:	b084      	sub	sp, #16
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	4603      	mov	r3, r0
 80100c4:	71fb      	strb	r3, [r7, #7]
 80100c6:	79fb      	ldrb	r3, [r7, #7]
 80100c8:	73fb      	strb	r3, [r7, #15]
 80100ca:	2301      	movs	r3, #1
 80100cc:	73bb      	strb	r3, [r7, #14]
 80100ce:	2300      	movs	r3, #0
 80100d0:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80100d2:	7bfb      	ldrb	r3, [r7, #15]
 80100d4:	4a0c      	ldr	r2, [pc, #48]	@ (8010108 <dcd_int_disable+0x4c>)
 80100d6:	011b      	lsls	r3, r3, #4
 80100d8:	4413      	add	r3, r2
 80100da:	3304      	adds	r3, #4
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80100e0:	7b7b      	ldrb	r3, [r7, #13]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d005      	beq.n	80100f2 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80100e6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80100ea:	4618      	mov	r0, r3
 80100ec:	f7ff fa52 	bl	800f594 <__NVIC_EnableIRQ>
}
 80100f0:	e004      	b.n	80100fc <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 80100f2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80100f6:	4618      	mov	r0, r3
 80100f8:	f7ff fa6a 	bl	800f5d0 <__NVIC_DisableIRQ>
}
 80100fc:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80100fe:	bf00      	nop
 8010100:	3710      	adds	r7, #16
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}
 8010106:	bf00      	nop
 8010108:	08013b9c 	.word	0x08013b9c

0801010c <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 801010c:	b580      	push	{r7, lr}
 801010e:	b086      	sub	sp, #24
 8010110:	af02      	add	r7, sp, #8
 8010112:	4603      	mov	r3, r0
 8010114:	460a      	mov	r2, r1
 8010116:	71fb      	strb	r3, [r7, #7]
 8010118:	4613      	mov	r3, r2
 801011a:	71bb      	strb	r3, [r7, #6]
 801011c:	79fb      	ldrb	r3, [r7, #7]
 801011e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010120:	7a7b      	ldrb	r3, [r7, #9]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d001      	beq.n	801012a <dcd_set_address+0x1e>
    rhport = 0;
 8010126:	2300      	movs	r3, #0
 8010128:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801012a:	7a7b      	ldrb	r3, [r7, #9]
 801012c:	4a13      	ldr	r2, [pc, #76]	@ (801017c <dcd_set_address+0x70>)
 801012e:	011b      	lsls	r3, r3, #4
 8010130:	4413      	add	r3, r2
 8010132:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010134:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801013c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8010140:	79bb      	ldrb	r3, [r7, #6]
 8010142:	011b      	lsls	r3, r3, #4
 8010144:	431a      	orrs	r2, r3
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 801014c:	2300      	movs	r3, #0
 801014e:	72fb      	strb	r3, [r7, #11]
 8010150:	2301      	movs	r3, #1
 8010152:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 8010154:	7abb      	ldrb	r3, [r7, #10]
 8010156:	2b01      	cmp	r3, #1
 8010158:	d101      	bne.n	801015e <dcd_set_address+0x52>
 801015a:	2280      	movs	r2, #128	@ 0x80
 801015c:	e000      	b.n	8010160 <dcd_set_address+0x54>
 801015e:	2200      	movs	r2, #0
 8010160:	7afb      	ldrb	r3, [r7, #11]
 8010162:	4313      	orrs	r3, r2
 8010164:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 8010166:	79f8      	ldrb	r0, [r7, #7]
 8010168:	2300      	movs	r3, #0
 801016a:	9300      	str	r3, [sp, #0]
 801016c:	2300      	movs	r3, #0
 801016e:	2200      	movs	r2, #0
 8010170:	f000 f94a 	bl	8010408 <dcd_edpt_xfer>
}
 8010174:	bf00      	nop
 8010176:	3710      	adds	r7, #16
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}
 801017c:	08013b9c 	.word	0x08013b9c

08010180 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8010180:	b480      	push	{r7}
 8010182:	b085      	sub	sp, #20
 8010184:	af00      	add	r7, sp, #0
 8010186:	4603      	mov	r3, r0
 8010188:	71fb      	strb	r3, [r7, #7]
 801018a:	79fb      	ldrb	r3, [r7, #7]
 801018c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801018e:	7afb      	ldrb	r3, [r7, #11]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d001      	beq.n	8010198 <dcd_connect+0x18>
    rhport = 0;
 8010194:	2300      	movs	r3, #0
 8010196:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010198:	7afb      	ldrb	r3, [r7, #11]
 801019a:	4a09      	ldr	r2, [pc, #36]	@ (80101c0 <dcd_connect+0x40>)
 801019c:	011b      	lsls	r3, r3, #4
 801019e:	4413      	add	r3, r2
 80101a0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80101a2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80101aa:	f023 0202 	bic.w	r2, r3, #2
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80101b4:	bf00      	nop
 80101b6:	3714      	adds	r7, #20
 80101b8:	46bd      	mov	sp, r7
 80101ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101be:	4770      	bx	lr
 80101c0:	08013b9c 	.word	0x08013b9c

080101c4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 80101c4:	b480      	push	{r7}
 80101c6:	b085      	sub	sp, #20
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	4603      	mov	r3, r0
 80101cc:	71fb      	strb	r3, [r7, #7]
 80101ce:	79fb      	ldrb	r3, [r7, #7]
 80101d0:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80101d2:	7afb      	ldrb	r3, [r7, #11]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d001      	beq.n	80101dc <dcd_disconnect+0x18>
    rhport = 0;
 80101d8:	2300      	movs	r3, #0
 80101da:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80101dc:	7afb      	ldrb	r3, [r7, #11]
 80101de:	4a09      	ldr	r2, [pc, #36]	@ (8010204 <dcd_disconnect+0x40>)
 80101e0:	011b      	lsls	r3, r3, #4
 80101e2:	4413      	add	r3, r2
 80101e4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80101e6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80101ee:	f043 0202 	orr.w	r2, r3, #2
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80101f8:	bf00      	nop
 80101fa:	3714      	adds	r7, #20
 80101fc:	46bd      	mov	sp, r7
 80101fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010202:	4770      	bx	lr
 8010204:	08013b9c 	.word	0x08013b9c

08010208 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 8010208:	b480      	push	{r7}
 801020a:	b085      	sub	sp, #20
 801020c:	af00      	add	r7, sp, #0
 801020e:	4603      	mov	r3, r0
 8010210:	460a      	mov	r2, r1
 8010212:	71fb      	strb	r3, [r7, #7]
 8010214:	4613      	mov	r3, r2
 8010216:	71bb      	strb	r3, [r7, #6]
 8010218:	79fb      	ldrb	r3, [r7, #7]
 801021a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801021c:	7afb      	ldrb	r3, [r7, #11]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d001      	beq.n	8010226 <dcd_sof_enable+0x1e>
    rhport = 0;
 8010222:	2300      	movs	r3, #0
 8010224:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010226:	7afb      	ldrb	r3, [r7, #11]
 8010228:	4a10      	ldr	r2, [pc, #64]	@ (801026c <dcd_sof_enable+0x64>)
 801022a:	011b      	lsls	r3, r3, #4
 801022c:	4413      	add	r3, r2
 801022e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010230:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8010232:	4a0f      	ldr	r2, [pc, #60]	@ (8010270 <dcd_sof_enable+0x68>)
 8010234:	79bb      	ldrb	r3, [r7, #6]
 8010236:	71d3      	strb	r3, [r2, #7]

  if (en) {
 8010238:	79bb      	ldrb	r3, [r7, #6]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d009      	beq.n	8010252 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2208      	movs	r2, #8
 8010242:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	699b      	ldr	r3, [r3, #24]
 8010248:	f043 0208 	orr.w	r2, r3, #8
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8010250:	e005      	b.n	801025e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	699b      	ldr	r3, [r3, #24]
 8010256:	f023 0208 	bic.w	r2, r3, #8
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	619a      	str	r2, [r3, #24]
}
 801025e:	bf00      	nop
 8010260:	3714      	adds	r7, #20
 8010262:	46bd      	mov	sp, r7
 8010264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010268:	4770      	bx	lr
 801026a:	bf00      	nop
 801026c:	08013b9c 	.word	0x08013b9c
 8010270:	2000a198 	.word	0x2000a198

08010274 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8010274:	b580      	push	{r7, lr}
 8010276:	b084      	sub	sp, #16
 8010278:	af00      	add	r7, sp, #0
 801027a:	4603      	mov	r3, r0
 801027c:	6039      	str	r1, [r7, #0]
 801027e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	7899      	ldrb	r1, [r3, #2]
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	889b      	ldrh	r3, [r3, #4]
 801028c:	b29b      	uxth	r3, r3
 801028e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010292:	b29a      	uxth	r2, r3
 8010294:	79fb      	ldrb	r3, [r7, #7]
 8010296:	4618      	mov	r0, r3
 8010298:	f7ff f9fe 	bl	800f698 <dfifo_alloc>
 801029c:	4603      	mov	r3, r0
 801029e:	f083 0301 	eor.w	r3, r3, #1
 80102a2:	b2db      	uxtb	r3, r3
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d00a      	beq.n	80102be <dcd_edpt_open+0x4a>
 80102a8:	4b0a      	ldr	r3, [pc, #40]	@ (80102d4 <dcd_edpt_open+0x60>)
 80102aa:	60fb      	str	r3, [r7, #12]
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	f003 0301 	and.w	r3, r3, #1
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d000      	beq.n	80102ba <dcd_edpt_open+0x46>
 80102b8:	be00      	bkpt	0x0000
 80102ba:	2300      	movs	r3, #0
 80102bc:	e005      	b.n	80102ca <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 80102be:	79fb      	ldrb	r3, [r7, #7]
 80102c0:	6839      	ldr	r1, [r7, #0]
 80102c2:	4618      	mov	r0, r3
 80102c4:	f7ff fb22 	bl	800f90c <edpt_activate>
  return true;
 80102c8:	2301      	movs	r3, #1
}
 80102ca:	4618      	mov	r0, r3
 80102cc:	3710      	adds	r7, #16
 80102ce:	46bd      	mov	sp, r7
 80102d0:	bd80      	pop	{r7, pc}
 80102d2:	bf00      	nop
 80102d4:	e000edf0 	.word	0xe000edf0

080102d8 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80102d8:	b580      	push	{r7, lr}
 80102da:	b08c      	sub	sp, #48	@ 0x30
 80102dc:	af00      	add	r7, sp, #0
 80102de:	4603      	mov	r3, r0
 80102e0:	71fb      	strb	r3, [r7, #7]
 80102e2:	79fb      	ldrb	r3, [r7, #7]
 80102e4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80102e6:	7ffb      	ldrb	r3, [r7, #31]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d001      	beq.n	80102f0 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80102ec:	2300      	movs	r3, #0
 80102ee:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80102f0:	7ffb      	ldrb	r3, [r7, #31]
 80102f2:	4a42      	ldr	r2, [pc, #264]	@ (80103fc <dcd_edpt_close_all+0x124>)
 80102f4:	011b      	lsls	r3, r3, #4
 80102f6:	4413      	add	r3, r2
 80102f8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80102fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80102fc:	79fb      	ldrb	r3, [r7, #7]
 80102fe:	4a3f      	ldr	r2, [pc, #252]	@ (80103fc <dcd_edpt_close_all+0x124>)
 8010300:	011b      	lsls	r3, r3, #4
 8010302:	4413      	add	r3, r2
 8010304:	3308      	adds	r3, #8
 8010306:	781b      	ldrb	r3, [r3, #0]
 8010308:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 801030c:	2000      	movs	r0, #0
 801030e:	f7fe fc23 	bl	800eb58 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8010312:	4b3b      	ldr	r3, [pc, #236]	@ (8010400 <dcd_edpt_close_all+0x128>)
 8010314:	2200      	movs	r2, #0
 8010316:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8010318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801031e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8010322:	2301      	movs	r3, #1
 8010324:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010328:	e038      	b.n	801039c <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 801032a:	2300      	movs	r3, #0
 801032c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010330:	e02b      	b.n	801038a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8010332:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8010336:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801033a:	0112      	lsls	r2, r2, #4
 801033c:	4413      	add	r3, r2
 801033e:	3348      	adds	r3, #72	@ 0x48
 8010340:	015b      	lsls	r3, r3, #5
 8010342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010344:	4413      	add	r3, r2
 8010346:	623b      	str	r3, [r7, #32]
 8010348:	6a3b      	ldr	r3, [r7, #32]
 801034a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801034c:	69bb      	ldr	r3, [r7, #24]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	0fdb      	lsrs	r3, r3, #31
 8010352:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8010354:	2b00      	cmp	r3, #0
 8010356:	d005      	beq.n	8010364 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8010358:	6a3b      	ldr	r3, [r7, #32]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8010360:	6a3b      	ldr	r3, [r7, #32]
 8010362:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8010364:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010368:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801036c:	f1c3 0301 	rsb	r3, r3, #1
 8010370:	4924      	ldr	r1, [pc, #144]	@ (8010404 <dcd_edpt_close_all+0x12c>)
 8010372:	0052      	lsls	r2, r2, #1
 8010374:	4413      	add	r3, r2
 8010376:	011b      	lsls	r3, r3, #4
 8010378:	440b      	add	r3, r1
 801037a:	330a      	adds	r3, #10
 801037c:	2200      	movs	r2, #0
 801037e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8010380:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010384:	3301      	adds	r3, #1
 8010386:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801038a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801038e:	2b01      	cmp	r3, #1
 8010390:	d9cf      	bls.n	8010332 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8010392:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010396:	3301      	adds	r3, #1
 8010398:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801039c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80103a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80103a4:	429a      	cmp	r2, r3
 80103a6:	d3c0      	bcc.n	801032a <dcd_edpt_close_all+0x52>
 80103a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103aa:	613b      	str	r3, [r7, #16]
 80103ac:	2310      	movs	r3, #16
 80103ae:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 80103b0:	7bfb      	ldrb	r3, [r7, #15]
 80103b2:	019b      	lsls	r3, r3, #6
 80103b4:	f043 0220 	orr.w	r2, r3, #32
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 80103bc:	bf00      	nop
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	f003 0320 	and.w	r3, r3, #32
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d1f9      	bne.n	80103be <dcd_edpt_close_all+0xe6>
}
 80103ca:	bf00      	nop
 80103cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ce:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80103d0:	697b      	ldr	r3, [r7, #20]
 80103d2:	2210      	movs	r2, #16
 80103d4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80103d6:	bf00      	nop
 80103d8:	697b      	ldr	r3, [r7, #20]
 80103da:	691b      	ldr	r3, [r3, #16]
 80103dc:	f003 0310 	and.w	r3, r3, #16
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d1f9      	bne.n	80103d8 <dcd_edpt_close_all+0x100>
}
 80103e4:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 80103e6:	79fb      	ldrb	r3, [r7, #7]
 80103e8:	4618      	mov	r0, r3
 80103ea:	f7ff fa35 	bl	800f858 <dfifo_device_init>

  usbd_spin_unlock(false);
 80103ee:	2000      	movs	r0, #0
 80103f0:	f7fe fbd6 	bl	800eba0 <usbd_spin_unlock>
}
 80103f4:	bf00      	nop
 80103f6:	3730      	adds	r7, #48	@ 0x30
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}
 80103fc:	08013b9c 	.word	0x08013b9c
 8010400:	2000a198 	.word	0x2000a198
 8010404:	2000a118 	.word	0x2000a118

08010408 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8010408:	b580      	push	{r7, lr}
 801040a:	b086      	sub	sp, #24
 801040c:	af00      	add	r7, sp, #0
 801040e:	603a      	str	r2, [r7, #0]
 8010410:	461a      	mov	r2, r3
 8010412:	4603      	mov	r3, r0
 8010414:	71fb      	strb	r3, [r7, #7]
 8010416:	460b      	mov	r3, r1
 8010418:	71bb      	strb	r3, [r7, #6]
 801041a:	4613      	mov	r3, r2
 801041c:	80bb      	strh	r3, [r7, #4]
 801041e:	79bb      	ldrb	r3, [r7, #6]
 8010420:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8010422:	7bbb      	ldrb	r3, [r7, #14]
 8010424:	f003 030f 	and.w	r3, r3, #15
 8010428:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801042a:	75bb      	strb	r3, [r7, #22]
 801042c:	79bb      	ldrb	r3, [r7, #6]
 801042e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010430:	7bfb      	ldrb	r3, [r7, #15]
 8010432:	09db      	lsrs	r3, r3, #7
 8010434:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8010436:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8010438:	7dba      	ldrb	r2, [r7, #22]
 801043a:	7d7b      	ldrb	r3, [r7, #21]
 801043c:	0052      	lsls	r2, r2, #1
 801043e:	4413      	add	r3, r2
 8010440:	011b      	lsls	r3, r3, #4
 8010442:	4a1b      	ldr	r2, [pc, #108]	@ (80104b0 <dcd_edpt_xfer+0xa8>)
 8010444:	4413      	add	r3, r2
 8010446:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8010448:	f897 3020 	ldrb.w	r3, [r7, #32]
 801044c:	4618      	mov	r0, r3
 801044e:	f7fe fb83 	bl	800eb58 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8010452:	693b      	ldr	r3, [r7, #16]
 8010454:	895b      	ldrh	r3, [r3, #10]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d102      	bne.n	8010460 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 801045a:	2300      	movs	r3, #0
 801045c:	75fb      	strb	r3, [r7, #23]
 801045e:	e01c      	b.n	801049a <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	683a      	ldr	r2, [r7, #0]
 8010464:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8010466:	693b      	ldr	r3, [r7, #16]
 8010468:	2200      	movs	r2, #0
 801046a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 801046c:	693b      	ldr	r3, [r7, #16]
 801046e:	88ba      	ldrh	r2, [r7, #4]
 8010470:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8010472:	693b      	ldr	r3, [r7, #16]
 8010474:	7b1a      	ldrb	r2, [r3, #12]
 8010476:	693b      	ldr	r3, [r7, #16]
 8010478:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 801047a:	7dbb      	ldrb	r3, [r7, #22]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d104      	bne.n	801048a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8010480:	7d7b      	ldrb	r3, [r7, #21]
 8010482:	490c      	ldr	r1, [pc, #48]	@ (80104b4 <dcd_edpt_xfer+0xac>)
 8010484:	88ba      	ldrh	r2, [r7, #4]
 8010486:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 801048a:	7d7a      	ldrb	r2, [r7, #21]
 801048c:	7db9      	ldrb	r1, [r7, #22]
 801048e:	79fb      	ldrb	r3, [r7, #7]
 8010490:	4618      	mov	r0, r3
 8010492:	f7ff fc43 	bl	800fd1c <edpt_schedule_packets>
    ret = true;
 8010496:	2301      	movs	r3, #1
 8010498:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801049a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801049e:	4618      	mov	r0, r3
 80104a0:	f7fe fb7e 	bl	800eba0 <usbd_spin_unlock>

  return ret;
 80104a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	3718      	adds	r7, #24
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	bf00      	nop
 80104b0:	2000a118 	.word	0x2000a118
 80104b4:	2000a198 	.word	0x2000a198

080104b8 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b086      	sub	sp, #24
 80104bc:	af00      	add	r7, sp, #0
 80104be:	603a      	str	r2, [r7, #0]
 80104c0:	461a      	mov	r2, r3
 80104c2:	4603      	mov	r3, r0
 80104c4:	71fb      	strb	r3, [r7, #7]
 80104c6:	460b      	mov	r3, r1
 80104c8:	71bb      	strb	r3, [r7, #6]
 80104ca:	4613      	mov	r3, r2
 80104cc:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	88db      	ldrh	r3, [r3, #6]
 80104d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80104d6:	b29b      	uxth	r3, r3
 80104d8:	2b01      	cmp	r3, #1
 80104da:	d00a      	beq.n	80104f2 <dcd_edpt_xfer_fifo+0x3a>
 80104dc:	4b25      	ldr	r3, [pc, #148]	@ (8010574 <dcd_edpt_xfer_fifo+0xbc>)
 80104de:	60fb      	str	r3, [r7, #12]
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	f003 0301 	and.w	r3, r3, #1
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d000      	beq.n	80104ee <dcd_edpt_xfer_fifo+0x36>
 80104ec:	be00      	bkpt	0x0000
 80104ee:	2300      	movs	r3, #0
 80104f0:	e03b      	b.n	801056a <dcd_edpt_xfer_fifo+0xb2>
 80104f2:	79bb      	ldrb	r3, [r7, #6]
 80104f4:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80104f6:	7abb      	ldrb	r3, [r7, #10]
 80104f8:	f003 030f 	and.w	r3, r3, #15
 80104fc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80104fe:	75bb      	strb	r3, [r7, #22]
 8010500:	79bb      	ldrb	r3, [r7, #6]
 8010502:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010504:	7afb      	ldrb	r3, [r7, #11]
 8010506:	09db      	lsrs	r3, r3, #7
 8010508:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801050a:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801050c:	7dba      	ldrb	r2, [r7, #22]
 801050e:	7d7b      	ldrb	r3, [r7, #21]
 8010510:	0052      	lsls	r2, r2, #1
 8010512:	4413      	add	r3, r2
 8010514:	011b      	lsls	r3, r3, #4
 8010516:	4a18      	ldr	r2, [pc, #96]	@ (8010578 <dcd_edpt_xfer_fifo+0xc0>)
 8010518:	4413      	add	r3, r2
 801051a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 801051c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010520:	4618      	mov	r0, r3
 8010522:	f7fe fb19 	bl	800eb58 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	895b      	ldrh	r3, [r3, #10]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d102      	bne.n	8010534 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 801052e:	2300      	movs	r3, #0
 8010530:	75fb      	strb	r3, [r7, #23]
 8010532:	e014      	b.n	801055e <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	2200      	movs	r2, #0
 8010538:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	683a      	ldr	r2, [r7, #0]
 801053e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8010540:	693b      	ldr	r3, [r7, #16]
 8010542:	88ba      	ldrh	r2, [r7, #4]
 8010544:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	7b1a      	ldrb	r2, [r3, #12]
 801054a:	693b      	ldr	r3, [r7, #16]
 801054c:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 801054e:	7d7a      	ldrb	r2, [r7, #21]
 8010550:	7db9      	ldrb	r1, [r7, #22]
 8010552:	79fb      	ldrb	r3, [r7, #7]
 8010554:	4618      	mov	r0, r3
 8010556:	f7ff fbe1 	bl	800fd1c <edpt_schedule_packets>
    ret = true;
 801055a:	2301      	movs	r3, #1
 801055c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801055e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010562:	4618      	mov	r0, r3
 8010564:	f7fe fb1c 	bl	800eba0 <usbd_spin_unlock>

  return ret;
 8010568:	7dfb      	ldrb	r3, [r7, #23]
}
 801056a:	4618      	mov	r0, r3
 801056c:	3718      	adds	r7, #24
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}
 8010572:	bf00      	nop
 8010574:	e000edf0 	.word	0xe000edf0
 8010578:	2000a118 	.word	0x2000a118

0801057c <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 801057c:	b580      	push	{r7, lr}
 801057e:	b086      	sub	sp, #24
 8010580:	af00      	add	r7, sp, #0
 8010582:	4603      	mov	r3, r0
 8010584:	460a      	mov	r2, r1
 8010586:	71fb      	strb	r3, [r7, #7]
 8010588:	4613      	mov	r3, r2
 801058a:	71bb      	strb	r3, [r7, #6]
 801058c:	79fb      	ldrb	r3, [r7, #7]
 801058e:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010590:	7cbb      	ldrb	r3, [r7, #18]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d001      	beq.n	801059a <dcd_edpt_stall+0x1e>
    rhport = 0;
 8010596:	2300      	movs	r3, #0
 8010598:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801059a:	7cbb      	ldrb	r3, [r7, #18]
 801059c:	4a11      	ldr	r2, [pc, #68]	@ (80105e4 <dcd_edpt_stall+0x68>)
 801059e:	011b      	lsls	r3, r3, #4
 80105a0:	4413      	add	r3, r2
 80105a2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80105a4:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 80105a6:	79b9      	ldrb	r1, [r7, #6]
 80105a8:	79fb      	ldrb	r3, [r7, #7]
 80105aa:	2201      	movs	r2, #1
 80105ac:	4618      	mov	r0, r3
 80105ae:	f7ff fa5f 	bl	800fa70 <edpt_disable>
 80105b2:	79bb      	ldrb	r3, [r7, #6]
 80105b4:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80105b6:	7cfb      	ldrb	r3, [r7, #19]
 80105b8:	f003 030f 	and.w	r3, r3, #15
 80105bc:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d10b      	bne.n	80105da <dcd_edpt_stall+0x5e>
 80105c2:	697b      	ldr	r3, [r7, #20]
 80105c4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80105c6:	68fb      	ldr	r3, [r7, #12]
 80105c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80105ca:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80105cc:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d003      	beq.n	80105da <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 80105d2:	79fb      	ldrb	r3, [r7, #7]
 80105d4:	4618      	mov	r0, r3
 80105d6:	f7ff f81f 	bl	800f618 <dma_setup_prepare>
    }
  }
}
 80105da:	bf00      	nop
 80105dc:	3718      	adds	r7, #24
 80105de:	46bd      	mov	sp, r7
 80105e0:	bd80      	pop	{r7, pc}
 80105e2:	bf00      	nop
 80105e4:	08013b9c 	.word	0x08013b9c

080105e8 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 80105e8:	b480      	push	{r7}
 80105ea:	b087      	sub	sp, #28
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	4603      	mov	r3, r0
 80105f0:	460a      	mov	r2, r1
 80105f2:	71fb      	strb	r3, [r7, #7]
 80105f4:	4613      	mov	r3, r2
 80105f6:	71bb      	strb	r3, [r7, #6]
 80105f8:	79fb      	ldrb	r3, [r7, #7]
 80105fa:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80105fc:	7a7b      	ldrb	r3, [r7, #9]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d001      	beq.n	8010606 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8010602:	2300      	movs	r3, #0
 8010604:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010606:	7a7b      	ldrb	r3, [r7, #9]
 8010608:	4a19      	ldr	r2, [pc, #100]	@ (8010670 <dcd_edpt_clear_stall+0x88>)
 801060a:	011b      	lsls	r3, r3, #4
 801060c:	4413      	add	r3, r2
 801060e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010610:	617b      	str	r3, [r7, #20]
 8010612:	79bb      	ldrb	r3, [r7, #6]
 8010614:	72bb      	strb	r3, [r7, #10]
 8010616:	7abb      	ldrb	r3, [r7, #10]
 8010618:	f003 030f 	and.w	r3, r3, #15
 801061c:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801061e:	74fb      	strb	r3, [r7, #19]
 8010620:	79bb      	ldrb	r3, [r7, #6]
 8010622:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010624:	7afb      	ldrb	r3, [r7, #11]
 8010626:	09db      	lsrs	r3, r3, #7
 8010628:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801062a:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801062c:	7cbb      	ldrb	r3, [r7, #18]
 801062e:	2b01      	cmp	r3, #1
 8010630:	bf14      	ite	ne
 8010632:	2301      	movne	r3, #1
 8010634:	2300      	moveq	r3, #0
 8010636:	b2db      	uxtb	r3, r3
 8010638:	461a      	mov	r2, r3
 801063a:	7cfb      	ldrb	r3, [r7, #19]
 801063c:	0112      	lsls	r2, r2, #4
 801063e:	4413      	add	r3, r2
 8010640:	3348      	adds	r3, #72	@ 0x48
 8010642:	015b      	lsls	r3, r3, #5
 8010644:	697a      	ldr	r2, [r7, #20]
 8010646:	4413      	add	r3, r2
 8010648:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	601a      	str	r2, [r3, #0]
}
 8010662:	bf00      	nop
 8010664:	371c      	adds	r7, #28
 8010666:	46bd      	mov	sp, r7
 8010668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066c:	4770      	bx	lr
 801066e:	bf00      	nop
 8010670:	08013b9c 	.word	0x08013b9c

08010674 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8010674:	b580      	push	{r7, lr}
 8010676:	b090      	sub	sp, #64	@ 0x40
 8010678:	af00      	add	r7, sp, #0
 801067a:	4603      	mov	r3, r0
 801067c:	71fb      	strb	r3, [r7, #7]
 801067e:	79fb      	ldrb	r3, [r7, #7]
 8010680:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010684:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010688:	2b00      	cmp	r3, #0
 801068a:	d002      	beq.n	8010692 <handle_bus_reset+0x1e>
    rhport = 0;
 801068c:	2300      	movs	r3, #0
 801068e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010692:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010696:	4a75      	ldr	r2, [pc, #468]	@ (801086c <handle_bus_reset+0x1f8>)
 8010698:	011b      	lsls	r3, r3, #4
 801069a:	4413      	add	r3, r2
 801069c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 801069e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80106a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80106a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80106a8:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 80106aa:	7a7b      	ldrb	r3, [r7, #9]
 80106ac:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80106b0:	b2db      	uxtb	r3, r3
 80106b2:	3301      	adds	r3, #1
 80106b4:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 80106b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 80106ba:	2280      	movs	r2, #128	@ 0x80
 80106bc:	2100      	movs	r1, #0
 80106be:	486c      	ldr	r0, [pc, #432]	@ (8010870 <handle_bus_reset+0x1fc>)
 80106c0:	f002 f914 	bl	80128ec <memset>

  _dcd_data.sof_en = false;
 80106c4:	4b6b      	ldr	r3, [pc, #428]	@ (8010874 <handle_bus_reset+0x200>)
 80106c6:	2200      	movs	r2, #0
 80106c8:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 80106ca:	4b6a      	ldr	r3, [pc, #424]	@ (8010874 <handle_bus_reset+0x200>)
 80106cc:	2200      	movs	r2, #0
 80106ce:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 80106d0:	2300      	movs	r3, #0
 80106d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80106d6:	e014      	b.n	8010702 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 80106d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106de:	3358      	adds	r3, #88	@ 0x58
 80106e0:	015b      	lsls	r3, r3, #5
 80106e2:	4413      	add	r3, r2
 80106e4:	681a      	ldr	r2, [r3, #0]
 80106e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106ea:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80106ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80106f0:	3358      	adds	r3, #88	@ 0x58
 80106f2:	015b      	lsls	r3, r3, #5
 80106f4:	440b      	add	r3, r1
 80106f6:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 80106f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80106fc:	3301      	adds	r3, #1
 80106fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010702:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010706:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801070a:	429a      	cmp	r2, r3
 801070c:	d3e4      	bcc.n	80106d8 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 801070e:	2300      	movs	r3, #0
 8010710:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8010714:	e019      	b.n	801074a <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8010716:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 801071a:	3348      	adds	r3, #72	@ 0x48
 801071c:	015b      	lsls	r3, r3, #5
 801071e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010720:	4413      	add	r3, r2
 8010722:	633b      	str	r3, [r7, #48]	@ 0x30
 8010724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010726:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8010728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	0fdb      	lsrs	r3, r3, #31
 801072e:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8010730:	2b00      	cmp	r3, #0
 8010732:	d005      	beq.n	8010740 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8010734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 801073c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073e:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8010740:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8010744:	3301      	adds	r3, #1
 8010746:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 801074a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 801074e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010752:	429a      	cmp	r2, r3
 8010754:	d3df      	bcc.n	8010716 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8010756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010758:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801075c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8010760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010762:	2209      	movs	r2, #9
 8010764:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8010768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801076a:	2209      	movs	r2, #9
 801076c:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8010770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010772:	61fb      	str	r3, [r7, #28]
 8010774:	2310      	movs	r3, #16
 8010776:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8010778:	7efb      	ldrb	r3, [r7, #27]
 801077a:	019b      	lsls	r3, r3, #6
 801077c:	f043 0220 	orr.w	r2, r3, #32
 8010780:	69fb      	ldr	r3, [r7, #28]
 8010782:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8010784:	bf00      	nop
 8010786:	69fb      	ldr	r3, [r7, #28]
 8010788:	691b      	ldr	r3, [r3, #16]
 801078a:	f003 0320 	and.w	r3, r3, #32
 801078e:	2b00      	cmp	r3, #0
 8010790:	d1f9      	bne.n	8010786 <handle_bus_reset+0x112>
}
 8010792:	bf00      	nop
 8010794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010796:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8010798:	6a3b      	ldr	r3, [r7, #32]
 801079a:	2210      	movs	r2, #16
 801079c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801079e:	bf00      	nop
 80107a0:	6a3b      	ldr	r3, [r7, #32]
 80107a2:	691b      	ldr	r3, [r3, #16]
 80107a4:	f003 0310 	and.w	r3, r3, #16
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d1f9      	bne.n	80107a0 <handle_bus_reset+0x12c>
}
 80107ac:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 80107ae:	79fb      	ldrb	r3, [r7, #7]
 80107b0:	4618      	mov	r0, r3
 80107b2:	f7ff f851 	bl	800f858 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 80107b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107b8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80107bc:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 80107be:	8a3b      	ldrh	r3, [r7, #16]
 80107c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80107c4:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 80107c6:	693a      	ldr	r2, [r7, #16]
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 80107ce:	2300      	movs	r3, #0
 80107d0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 80107d4:	2300      	movs	r3, #0
 80107d6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107da:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 80107dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107de:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80107e2:	f023 0203 	bic.w	r2, r3, #3
 80107e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 80107ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ee:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80107f2:	f023 0203 	bic.w	r2, r3, #3
 80107f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f8:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 80107fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107fe:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8010802:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010806:	431a      	orrs	r2, r3
 8010808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801080a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 801080e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010810:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8010814:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010818:	431a      	orrs	r2, r3
 801081a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801081c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8010820:	4b13      	ldr	r3, [pc, #76]	@ (8010870 <handle_bus_reset+0x1fc>)
 8010822:	2240      	movs	r2, #64	@ 0x40
 8010824:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8010826:	4b12      	ldr	r3, [pc, #72]	@ (8010870 <handle_bus_reset+0x1fc>)
 8010828:	2240      	movs	r2, #64	@ 0x40
 801082a:	835a      	strh	r2, [r3, #26]
 801082c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010830:	697b      	ldr	r3, [r7, #20]
 8010832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010834:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010836:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8010838:	2b00      	cmp	r3, #0
 801083a:	d004      	beq.n	8010846 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 801083c:	79fb      	ldrb	r3, [r7, #7]
 801083e:	4618      	mov	r0, r3
 8010840:	f7fe feea 	bl	800f618 <dma_setup_prepare>
 8010844:	e007      	b.n	8010856 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8010846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010848:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 801084c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8010850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010852:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8010856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010858:	699b      	ldr	r3, [r3, #24]
 801085a:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 801085e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010860:	619a      	str	r2, [r3, #24]
}
 8010862:	bf00      	nop
 8010864:	3740      	adds	r7, #64	@ 0x40
 8010866:	46bd      	mov	sp, r7
 8010868:	bd80      	pop	{r7, pc}
 801086a:	bf00      	nop
 801086c:	08013b9c 	.word	0x08013b9c
 8010870:	2000a118 	.word	0x2000a118
 8010874:	2000a198 	.word	0x2000a198

08010878 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8010878:	b580      	push	{r7, lr}
 801087a:	b08a      	sub	sp, #40	@ 0x28
 801087c:	af00      	add	r7, sp, #0
 801087e:	4603      	mov	r3, r0
 8010880:	71fb      	strb	r3, [r7, #7]
 8010882:	79fb      	ldrb	r3, [r7, #7]
 8010884:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010886:	7ffb      	ldrb	r3, [r7, #31]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d001      	beq.n	8010890 <handle_enum_done+0x18>
    rhport = 0;
 801088c:	2300      	movs	r3, #0
 801088e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010890:	7ffb      	ldrb	r3, [r7, #31]
 8010892:	4a1b      	ldr	r2, [pc, #108]	@ (8010900 <handle_enum_done+0x88>)
 8010894:	011b      	lsls	r3, r3, #4
 8010896:	4413      	add	r3, r2
 8010898:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 801089a:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 801089c:	6a3b      	ldr	r3, [r7, #32]
 801089e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80108a2:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 80108a4:	7e3b      	ldrb	r3, [r7, #24]
 80108a6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80108aa:	b2db      	uxtb	r3, r3
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d002      	beq.n	80108b6 <handle_enum_done+0x3e>
 80108b0:	2b02      	cmp	r3, #2
 80108b2:	d004      	beq.n	80108be <handle_enum_done+0x46>
 80108b4:	e007      	b.n	80108c6 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 80108b6:	2302      	movs	r3, #2
 80108b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80108bc:	e007      	b.n	80108ce <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 80108be:	2301      	movs	r3, #1
 80108c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80108c4:	e003      	b.n	80108ce <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 80108c6:	2300      	movs	r3, #0
 80108c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80108cc:	bf00      	nop
 80108ce:	79fb      	ldrb	r3, [r7, #7]
 80108d0:	77bb      	strb	r3, [r7, #30]
 80108d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108d6:	777b      	strb	r3, [r7, #29]
 80108d8:	2301      	movs	r3, #1
 80108da:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 80108dc:	7fbb      	ldrb	r3, [r7, #30]
 80108de:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 80108e0:	2301      	movs	r3, #1
 80108e2:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 80108e4:	7f7b      	ldrb	r3, [r7, #29]
 80108e6:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 80108e8:	7f3a      	ldrb	r2, [r7, #28]
 80108ea:	f107 030c 	add.w	r3, r7, #12
 80108ee:	4611      	mov	r1, r2
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7fd fe61 	bl	800e5b8 <dcd_event_handler>
}
 80108f6:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 80108f8:	bf00      	nop
 80108fa:	3728      	adds	r7, #40	@ 0x28
 80108fc:	46bd      	mov	sp, r7
 80108fe:	bd80      	pop	{r7, pc}
 8010900:	08013b9c 	.word	0x08013b9c

08010904 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8010904:	b580      	push	{r7, lr}
 8010906:	b08c      	sub	sp, #48	@ 0x30
 8010908:	af00      	add	r7, sp, #0
 801090a:	4603      	mov	r3, r0
 801090c:	71fb      	strb	r3, [r7, #7]
 801090e:	79fb      	ldrb	r3, [r7, #7]
 8010910:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010912:	7cfb      	ldrb	r3, [r7, #19]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d001      	beq.n	801091c <handle_rxflvl_irq+0x18>
    rhport = 0;
 8010918:	2300      	movs	r3, #0
 801091a:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801091c:	7cfb      	ldrb	r3, [r7, #19]
 801091e:	4a45      	ldr	r2, [pc, #276]	@ (8010a34 <handle_rxflvl_irq+0x130>)
 8010920:	011b      	lsls	r3, r3, #4
 8010922:	4413      	add	r3, r2
 8010924:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8010928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801092a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801092e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8010930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010932:	6a1b      	ldr	r3, [r3, #32]
 8010934:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8010936:	7b3b      	ldrb	r3, [r7, #12]
 8010938:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801093c:	b2db      	uxtb	r3, r3
 801093e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8010942:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010946:	3358      	adds	r3, #88	@ 0x58
 8010948:	015b      	lsls	r3, r3, #5
 801094a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801094c:	4413      	add	r3, r2
 801094e:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8010950:	7bbb      	ldrb	r3, [r7, #14]
 8010952:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8010956:	b2db      	uxtb	r3, r3
 8010958:	3b01      	subs	r3, #1
 801095a:	2b05      	cmp	r3, #5
 801095c:	d862      	bhi.n	8010a24 <handle_rxflvl_irq+0x120>
 801095e:	a201      	add	r2, pc, #4	@ (adr r2, 8010964 <handle_rxflvl_irq+0x60>)
 8010960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010964:	08010a25 	.word	0x08010a25
 8010968:	080109a3 	.word	0x080109a3
 801096c:	08010a25 	.word	0x08010a25
 8010970:	08010995 	.word	0x08010995
 8010974:	08010a25 	.word	0x08010a25
 8010978:	0801097d 	.word	0x0801097d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 801097c:	4b2e      	ldr	r3, [pc, #184]	@ (8010a38 <handle_rxflvl_irq+0x134>)
 801097e:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8010980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010982:	681a      	ldr	r2, [r3, #0]
 8010984:	69fb      	ldr	r3, [r7, #28]
 8010986:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	3304      	adds	r3, #4
 801098c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801098e:	6812      	ldr	r2, [r2, #0]
 8010990:	601a      	str	r2, [r3, #0]
      break;
 8010992:	e04a      	b.n	8010a2a <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8010994:	6a3b      	ldr	r3, [r7, #32]
 8010996:	691b      	ldr	r3, [r3, #16]
 8010998:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 801099c:	6a3b      	ldr	r3, [r7, #32]
 801099e:	611a      	str	r2, [r3, #16]
      break;
 80109a0:	e043      	b.n	8010a2a <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 80109a2:	89bb      	ldrh	r3, [r7, #12]
 80109a4:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80109a8:	b29b      	uxth	r3, r3
 80109aa:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80109ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80109b0:	015b      	lsls	r3, r3, #5
 80109b2:	4a22      	ldr	r2, [pc, #136]	@ (8010a3c <handle_rxflvl_irq+0x138>)
 80109b4:	4413      	add	r3, r2
 80109b6:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 80109b8:	8b7b      	ldrh	r3, [r7, #26]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d018      	beq.n	80109f0 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	685b      	ldr	r3, [r3, #4]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d007      	beq.n	80109d6 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 80109c6:	697b      	ldr	r3, [r7, #20]
 80109c8:	6858      	ldr	r0, [r3, #4]
 80109ca:	8b7a      	ldrh	r2, [r7, #26]
 80109cc:	2301      	movs	r3, #1
 80109ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80109d0:	f7fc fa1e 	bl	800ce10 <tu_fifo_write_n_access_mode>
 80109d4:	e00c      	b.n	80109f0 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 80109d6:	697b      	ldr	r3, [r7, #20]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	8b7a      	ldrh	r2, [r7, #26]
 80109dc:	4619      	mov	r1, r3
 80109de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80109e0:	f000 fe66 	bl	80116b0 <dfifo_read_packet>
          xfer->buffer += byte_count;
 80109e4:	697b      	ldr	r3, [r7, #20]
 80109e6:	681a      	ldr	r2, [r3, #0]
 80109e8:	8b7b      	ldrh	r3, [r7, #26]
 80109ea:	441a      	add	r2, r3
 80109ec:	697b      	ldr	r3, [r7, #20]
 80109ee:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 80109f0:	697b      	ldr	r3, [r7, #20]
 80109f2:	895b      	ldrh	r3, [r3, #10]
 80109f4:	8b7a      	ldrh	r2, [r7, #26]
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d216      	bcs.n	8010a28 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 80109fa:	6a3b      	ldr	r3, [r7, #32]
 80109fc:	691b      	ldr	r3, [r3, #16]
 80109fe:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8010a00:	697b      	ldr	r3, [r7, #20]
 8010a02:	891a      	ldrh	r2, [r3, #8]
 8010a04:	68bb      	ldr	r3, [r7, #8]
 8010a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	1ad3      	subs	r3, r2, r3
 8010a0e:	b29a      	uxth	r2, r3
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8010a14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d105      	bne.n	8010a28 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 8010a1c:	4b08      	ldr	r3, [pc, #32]	@ (8010a40 <handle_rxflvl_irq+0x13c>)
 8010a1e:	2200      	movs	r2, #0
 8010a20:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8010a22:	e001      	b.n	8010a28 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8010a24:	bf00      	nop
 8010a26:	e000      	b.n	8010a2a <handle_rxflvl_irq+0x126>
      break;
 8010a28:	bf00      	nop
  }
}
 8010a2a:	bf00      	nop
 8010a2c:	3730      	adds	r7, #48	@ 0x30
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	bf00      	nop
 8010a34:	08013b9c 	.word	0x08013b9c
 8010a38:	2000a1a0 	.word	0x2000a1a0
 8010a3c:	2000a118 	.word	0x2000a118
 8010a40:	2000a198 	.word	0x2000a198

08010a44 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b090      	sub	sp, #64	@ 0x40
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	603a      	str	r2, [r7, #0]
 8010a4e:	71fb      	strb	r3, [r7, #7]
 8010a50:	460b      	mov	r3, r1
 8010a52:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8010a54:	783b      	ldrb	r3, [r7, #0]
 8010a56:	f003 0308 	and.w	r3, r3, #8
 8010a5a:	b2db      	uxtb	r3, r3
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d03d      	beq.n	8010adc <handle_epout_slave+0x98>
 8010a60:	79fb      	ldrb	r3, [r7, #7]
 8010a62:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010a66:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d002      	beq.n	8010a74 <handle_epout_slave+0x30>
    rhport = 0;
 8010a6e:	2300      	movs	r3, #0
 8010a70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010a74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010a78:	4a3f      	ldr	r2, [pc, #252]	@ (8010b78 <handle_epout_slave+0x134>)
 8010a7a:	011b      	lsls	r3, r3, #4
 8010a7c:	4413      	add	r3, r2
 8010a7e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8010a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010a84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a88:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8010a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	0fdb      	lsrs	r3, r3, #31
 8010a90:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d005      	beq.n	8010aa2 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8010a96:	79fb      	ldrb	r3, [r7, #7]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	2180      	movs	r1, #128	@ 0x80
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	f7fe ffe7 	bl	800fa70 <edpt_disable>
 8010aa2:	79fb      	ldrb	r3, [r7, #7]
 8010aa4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8010aa8:	4b34      	ldr	r3, [pc, #208]	@ (8010b7c <handle_epout_slave+0x138>)
 8010aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010aac:	2301      	movs	r3, #1
 8010aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 8010ab2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010ab6:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 8010ab8:	2306      	movs	r3, #6
 8010aba:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8010abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010abe:	f107 0318 	add.w	r3, r7, #24
 8010ac2:	6810      	ldr	r0, [r2, #0]
 8010ac4:	6851      	ldr	r1, [r2, #4]
 8010ac6:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8010ac8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8010acc:	f107 0314 	add.w	r3, r7, #20
 8010ad0:	4611      	mov	r1, r2
 8010ad2:	4618      	mov	r0, r3
 8010ad4:	f7fd fd70 	bl	800e5b8 <dcd_event_handler>
}
 8010ad8:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 8010ada:	e04a      	b.n	8010b72 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 8010adc:	783b      	ldrb	r3, [r7, #0]
 8010ade:	f003 0301 	and.w	r3, r3, #1
 8010ae2:	b2db      	uxtb	r3, r3
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d044      	beq.n	8010b72 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 8010ae8:	783b      	ldrb	r3, [r7, #0]
 8010aea:	f003 0320 	and.w	r3, r3, #32
 8010aee:	b2db      	uxtb	r3, r3
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d13e      	bne.n	8010b72 <handle_epout_slave+0x12e>
 8010af4:	787b      	ldrb	r3, [r7, #1]
 8010af6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010afa:	b2db      	uxtb	r3, r3
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d138      	bne.n	8010b72 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8010b00:	79bb      	ldrb	r3, [r7, #6]
 8010b02:	015b      	lsls	r3, r3, #5
 8010b04:	4a1e      	ldr	r2, [pc, #120]	@ (8010b80 <handle_epout_slave+0x13c>)
 8010b06:	4413      	add	r3, r2
 8010b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 8010b0a:	79bb      	ldrb	r3, [r7, #6]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d10a      	bne.n	8010b26 <handle_epout_slave+0xe2>
 8010b10:	4b1c      	ldr	r3, [pc, #112]	@ (8010b84 <handle_epout_slave+0x140>)
 8010b12:	881b      	ldrh	r3, [r3, #0]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d006      	beq.n	8010b26 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8010b18:	79b9      	ldrb	r1, [r7, #6]
 8010b1a:	79fb      	ldrb	r3, [r7, #7]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f7ff f8fc 	bl	800fd1c <edpt_schedule_packets>
 8010b24:	e025      	b.n	8010b72 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b28:	891b      	ldrh	r3, [r3, #8]
 8010b2a:	461a      	mov	r2, r3
 8010b2c:	79fb      	ldrb	r3, [r7, #7]
 8010b2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010b32:	79bb      	ldrb	r3, [r7, #6]
 8010b34:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010b38:	627a      	str	r2, [r7, #36]	@ 0x24
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010b40:	2301      	movs	r3, #1
 8010b42:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010b46:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010b4a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010b4c:	2307      	movs	r3, #7
 8010b4e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8010b50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010b54:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8010b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b58:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8010b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010b5e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8010b60:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010b64:	f107 0308 	add.w	r3, r7, #8
 8010b68:	4611      	mov	r1, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7fd fd24 	bl	800e5b8 <dcd_event_handler>
}
 8010b70:	bf00      	nop
      }
    }
  }
}
 8010b72:	3740      	adds	r7, #64	@ 0x40
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	08013b9c 	.word	0x08013b9c
 8010b7c:	2000a1a0 	.word	0x2000a1a0
 8010b80:	2000a118 	.word	0x2000a118
 8010b84:	2000a198 	.word	0x2000a198

08010b88 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b08e      	sub	sp, #56	@ 0x38
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	4603      	mov	r3, r0
 8010b90:	603a      	str	r2, [r7, #0]
 8010b92:	71fb      	strb	r3, [r7, #7]
 8010b94:	460b      	mov	r3, r1
 8010b96:	71bb      	strb	r3, [r7, #6]
 8010b98:	79fb      	ldrb	r3, [r7, #7]
 8010b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010b9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d002      	beq.n	8010bac <handle_epin_slave+0x24>
    rhport = 0;
 8010ba6:	2300      	movs	r3, #0
 8010ba8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010bac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010bb0:	4a42      	ldr	r2, [pc, #264]	@ (8010cbc <handle_epin_slave+0x134>)
 8010bb2:	011b      	lsls	r3, r3, #4
 8010bb4:	4413      	add	r3, r2
 8010bb6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010bb8:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 8010bba:	79bb      	ldrb	r3, [r7, #6]
 8010bbc:	3348      	adds	r3, #72	@ 0x48
 8010bbe:	015b      	lsls	r3, r3, #5
 8010bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010bc2:	4413      	add	r3, r2
 8010bc4:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010bc6:	79bb      	ldrb	r3, [r7, #6]
 8010bc8:	015b      	lsls	r3, r3, #5
 8010bca:	3310      	adds	r3, #16
 8010bcc:	4a3c      	ldr	r2, [pc, #240]	@ (8010cc0 <handle_epin_slave+0x138>)
 8010bce:	4413      	add	r3, r2
 8010bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 8010bd2:	783b      	ldrb	r3, [r7, #0]
 8010bd4:	f003 0301 	and.w	r3, r3, #1
 8010bd8:	b2db      	uxtb	r3, r3
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d037      	beq.n	8010c4e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 8010bde:	79bb      	ldrb	r3, [r7, #6]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d10a      	bne.n	8010bfa <handle_epin_slave+0x72>
 8010be4:	4b37      	ldr	r3, [pc, #220]	@ (8010cc4 <handle_epin_slave+0x13c>)
 8010be6:	885b      	ldrh	r3, [r3, #2]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d006      	beq.n	8010bfa <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 8010bec:	79b9      	ldrb	r1, [r7, #6]
 8010bee:	79fb      	ldrb	r3, [r7, #7]
 8010bf0:	2201      	movs	r2, #1
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	f7ff f892 	bl	800fd1c <edpt_schedule_packets>
 8010bf8:	e029      	b.n	8010c4e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010bfa:	79bb      	ldrb	r3, [r7, #6]
 8010bfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010c00:	b2d9      	uxtb	r1, r3
 8010c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c04:	891b      	ldrh	r3, [r3, #8]
 8010c06:	461a      	mov	r2, r3
 8010c08:	79fb      	ldrb	r3, [r7, #7]
 8010c0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010c0e:	460b      	mov	r3, r1
 8010c10:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010c14:	627a      	str	r2, [r7, #36]	@ 0x24
 8010c16:	2300      	movs	r3, #0
 8010c18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010c1c:	2301      	movs	r3, #1
 8010c1e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010c22:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010c26:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010c28:	2307      	movs	r3, #7
 8010c2a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010c2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010c30:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c34:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010c36:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010c3a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010c3c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010c40:	f107 030c 	add.w	r3, r7, #12
 8010c44:	4611      	mov	r1, r2
 8010c46:	4618      	mov	r0, r3
 8010c48:	f7fd fcb6 	bl	800e5b8 <dcd_event_handler>
}
 8010c4c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 8010c4e:	783b      	ldrb	r3, [r7, #0]
 8010c50:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010c54:	b2db      	uxtb	r3, r3
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d02c      	beq.n	8010cb4 <handle_epin_slave+0x12c>
 8010c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c5c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8010c60:	61fb      	str	r3, [r7, #28]
 8010c62:	79bb      	ldrb	r3, [r7, #6]
 8010c64:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8010c66:	7efb      	ldrb	r3, [r7, #27]
 8010c68:	69fa      	ldr	r2, [r7, #28]
 8010c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8010c6e:	f003 0301 	and.w	r3, r3, #1
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	bf14      	ite	ne
 8010c76:	2301      	movne	r3, #1
 8010c78:	2300      	moveq	r3, #0
 8010c7a:	b2db      	uxtb	r3, r3
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d019      	beq.n	8010cb4 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8010c80:	79ba      	ldrb	r2, [r7, #6]
 8010c82:	79fb      	ldrb	r3, [r7, #7]
 8010c84:	4611      	mov	r1, r2
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7fe ffc2 	bl	800fc10 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8010c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c8e:	691b      	ldr	r3, [r3, #16]
 8010c90:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8010c92:	68bb      	ldr	r3, [r7, #8]
 8010c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d10b      	bne.n	8010cb4 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 8010c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c9e:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8010ca2:	79bb      	ldrb	r3, [r7, #6]
 8010ca4:	2101      	movs	r1, #1
 8010ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8010caa:	43db      	mvns	r3, r3
 8010cac:	401a      	ands	r2, r3
 8010cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cb0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8010cb4:	bf00      	nop
 8010cb6:	3738      	adds	r7, #56	@ 0x38
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	08013b9c 	.word	0x08013b9c
 8010cc0:	2000a118 	.word	0x2000a118
 8010cc4:	2000a198 	.word	0x2000a198

08010cc8 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b090      	sub	sp, #64	@ 0x40
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	4603      	mov	r3, r0
 8010cd0:	460a      	mov	r2, r1
 8010cd2:	71fb      	strb	r3, [r7, #7]
 8010cd4:	4613      	mov	r3, r2
 8010cd6:	71bb      	strb	r3, [r7, #6]
 8010cd8:	79fb      	ldrb	r3, [r7, #7]
 8010cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010cde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d002      	beq.n	8010cec <handle_ep_irq+0x24>
    rhport = 0;
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010cec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010cf0:	4a3e      	ldr	r2, [pc, #248]	@ (8010dec <handle_ep_irq+0x124>)
 8010cf2:	011b      	lsls	r3, r3, #4
 8010cf4:	4413      	add	r3, r2
 8010cf6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d02:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010d04:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8010d06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d12:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8010d14:	7c7b      	ldrb	r3, [r7, #17]
 8010d16:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010d1a:	b2db      	uxtb	r3, r3
 8010d1c:	3301      	adds	r3, #1
 8010d1e:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010d20:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8010d24:	79bb      	ldrb	r3, [r7, #6]
 8010d26:	2b01      	cmp	r3, #1
 8010d28:	d101      	bne.n	8010d2e <handle_ep_irq+0x66>
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	e000      	b.n	8010d30 <handle_ep_irq+0x68>
 8010d2e:	2310      	movs	r3, #16
 8010d30:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8010d34:	79bb      	ldrb	r3, [r7, #6]
 8010d36:	2b01      	cmp	r3, #1
 8010d38:	bf14      	ite	ne
 8010d3a:	2301      	movne	r3, #1
 8010d3c:	2300      	moveq	r3, #0
 8010d3e:	b2db      	uxtb	r3, r3
 8010d40:	025b      	lsls	r3, r3, #9
 8010d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d46:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010d48:	4413      	add	r3, r2
 8010d4a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010d52:	e03f      	b.n	8010dd4 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8010d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d56:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 8010d5a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8010d5e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010d62:	440a      	add	r2, r1
 8010d64:	b2d2      	uxtb	r2, r2
 8010d66:	61fb      	str	r3, [r7, #28]
 8010d68:	4613      	mov	r3, r2
 8010d6a:	76fb      	strb	r3, [r7, #27]
 8010d6c:	7efb      	ldrb	r3, [r7, #27]
 8010d6e:	69fa      	ldr	r2, [r7, #28]
 8010d70:	fa22 f303 	lsr.w	r3, r2, r3
 8010d74:	f003 0301 	and.w	r3, r3, #1
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	bf14      	ite	ne
 8010d7c:	2301      	movne	r3, #1
 8010d7e:	2300      	moveq	r3, #0
 8010d80:	b2db      	uxtb	r3, r3
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d021      	beq.n	8010dca <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8010d86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010d8a:	015b      	lsls	r3, r3, #5
 8010d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d8e:	4413      	add	r3, r2
 8010d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8010d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d94:	689b      	ldr	r3, [r3, #8]
 8010d96:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8010d98:	68fa      	ldr	r2, [r7, #12]
 8010d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d9c:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 8010d9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d111      	bne.n	8010dca <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 8010da6:	79bb      	ldrb	r3, [r7, #6]
 8010da8:	2b01      	cmp	r3, #1
 8010daa:	d107      	bne.n	8010dbc <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 8010dac:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010db0:	79fb      	ldrb	r3, [r7, #7]
 8010db2:	68fa      	ldr	r2, [r7, #12]
 8010db4:	4618      	mov	r0, r3
 8010db6:	f7ff fee7 	bl	8010b88 <handle_epin_slave>
 8010dba:	e006      	b.n	8010dca <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 8010dbc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010dc0:	79fb      	ldrb	r3, [r7, #7]
 8010dc2:	68fa      	ldr	r2, [r7, #12]
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7ff fe3d 	bl	8010a44 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010dca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010dce:	3301      	adds	r3, #1
 8010dd0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010dd4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010dd8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d3b9      	bcc.n	8010d54 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 8010de0:	bf00      	nop
 8010de2:	bf00      	nop
 8010de4:	3740      	adds	r7, #64	@ 0x40
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bd80      	pop	{r7, pc}
 8010dea:	bf00      	nop
 8010dec:	08013b9c 	.word	0x08013b9c

08010df0 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b096      	sub	sp, #88	@ 0x58
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	4603      	mov	r3, r0
 8010df8:	71fb      	strb	r3, [r7, #7]
 8010dfa:	79fb      	ldrb	r3, [r7, #7]
 8010dfc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010e00:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d002      	beq.n	8010e0e <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010e0e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010e12:	4a64      	ldr	r2, [pc, #400]	@ (8010fa4 <handle_incomplete_iso_in+0x1b4>)
 8010e14:	011b      	lsls	r3, r3, #4
 8010e16:	4413      	add	r3, r2
 8010e18:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 8010e1a:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8010e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e1e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010e22:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8010e24:	6a3b      	ldr	r3, [r7, #32]
 8010e26:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	f003 0301 	and.w	r3, r3, #1
 8010e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010e3a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8010e3c:	7f7b      	ldrb	r3, [r7, #29]
 8010e3e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	3301      	adds	r3, #1
 8010e46:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010e48:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010e52:	e09a      	b.n	8010f8a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8010e54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010e58:	3348      	adds	r3, #72	@ 0x48
 8010e5a:	015b      	lsls	r3, r3, #5
 8010e5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010e5e:	4413      	add	r3, r2
 8010e60:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8010e62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8010e68:	7efb      	ldrb	r3, [r7, #27]
 8010e6a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010e6e:	b2db      	uxtb	r3, r3
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	f000 8085 	beq.w	8010f80 <handle_incomplete_iso_in+0x190>
 8010e76:	7ebb      	ldrb	r3, [r7, #26]
 8010e78:	f003 030c 	and.w	r3, r3, #12
 8010e7c:	b2db      	uxtb	r3, r3
 8010e7e:	2b04      	cmp	r3, #4
 8010e80:	d17e      	bne.n	8010f80 <handle_incomplete_iso_in+0x190>
 8010e82:	7ebb      	ldrb	r3, [r7, #26]
 8010e84:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010e88:	b2db      	uxtb	r3, r3
 8010e8a:	461a      	mov	r2, r3
 8010e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e8e:	4293      	cmp	r3, r2
 8010e90:	d176      	bne.n	8010f80 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010e92:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010e96:	015b      	lsls	r3, r3, #5
 8010e98:	3310      	adds	r3, #16
 8010e9a:	4a43      	ldr	r2, [pc, #268]	@ (8010fa8 <handle_incomplete_iso_in+0x1b8>)
 8010e9c:	4413      	add	r3, r2
 8010e9e:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8010ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ea2:	7b5b      	ldrb	r3, [r3, #13]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d038      	beq.n	8010f1a <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 8010ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eaa:	7b5b      	ldrb	r3, [r3, #13]
 8010eac:	3b01      	subs	r3, #1
 8010eae:	b2da      	uxtb	r2, r3
 8010eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eb2:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 8010eb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eba:	891b      	ldrh	r3, [r3, #8]
 8010ebc:	461a      	mov	r2, r3
 8010ebe:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8010ec2:	68bb      	ldr	r3, [r7, #8]
 8010ec4:	f362 0312 	bfi	r3, r2, #0, #19
 8010ec8:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 8010eca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ecc:	891b      	ldrh	r3, [r3, #8]
 8010ece:	461a      	mov	r2, r3
 8010ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ed2:	895b      	ldrh	r3, [r3, #10]
 8010ed4:	637a      	str	r2, [r7, #52]	@ 0x34
 8010ed6:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8010ed8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010edc:	4413      	add	r3, r2
 8010ede:	1e5a      	subs	r2, r3, #1
 8010ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ee6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010eea:	b29a      	uxth	r2, r3
 8010eec:	897b      	ldrh	r3, [r7, #10]
 8010eee:	f362 03cc 	bfi	r3, r2, #3, #10
 8010ef2:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 8010ef4:	68ba      	ldr	r2, [r7, #8]
 8010ef6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ef8:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 8010efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d004      	beq.n	8010f0a <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8010f00:	7efb      	ldrb	r3, [r7, #27]
 8010f02:	f043 0310 	orr.w	r3, r3, #16
 8010f06:	76fb      	strb	r3, [r7, #27]
 8010f08:	e003      	b.n	8010f12 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 8010f0a:	7efb      	ldrb	r3, [r7, #27]
 8010f0c:	f043 0320 	orr.w	r3, r3, #32
 8010f10:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8010f12:	69ba      	ldr	r2, [r7, #24]
 8010f14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f16:	601a      	str	r2, [r3, #0]
 8010f18:	e032      	b.n	8010f80 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 8010f1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010f1e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010f22:	b2d9      	uxtb	r1, r3
 8010f24:	79fb      	ldrb	r3, [r7, #7]
 8010f26:	2200      	movs	r2, #0
 8010f28:	4618      	mov	r0, r3
 8010f2a:	f7fe fda1 	bl	800fa70 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 8010f2e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010f32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010f36:	b2da      	uxtb	r2, r3
 8010f38:	79fb      	ldrb	r3, [r7, #7]
 8010f3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010f3e:	4613      	mov	r3, r2
 8010f40:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010f44:	2300      	movs	r3, #0
 8010f46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f48:	2301      	movs	r3, #1
 8010f4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010f4e:	2301      	movs	r3, #1
 8010f50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8010f54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010f58:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010f5a:	2307      	movs	r3, #7
 8010f5c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010f5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010f62:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f66:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f6c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010f6e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f72:	f107 030c 	add.w	r3, r7, #12
 8010f76:	4611      	mov	r1, r2
 8010f78:	4618      	mov	r0, r3
 8010f7a:	f7fd fb1d 	bl	800e5b8 <dcd_event_handler>
}
 8010f7e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010f80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010f84:	3301      	adds	r3, #1
 8010f86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010f8a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010f8e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010f92:	429a      	cmp	r2, r3
 8010f94:	f4ff af5e 	bcc.w	8010e54 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8010f98:	bf00      	nop
 8010f9a:	bf00      	nop
 8010f9c:	3758      	adds	r7, #88	@ 0x58
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}
 8010fa2:	bf00      	nop
 8010fa4:	08013b9c 	.word	0x08013b9c
 8010fa8:	2000a118 	.word	0x2000a118

08010fac <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b098      	sub	sp, #96	@ 0x60
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	71fb      	strb	r3, [r7, #7]
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010fbc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d002      	beq.n	8010fca <dcd_int_handler+0x1e>
    rhport = 0;
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010fca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010fce:	4a94      	ldr	r2, [pc, #592]	@ (8011220 <dcd_int_handler+0x274>)
 8010fd0:	011b      	lsls	r3, r3, #4
 8010fd2:	4413      	add	r3, r2
 8010fd4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010fd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 8010fd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fda:	699b      	ldr	r3, [r3, #24]
 8010fdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 8010fde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fe0:	695b      	ldr	r3, [r3, #20]
 8010fe2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010fe4:	4013      	ands	r3, r2
 8010fe6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 8010fe8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d00d      	beq.n	801100e <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 8010ff2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ff4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010ff8:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 8010ffa:	2001      	movs	r0, #1
 8010ffc:	f7fd fdac 	bl	800eb58 <usbd_spin_lock>
    handle_bus_reset(rhport);
 8011000:	79fb      	ldrb	r3, [r7, #7]
 8011002:	4618      	mov	r0, r3
 8011004:	f7ff fb36 	bl	8010674 <handle_bus_reset>
    usbd_spin_unlock(true);
 8011008:	2001      	movs	r0, #1
 801100a:	f7fd fdc9 	bl	800eba0 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 801100e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011014:	2b00      	cmp	r3, #0
 8011016:	d011      	beq.n	801103c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8011018:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801101a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801101e:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8011020:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011022:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011026:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8011028:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801102a:	699b      	ldr	r3, [r3, #24]
 801102c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011030:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011032:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8011034:	79fb      	ldrb	r3, [r7, #7]
 8011036:	4618      	mov	r0, r3
 8011038:	f7ff fc1e 	bl	8010878 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 801103c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801103e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011042:	2b00      	cmp	r3, #0
 8011044:	d023      	beq.n	801108e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8011046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011048:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801104c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 801104e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011050:	699b      	ldr	r3, [r3, #24]
 8011052:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8011056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011058:	619a      	str	r2, [r3, #24]
 801105a:	79fb      	ldrb	r3, [r7, #7]
 801105c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8011060:	2304      	movs	r3, #4
 8011062:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8011066:	2301      	movs	r3, #1
 8011068:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 801106c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011070:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8011074:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8011078:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 801107c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8011080:	f107 0320 	add.w	r3, r7, #32
 8011084:	4611      	mov	r1, r2
 8011086:	4618      	mov	r0, r3
 8011088:	f7fd fa96 	bl	800e5b8 <dcd_event_handler>
}
 801108c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 801108e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011090:	2b00      	cmp	r3, #0
 8011092:	da23      	bge.n	80110dc <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8011094:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011096:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801109a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801109c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801109e:	699b      	ldr	r3, [r3, #24]
 80110a0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80110a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80110a6:	619a      	str	r2, [r3, #24]
 80110a8:	79fb      	ldrb	r3, [r7, #7]
 80110aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80110ae:	2305      	movs	r3, #5
 80110b0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80110b4:	2301      	movs	r3, #1
 80110b6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 80110ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80110be:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 80110c2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80110c6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 80110ca:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80110ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80110d2:	4611      	mov	r1, r2
 80110d4:	4618      	mov	r0, r3
 80110d6:	f7fd fa6f 	bl	800e5b8 <dcd_event_handler>
}
 80110da:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80110dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110de:	f003 0304 	and.w	r3, r3, #4
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d022      	beq.n	801112c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80110e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80110e8:	685b      	ldr	r3, [r3, #4]
 80110ea:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80110ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110ee:	f003 0304 	and.w	r3, r3, #4
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d017      	beq.n	8011126 <dcd_int_handler+0x17a>
 80110f6:	79fb      	ldrb	r3, [r7, #7]
 80110f8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80110fc:	2302      	movs	r3, #2
 80110fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011102:	2301      	movs	r3, #1
 8011104:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 8011108:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801110c:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 801110e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011112:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8011114:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8011118:	f107 0314 	add.w	r3, r7, #20
 801111c:	4611      	mov	r1, r2
 801111e:	4618      	mov	r0, r3
 8011120:	f7fd fa4a 	bl	800e5b8 <dcd_event_handler>
}
 8011124:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8011126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011128:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801112a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 801112c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801112e:	f003 0308 	and.w	r3, r3, #8
 8011132:	2b00      	cmp	r3, #0
 8011134:	d034      	beq.n	80111a0 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8011136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011138:	2208      	movs	r2, #8
 801113a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801113c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801113e:	699b      	ldr	r3, [r3, #24]
 8011140:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011144:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011146:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8011148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801114a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801114e:	0a1b      	lsrs	r3, r3, #8
 8011150:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011154:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8011156:	4b33      	ldr	r3, [pc, #204]	@ (8011224 <dcd_int_handler+0x278>)
 8011158:	79db      	ldrb	r3, [r3, #7]
 801115a:	f083 0301 	eor.w	r3, r3, #1
 801115e:	b2db      	uxtb	r3, r3
 8011160:	2b00      	cmp	r3, #0
 8011162:	d005      	beq.n	8011170 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8011164:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011166:	699b      	ldr	r3, [r3, #24]
 8011168:	f023 0208 	bic.w	r2, r3, #8
 801116c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801116e:	619a      	str	r2, [r3, #24]
 8011170:	79fb      	ldrb	r3, [r7, #7]
 8011172:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8011176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801117a:	2301      	movs	r3, #1
 801117c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8011180:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8011184:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8011186:	2303      	movs	r3, #3
 8011188:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 801118a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801118c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 801118e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011192:	f107 0308 	add.w	r3, r7, #8
 8011196:	4611      	mov	r1, r2
 8011198:	4618      	mov	r0, r3
 801119a:	f7fd fa0d 	bl	800e5b8 <dcd_event_handler>
}
 801119e:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 80111a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111a2:	f003 0310 	and.w	r3, r3, #16
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d015      	beq.n	80111d6 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 80111aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111ac:	699b      	ldr	r3, [r3, #24]
 80111ae:	f023 0210 	bic.w	r2, r3, #16
 80111b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111b4:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 80111b6:	79fb      	ldrb	r3, [r7, #7]
 80111b8:	4618      	mov	r0, r3
 80111ba:	f7ff fba3 	bl	8010904 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 80111be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111c0:	695b      	ldr	r3, [r3, #20]
 80111c2:	f003 0310 	and.w	r3, r3, #16
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d1f5      	bne.n	80111b6 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 80111ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111cc:	699b      	ldr	r3, [r3, #24]
 80111ce:	f043 0210 	orr.w	r2, r3, #16
 80111d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80111d4:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80111d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d004      	beq.n	80111ea <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80111e0:	79fb      	ldrb	r3, [r7, #7]
 80111e2:	2100      	movs	r1, #0
 80111e4:	4618      	mov	r0, r3
 80111e6:	f7ff fd6f 	bl	8010cc8 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80111ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80111ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d004      	beq.n	80111fe <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80111f4:	79fb      	ldrb	r3, [r7, #7]
 80111f6:	2101      	movs	r1, #1
 80111f8:	4618      	mov	r0, r3
 80111fa:	f7ff fd65 	bl	8010cc8 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 80111fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011204:	2b00      	cmp	r3, #0
 8011206:	d007      	beq.n	8011218 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8011208:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801120a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801120e:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8011210:	79fb      	ldrb	r3, [r7, #7]
 8011212:	4618      	mov	r0, r3
 8011214:	f7ff fdec 	bl	8010df0 <handle_incomplete_iso_in>
  }
}
 8011218:	bf00      	nop
 801121a:	3760      	adds	r7, #96	@ 0x60
 801121c:	46bd      	mov	sp, r7
 801121e:	bd80      	pop	{r7, pc}
 8011220:	08013b9c 	.word	0x08013b9c
 8011224:	2000a198 	.word	0x2000a198

08011228 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8011228:	b480      	push	{r7}
 801122a:	b083      	sub	sp, #12
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
 8011230:	460b      	mov	r3, r1
 8011232:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8011234:	78fb      	ldrb	r3, [r7, #3]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d106      	bne.n	8011248 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801123e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 8011246:	e005      	b.n	8011254 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801124c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011254:	bf00      	nop
 8011256:	370c      	adds	r7, #12
 8011258:	46bd      	mov	sp, r7
 801125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125e:	4770      	bx	lr

08011260 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8011260:	b480      	push	{r7}
 8011262:	b085      	sub	sp, #20
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]
 8011268:	460b      	mov	r3, r1
 801126a:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 801126c:	78fb      	ldrb	r3, [r7, #3]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d152      	bne.n	8011318 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8011272:	4b2c      	ldr	r3, [pc, #176]	@ (8011324 <dwc2_phy_update+0xc4>)
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	4a2c      	ldr	r2, [pc, #176]	@ (8011328 <dwc2_phy_update+0xc8>)
 8011278:	4293      	cmp	r3, r2
 801127a:	d302      	bcc.n	8011282 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 801127c:	2306      	movs	r3, #6
 801127e:	60fb      	str	r3, [r7, #12]
 8011280:	e041      	b.n	8011306 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8011282:	4b28      	ldr	r3, [pc, #160]	@ (8011324 <dwc2_phy_update+0xc4>)
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	4a29      	ldr	r2, [pc, #164]	@ (801132c <dwc2_phy_update+0xcc>)
 8011288:	4293      	cmp	r3, r2
 801128a:	d902      	bls.n	8011292 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 801128c:	2307      	movs	r3, #7
 801128e:	60fb      	str	r3, [r7, #12]
 8011290:	e039      	b.n	8011306 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8011292:	4b24      	ldr	r3, [pc, #144]	@ (8011324 <dwc2_phy_update+0xc4>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	4a26      	ldr	r2, [pc, #152]	@ (8011330 <dwc2_phy_update+0xd0>)
 8011298:	4293      	cmp	r3, r2
 801129a:	d302      	bcc.n	80112a2 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 801129c:	2308      	movs	r3, #8
 801129e:	60fb      	str	r3, [r7, #12]
 80112a0:	e031      	b.n	8011306 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 80112a2:	4b20      	ldr	r3, [pc, #128]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	4a23      	ldr	r2, [pc, #140]	@ (8011334 <dwc2_phy_update+0xd4>)
 80112a8:	4293      	cmp	r3, r2
 80112aa:	d902      	bls.n	80112b2 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80112ac:	2309      	movs	r3, #9
 80112ae:	60fb      	str	r3, [r7, #12]
 80112b0:	e029      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80112b2:	4b1c      	ldr	r3, [pc, #112]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	4a20      	ldr	r2, [pc, #128]	@ (8011338 <dwc2_phy_update+0xd8>)
 80112b8:	4293      	cmp	r3, r2
 80112ba:	d902      	bls.n	80112c2 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80112bc:	230a      	movs	r3, #10
 80112be:	60fb      	str	r3, [r7, #12]
 80112c0:	e021      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80112c2:	4b18      	ldr	r3, [pc, #96]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	4a1d      	ldr	r2, [pc, #116]	@ (801133c <dwc2_phy_update+0xdc>)
 80112c8:	4293      	cmp	r3, r2
 80112ca:	d902      	bls.n	80112d2 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80112cc:	230b      	movs	r3, #11
 80112ce:	60fb      	str	r3, [r7, #12]
 80112d0:	e019      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80112d2:	4b14      	ldr	r3, [pc, #80]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	4a1a      	ldr	r2, [pc, #104]	@ (8011340 <dwc2_phy_update+0xe0>)
 80112d8:	4293      	cmp	r3, r2
 80112da:	d302      	bcc.n	80112e2 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80112dc:	230c      	movs	r3, #12
 80112de:	60fb      	str	r3, [r7, #12]
 80112e0:	e011      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80112e2:	4b10      	ldr	r3, [pc, #64]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	4a17      	ldr	r2, [pc, #92]	@ (8011344 <dwc2_phy_update+0xe4>)
 80112e8:	4293      	cmp	r3, r2
 80112ea:	d302      	bcc.n	80112f2 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80112ec:	230d      	movs	r3, #13
 80112ee:	60fb      	str	r3, [r7, #12]
 80112f0:	e009      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80112f2:	4b0c      	ldr	r3, [pc, #48]	@ (8011324 <dwc2_phy_update+0xc4>)
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	4a14      	ldr	r2, [pc, #80]	@ (8011348 <dwc2_phy_update+0xe8>)
 80112f8:	4293      	cmp	r3, r2
 80112fa:	d302      	bcc.n	8011302 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 80112fc:	230e      	movs	r3, #14
 80112fe:	60fb      	str	r3, [r7, #12]
 8011300:	e001      	b.n	8011306 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8011302:	230f      	movs	r3, #15
 8011304:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	68db      	ldr	r3, [r3, #12]
 801130a:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	029b      	lsls	r3, r3, #10
 8011312:	431a      	orrs	r2, r3
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	60da      	str	r2, [r3, #12]
  }
}
 8011318:	bf00      	nop
 801131a:	3714      	adds	r7, #20
 801131c:	46bd      	mov	sp, r7
 801131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011322:	4770      	bx	lr
 8011324:	20000010 	.word	0x20000010
 8011328:	01e84800 	.word	0x01e84800
 801132c:	01a39ddf 	.word	0x01a39ddf
 8011330:	016e3600 	.word	0x016e3600
 8011334:	014ca43f 	.word	0x014ca43f
 8011338:	01312cff 	.word	0x01312cff
 801133c:	011a499f 	.word	0x011a499f
 8011340:	01067380 	.word	0x01067380
 8011344:	00f42400 	.word	0x00f42400
 8011348:	00e4e1c0 	.word	0x00e4e1c0

0801134c <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 801134c:	b480      	push	{r7}
 801134e:	b085      	sub	sp, #20
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8011354:	bf00      	nop
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	691b      	ldr	r3, [r3, #16]
 801135a:	2b00      	cmp	r3, #0
 801135c:	dafb      	bge.n	8011356 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011362:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	691b      	ldr	r3, [r3, #16]
 8011368:	f043 0201 	orr.w	r2, r3, #1
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	b29b      	uxth	r3, r3
 8011374:	f244 2209 	movw	r2, #16905	@ 0x4209
 8011378:	4293      	cmp	r3, r2
 801137a:	d807      	bhi.n	801138c <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 801137c:	bf00      	nop
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	691b      	ldr	r3, [r3, #16]
 8011382:	f003 0301 	and.w	r3, r3, #1
 8011386:	2b00      	cmp	r3, #0
 8011388:	d1f9      	bne.n	801137e <reset_core+0x32>
 801138a:	e010      	b.n	80113ae <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 801138c:	bf00      	nop
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	691b      	ldr	r3, [r3, #16]
 8011392:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011396:	2b00      	cmp	r3, #0
 8011398:	d0f9      	beq.n	801138e <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	691b      	ldr	r3, [r3, #16]
 801139e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80113a2:	f023 0301 	bic.w	r3, r3, #1
 80113a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 80113ae:	bf00      	nop
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	691b      	ldr	r3, [r3, #16]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	dafb      	bge.n	80113b0 <reset_core+0x64>
}
 80113b8:	bf00      	nop
 80113ba:	bf00      	nop
 80113bc:	3714      	adds	r7, #20
 80113be:	46bd      	mov	sp, r7
 80113c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c4:	4770      	bx	lr

080113c6 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 80113c6:	b580      	push	{r7, lr}
 80113c8:	b084      	sub	sp, #16
 80113ca:	af00      	add	r7, sp, #0
 80113cc:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	68db      	ldr	r3, [r3, #12]
 80113d2:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113da:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	68fa      	ldr	r2, [r7, #12]
 80113e0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80113e2:	2100      	movs	r1, #0
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7ff ff1f 	bl	8011228 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80113ea:	6878      	ldr	r0, [r7, #4]
 80113ec:	f7ff ffae 	bl	801134c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80113f6:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80113fe:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	68fa      	ldr	r2, [r7, #12]
 8011404:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8011406:	2100      	movs	r1, #0
 8011408:	6878      	ldr	r0, [r7, #4]
 801140a:	f7ff ff29 	bl	8011260 <dwc2_phy_update>
}
 801140e:	bf00      	nop
 8011410:	3710      	adds	r7, #16
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}

08011416 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8011416:	b580      	push	{r7, lr}
 8011418:	b086      	sub	sp, #24
 801141a:	af00      	add	r7, sp, #0
 801141c:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	68db      	ldr	r3, [r3, #12]
 8011422:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011428:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801142e:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8011430:	7a7b      	ldrb	r3, [r7, #9]
 8011432:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011436:	b2db      	uxtb	r3, r3
 8011438:	2b00      	cmp	r3, #0
 801143a:	d002      	beq.n	8011442 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 801143c:	2310      	movs	r3, #16
 801143e:	74fb      	strb	r3, [r7, #19]
 8011440:	e001      	b.n	8011446 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8011442:	2308      	movs	r3, #8
 8011444:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8011446:	697b      	ldr	r3, [r7, #20]
 8011448:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801144c:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 801144e:	7b3b      	ldrb	r3, [r7, #12]
 8011450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011454:	b2db      	uxtb	r3, r3
 8011456:	2b80      	cmp	r3, #128	@ 0x80
 8011458:	d114      	bne.n	8011484 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 801145a:	697b      	ldr	r3, [r7, #20]
 801145c:	f043 0310 	orr.w	r3, r3, #16
 8011460:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	f023 0308 	bic.w	r3, r3, #8
 8011468:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 801146a:	697b      	ldr	r3, [r7, #20]
 801146c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011470:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8011478:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 801147a:	697b      	ldr	r3, [r7, #20]
 801147c:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8011480:	617b      	str	r3, [r7, #20]
 8011482:	e00f      	b.n	80114a4 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8011484:	697b      	ldr	r3, [r7, #20]
 8011486:	f023 0310 	bic.w	r3, r3, #16
 801148a:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 801148c:	7cfb      	ldrb	r3, [r7, #19]
 801148e:	2b10      	cmp	r3, #16
 8011490:	d104      	bne.n	801149c <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8011492:	697b      	ldr	r3, [r7, #20]
 8011494:	f043 0308 	orr.w	r3, r3, #8
 8011498:	617b      	str	r3, [r7, #20]
 801149a:	e003      	b.n	80114a4 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 801149c:	697b      	ldr	r3, [r7, #20]
 801149e:	f023 0308 	bic.w	r3, r3, #8
 80114a2:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	697a      	ldr	r2, [r7, #20]
 80114a8:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 80114aa:	7b3b      	ldrb	r3, [r7, #12]
 80114ac:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80114b0:	b2db      	uxtb	r3, r3
 80114b2:	4619      	mov	r1, r3
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	f7ff feb7 	bl	8011228 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80114ba:	6878      	ldr	r0, [r7, #4]
 80114bc:	f7ff ff46 	bl	801134c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80114c0:	697b      	ldr	r3, [r7, #20]
 80114c2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80114c6:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 80114c8:	7cfb      	ldrb	r3, [r7, #19]
 80114ca:	2b10      	cmp	r3, #16
 80114cc:	d102      	bne.n	80114d4 <phy_hs_init+0xbe>
 80114ce:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80114d2:	e001      	b.n	80114d8 <phy_hs_init+0xc2>
 80114d4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80114d8:	697a      	ldr	r2, [r7, #20]
 80114da:	4313      	orrs	r3, r2
 80114dc:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	697a      	ldr	r2, [r7, #20]
 80114e2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80114e4:	7b3b      	ldrb	r3, [r7, #12]
 80114e6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80114ea:	b2db      	uxtb	r3, r3
 80114ec:	4619      	mov	r1, r3
 80114ee:	6878      	ldr	r0, [r7, #4]
 80114f0:	f7ff feb6 	bl	8011260 <dwc2_phy_update>
}
 80114f4:	bf00      	nop
 80114f6:	3718      	adds	r7, #24
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}

080114fc <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 80114fc:	b480      	push	{r7}
 80114fe:	b085      	sub	sp, #20
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011508:	0c1b      	lsrs	r3, r3, #16
 801150a:	041b      	lsls	r3, r3, #16
 801150c:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	4a0e      	ldr	r2, [pc, #56]	@ (801154c <check_dwc2+0x50>)
 8011512:	4293      	cmp	r3, r2
 8011514:	d012      	beq.n	801153c <check_dwc2+0x40>
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	4a0d      	ldr	r2, [pc, #52]	@ (8011550 <check_dwc2+0x54>)
 801151a:	4293      	cmp	r3, r2
 801151c:	d00e      	beq.n	801153c <check_dwc2+0x40>
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	4a0c      	ldr	r2, [pc, #48]	@ (8011554 <check_dwc2+0x58>)
 8011522:	4293      	cmp	r3, r2
 8011524:	d00a      	beq.n	801153c <check_dwc2+0x40>
 8011526:	4b0c      	ldr	r3, [pc, #48]	@ (8011558 <check_dwc2+0x5c>)
 8011528:	60bb      	str	r3, [r7, #8]
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	f003 0301 	and.w	r3, r3, #1
 8011532:	2b00      	cmp	r3, #0
 8011534:	d000      	beq.n	8011538 <check_dwc2+0x3c>
 8011536:	be00      	bkpt	0x0000
 8011538:	2300      	movs	r3, #0
 801153a:	e000      	b.n	801153e <check_dwc2+0x42>
#endif

  return true;
 801153c:	2301      	movs	r3, #1
}
 801153e:	4618      	mov	r0, r3
 8011540:	3714      	adds	r7, #20
 8011542:	46bd      	mov	sp, r7
 8011544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011548:	4770      	bx	lr
 801154a:	bf00      	nop
 801154c:	4f540000 	.word	0x4f540000
 8011550:	55310000 	.word	0x55310000
 8011554:	55320000 	.word	0x55320000
 8011558:	e000edf0 	.word	0xe000edf0

0801155c <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 801155c:	b480      	push	{r7}
 801155e:	b085      	sub	sp, #20
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	460b      	mov	r3, r1
 8011566:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8011568:	78fb      	ldrb	r3, [r7, #3]
 801156a:	2b01      	cmp	r3, #1
 801156c:	d101      	bne.n	8011572 <dwc2_core_is_highspeed+0x16>
    return false;
 801156e:	2300      	movs	r3, #0
 8011570:	e00b      	b.n	801158a <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011576:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8011578:	7b3b      	ldrb	r3, [r7, #12]
 801157a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801157e:	b2db      	uxtb	r3, r3
 8011580:	2b00      	cmp	r3, #0
 8011582:	bf14      	ite	ne
 8011584:	2301      	movne	r3, #1
 8011586:	2300      	moveq	r3, #0
 8011588:	b2db      	uxtb	r3, r3
}
 801158a:	4618      	mov	r0, r3
 801158c:	3714      	adds	r7, #20
 801158e:	46bd      	mov	sp, r7
 8011590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011594:	4770      	bx	lr
	...

08011598 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8011598:	b580      	push	{r7, lr}
 801159a:	b088      	sub	sp, #32
 801159c:	af00      	add	r7, sp, #0
 801159e:	4603      	mov	r3, r0
 80115a0:	71fb      	strb	r3, [r7, #7]
 80115a2:	460b      	mov	r3, r1
 80115a4:	71bb      	strb	r3, [r7, #6]
 80115a6:	4613      	mov	r3, r2
 80115a8:	717b      	strb	r3, [r7, #5]
 80115aa:	79fb      	ldrb	r3, [r7, #7]
 80115ac:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80115ae:	7dfb      	ldrb	r3, [r7, #23]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d001      	beq.n	80115b8 <dwc2_core_init+0x20>
    rhport = 0;
 80115b4:	2300      	movs	r3, #0
 80115b6:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80115b8:	7dfb      	ldrb	r3, [r7, #23]
 80115ba:	4a3b      	ldr	r2, [pc, #236]	@ (80116a8 <dwc2_core_init+0x110>)
 80115bc:	011b      	lsls	r3, r3, #4
 80115be:	4413      	add	r3, r2
 80115c0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80115c2:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 80115c4:	69f8      	ldr	r0, [r7, #28]
 80115c6:	f7ff ff99 	bl	80114fc <check_dwc2>
 80115ca:	4603      	mov	r3, r0
 80115cc:	f083 0301 	eor.w	r3, r3, #1
 80115d0:	b2db      	uxtb	r3, r3
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d00a      	beq.n	80115ec <dwc2_core_init+0x54>
 80115d6:	4b35      	ldr	r3, [pc, #212]	@ (80116ac <dwc2_core_init+0x114>)
 80115d8:	61bb      	str	r3, [r7, #24]
 80115da:	69bb      	ldr	r3, [r7, #24]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	f003 0301 	and.w	r3, r3, #1
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d000      	beq.n	80115e8 <dwc2_core_init+0x50>
 80115e6:	be00      	bkpt	0x0000
 80115e8:	2300      	movs	r3, #0
 80115ea:	e058      	b.n	801169e <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 80115ec:	69fb      	ldr	r3, [r7, #28]
 80115ee:	689b      	ldr	r3, [r3, #8]
 80115f0:	f023 0201 	bic.w	r2, r3, #1
 80115f4:	69fb      	ldr	r3, [r7, #28]
 80115f6:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 80115f8:	79bb      	ldrb	r3, [r7, #6]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d003      	beq.n	8011606 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 80115fe:	69f8      	ldr	r0, [r7, #28]
 8011600:	f7ff ff09 	bl	8011416 <phy_hs_init>
 8011604:	e002      	b.n	801160c <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8011606:	69f8      	ldr	r0, [r7, #28]
 8011608:	f7ff fedd 	bl	80113c6 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 801160c:	69fb      	ldr	r3, [r7, #28]
 801160e:	68db      	ldr	r3, [r3, #12]
 8011610:	f043 0207 	orr.w	r2, r3, #7
 8011614:	69fb      	ldr	r3, [r7, #28]
 8011616:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8011618:	69fb      	ldr	r3, [r7, #28]
 801161a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 801161e:	f023 020f 	bic.w	r2, r3, #15
 8011622:	69fb      	ldr	r3, [r7, #28]
 8011624:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8011628:	69fb      	ldr	r3, [r7, #28]
 801162a:	60fb      	str	r3, [r7, #12]
 801162c:	2310      	movs	r3, #16
 801162e:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8011630:	7afb      	ldrb	r3, [r7, #11]
 8011632:	019b      	lsls	r3, r3, #6
 8011634:	f043 0220 	orr.w	r2, r3, #32
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801163c:	bf00      	nop
 801163e:	68fb      	ldr	r3, [r7, #12]
 8011640:	691b      	ldr	r3, [r3, #16]
 8011642:	f003 0320 	and.w	r3, r3, #32
 8011646:	2b00      	cmp	r3, #0
 8011648:	d1f9      	bne.n	801163e <dwc2_core_init+0xa6>
}
 801164a:	bf00      	nop
 801164c:	69fb      	ldr	r3, [r7, #28]
 801164e:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8011650:	693b      	ldr	r3, [r7, #16]
 8011652:	2210      	movs	r2, #16
 8011654:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8011656:	bf00      	nop
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	691b      	ldr	r3, [r3, #16]
 801165c:	f003 0310 	and.w	r3, r3, #16
 8011660:	2b00      	cmp	r3, #0
 8011662:	d1f9      	bne.n	8011658 <dwc2_core_init+0xc0>
}
 8011664:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8011666:	69fb      	ldr	r3, [r7, #28]
 8011668:	f04f 32ff 	mov.w	r2, #4294967295
 801166c:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 801166e:	69fb      	ldr	r3, [r7, #28]
 8011670:	f04f 32ff 	mov.w	r2, #4294967295
 8011674:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8011676:	69fb      	ldr	r3, [r7, #28]
 8011678:	2200      	movs	r2, #0
 801167a:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 801167c:	797b      	ldrb	r3, [r7, #5]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d006      	beq.n	8011690 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8011682:	69fb      	ldr	r3, [r7, #28]
 8011684:	689b      	ldr	r3, [r3, #8]
 8011686:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 801168a:	69fb      	ldr	r3, [r7, #28]
 801168c:	609a      	str	r2, [r3, #8]
 801168e:	e005      	b.n	801169c <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8011690:	69fb      	ldr	r3, [r7, #28]
 8011692:	699b      	ldr	r3, [r3, #24]
 8011694:	f043 0210 	orr.w	r2, r3, #16
 8011698:	69fb      	ldr	r3, [r7, #28]
 801169a:	619a      	str	r2, [r3, #24]
  }

  return true;
 801169c:	2301      	movs	r3, #1
}
 801169e:	4618      	mov	r0, r3
 80116a0:	3720      	adds	r7, #32
 80116a2:	46bd      	mov	sp, r7
 80116a4:	bd80      	pop	{r7, pc}
 80116a6:	bf00      	nop
 80116a8:	08013bac 	.word	0x08013bac
 80116ac:	e000edf0 	.word	0xe000edf0

080116b0 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 80116b0:	b480      	push	{r7}
 80116b2:	b08f      	sub	sp, #60	@ 0x3c
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	60f8      	str	r0, [r7, #12]
 80116b8:	60b9      	str	r1, [r7, #8]
 80116ba:	4613      	mov	r3, r2
 80116bc:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116c4:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 80116c6:	88fb      	ldrh	r3, [r7, #6]
 80116c8:	089b      	lsrs	r3, r3, #2
 80116ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 80116cc:	e00b      	b.n	80116e6 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 80116ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	68ba      	ldr	r2, [r7, #8]
 80116d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80116d6:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 80116d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116da:	6a3a      	ldr	r2, [r7, #32]
 80116dc:	601a      	str	r2, [r3, #0]
}
 80116de:	bf00      	nop
    dst += 4;
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	3304      	adds	r3, #4
 80116e4:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 80116e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80116e8:	1e5a      	subs	r2, r3, #1
 80116ea:	86fa      	strh	r2, [r7, #54]	@ 0x36
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d1ee      	bne.n	80116ce <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 80116f0:	88fb      	ldrh	r3, [r7, #6]
 80116f2:	b2db      	uxtb	r3, r3
 80116f4:	f003 0303 	and.w	r3, r3, #3
 80116f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 80116fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011700:	2b00      	cmp	r3, #0
 8011702:	d020      	beq.n	8011746 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8011704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	62bb      	str	r3, [r7, #40]	@ 0x28
 801170a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801170c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 801170e:	69fb      	ldr	r3, [r7, #28]
 8011710:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8011712:	68bb      	ldr	r3, [r7, #8]
 8011714:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8011716:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801171a:	2b01      	cmp	r3, #1
 801171c:	d907      	bls.n	801172e <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	3301      	adds	r3, #1
 8011722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011724:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8011726:	69ba      	ldr	r2, [r7, #24]
 8011728:	0a12      	lsrs	r2, r2, #8
 801172a:	b2d2      	uxtb	r2, r2
 801172c:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 801172e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011732:	2b02      	cmp	r3, #2
 8011734:	d907      	bls.n	8011746 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8011736:	68bb      	ldr	r3, [r7, #8]
 8011738:	3302      	adds	r3, #2
 801173a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801173c:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 801173e:	697a      	ldr	r2, [r7, #20]
 8011740:	0c12      	lsrs	r2, r2, #16
 8011742:	b2d2      	uxtb	r2, r2
 8011744:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8011746:	bf00      	nop
 8011748:	373c      	adds	r7, #60	@ 0x3c
 801174a:	46bd      	mov	sp, r7
 801174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011750:	4770      	bx	lr

08011752 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8011752:	b480      	push	{r7}
 8011754:	b08b      	sub	sp, #44	@ 0x2c
 8011756:	af00      	add	r7, sp, #0
 8011758:	60f8      	str	r0, [r7, #12]
 801175a:	607a      	str	r2, [r7, #4]
 801175c:	461a      	mov	r2, r3
 801175e:	460b      	mov	r3, r1
 8011760:	72fb      	strb	r3, [r7, #11]
 8011762:	4613      	mov	r3, r2
 8011764:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8011766:	7afb      	ldrb	r3, [r7, #11]
 8011768:	3301      	adds	r3, #1
 801176a:	031b      	lsls	r3, r3, #12
 801176c:	68fa      	ldr	r2, [r7, #12]
 801176e:	4413      	add	r3, r2
 8011770:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8011772:	893b      	ldrh	r3, [r7, #8]
 8011774:	089b      	lsrs	r3, r3, #2
 8011776:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8011778:	e008      	b.n	801178c <dfifo_write_packet+0x3a>
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 801177e:	697b      	ldr	r3, [r7, #20]
 8011780:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8011782:	69fb      	ldr	r3, [r7, #28]
 8011784:	601a      	str	r2, [r3, #0]
    src += 4;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	3304      	adds	r3, #4
 801178a:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 801178c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801178e:	1e5a      	subs	r2, r3, #1
 8011790:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8011792:	2b00      	cmp	r3, #0
 8011794:	d1f1      	bne.n	801177a <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8011796:	893b      	ldrh	r3, [r7, #8]
 8011798:	b2db      	uxtb	r3, r3
 801179a:	f003 0303 	and.w	r3, r3, #3
 801179e:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 80117a0:	7efb      	ldrb	r3, [r7, #27]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d019      	beq.n	80117da <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	781b      	ldrb	r3, [r3, #0]
 80117aa:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 80117ac:	7efb      	ldrb	r3, [r7, #27]
 80117ae:	2b01      	cmp	r3, #1
 80117b0:	d906      	bls.n	80117c0 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	3301      	adds	r3, #1
 80117b6:	781b      	ldrb	r3, [r3, #0]
 80117b8:	021b      	lsls	r3, r3, #8
 80117ba:	6a3a      	ldr	r2, [r7, #32]
 80117bc:	4313      	orrs	r3, r2
 80117be:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 80117c0:	7efb      	ldrb	r3, [r7, #27]
 80117c2:	2b02      	cmp	r3, #2
 80117c4:	d906      	bls.n	80117d4 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	3302      	adds	r3, #2
 80117ca:	781b      	ldrb	r3, [r3, #0]
 80117cc:	041b      	lsls	r3, r3, #16
 80117ce:	6a3a      	ldr	r2, [r7, #32]
 80117d0:	4313      	orrs	r3, r2
 80117d2:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 80117d4:	69fb      	ldr	r3, [r7, #28]
 80117d6:	6a3a      	ldr	r2, [r7, #32]
 80117d8:	601a      	str	r2, [r3, #0]
  }
}
 80117da:	bf00      	nop
 80117dc:	372c      	adds	r7, #44	@ 0x2c
 80117de:	46bd      	mov	sp, r7
 80117e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e4:	4770      	bx	lr
	...

080117e8 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b086      	sub	sp, #24
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	4603      	mov	r3, r0
 80117f0:	6039      	str	r1, [r7, #0]
 80117f2:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 80117f4:	683b      	ldr	r3, [r7, #0]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d11f      	bne.n	801183a <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 80117fa:	2301      	movs	r3, #1
 80117fc:	723b      	strb	r3, [r7, #8]
 80117fe:	2300      	movs	r3, #0
 8011800:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8011802:	f107 0308 	add.w	r3, r7, #8
 8011806:	4619      	mov	r1, r3
 8011808:	2000      	movs	r0, #0
 801180a:	f7fb feb5 	bl	800d578 <tud_rhport_init>
 801180e:	4603      	mov	r3, r0
 8011810:	f083 0301 	eor.w	r3, r3, #1
 8011814:	b2db      	uxtb	r3, r3
 8011816:	2b00      	cmp	r3, #0
 8011818:	d00a      	beq.n	8011830 <tusb_rhport_init+0x48>
 801181a:	4b23      	ldr	r3, [pc, #140]	@ (80118a8 <tusb_rhport_init+0xc0>)
 801181c:	60fb      	str	r3, [r7, #12]
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	f003 0301 	and.w	r3, r3, #1
 8011826:	2b00      	cmp	r3, #0
 8011828:	d000      	beq.n	801182c <tusb_rhport_init+0x44>
 801182a:	be00      	bkpt	0x0000
 801182c:	2300      	movs	r3, #0
 801182e:	e036      	b.n	801189e <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8011830:	4b1e      	ldr	r3, [pc, #120]	@ (80118ac <tusb_rhport_init+0xc4>)
 8011832:	2201      	movs	r2, #1
 8011834:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8011836:	2301      	movs	r3, #1
 8011838:	e031      	b.n	801189e <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 801183a:	79fb      	ldrb	r3, [r7, #7]
 801183c:	2b01      	cmp	r3, #1
 801183e:	d803      	bhi.n	8011848 <tusb_rhport_init+0x60>
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	781b      	ldrb	r3, [r3, #0]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d10a      	bne.n	801185e <tusb_rhport_init+0x76>
 8011848:	4b17      	ldr	r3, [pc, #92]	@ (80118a8 <tusb_rhport_init+0xc0>)
 801184a:	613b      	str	r3, [r7, #16]
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	f003 0301 	and.w	r3, r3, #1
 8011854:	2b00      	cmp	r3, #0
 8011856:	d000      	beq.n	801185a <tusb_rhport_init+0x72>
 8011858:	be00      	bkpt	0x0000
 801185a:	2300      	movs	r3, #0
 801185c:	e01f      	b.n	801189e <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 801185e:	79fb      	ldrb	r3, [r7, #7]
 8011860:	683a      	ldr	r2, [r7, #0]
 8011862:	7811      	ldrb	r1, [r2, #0]
 8011864:	4a11      	ldr	r2, [pc, #68]	@ (80118ac <tusb_rhport_init+0xc4>)
 8011866:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8011868:	683b      	ldr	r3, [r7, #0]
 801186a:	781b      	ldrb	r3, [r3, #0]
 801186c:	2b01      	cmp	r3, #1
 801186e:	d115      	bne.n	801189c <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8011870:	79fb      	ldrb	r3, [r7, #7]
 8011872:	6839      	ldr	r1, [r7, #0]
 8011874:	4618      	mov	r0, r3
 8011876:	f7fb fe7f 	bl	800d578 <tud_rhport_init>
 801187a:	4603      	mov	r3, r0
 801187c:	f083 0301 	eor.w	r3, r3, #1
 8011880:	b2db      	uxtb	r3, r3
 8011882:	2b00      	cmp	r3, #0
 8011884:	d00a      	beq.n	801189c <tusb_rhport_init+0xb4>
 8011886:	4b08      	ldr	r3, [pc, #32]	@ (80118a8 <tusb_rhport_init+0xc0>)
 8011888:	617b      	str	r3, [r7, #20]
 801188a:	697b      	ldr	r3, [r7, #20]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	f003 0301 	and.w	r3, r3, #1
 8011892:	2b00      	cmp	r3, #0
 8011894:	d000      	beq.n	8011898 <tusb_rhport_init+0xb0>
 8011896:	be00      	bkpt	0x0000
 8011898:	2300      	movs	r3, #0
 801189a:	e000      	b.n	801189e <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 801189c:	2301      	movs	r3, #1
}
 801189e:	4618      	mov	r0, r3
 80118a0:	3718      	adds	r7, #24
 80118a2:	46bd      	mov	sp, r7
 80118a4:	bd80      	pop	{r7, pc}
 80118a6:	bf00      	nop
 80118a8:	e000edf0 	.word	0xe000edf0
 80118ac:	2000a1a8 	.word	0x2000a1a8

080118b0 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 80118b0:	b480      	push	{r7}
 80118b2:	b085      	sub	sp, #20
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	781b      	ldrb	r3, [r3, #0]
 80118be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80118c2:	b2db      	uxtb	r3, r3
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d001      	beq.n	80118cc <tu_edpt_claim+0x1c>
 80118c8:	2300      	movs	r3, #0
 80118ca:	e027      	b.n	801191c <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	781b      	ldrb	r3, [r3, #0]
 80118d0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80118d4:	b2db      	uxtb	r3, r3
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d001      	beq.n	80118de <tu_edpt_claim+0x2e>
 80118da:	2300      	movs	r3, #0
 80118dc:	e01e      	b.n	801191c <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	781b      	ldrb	r3, [r3, #0]
 80118e2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80118e6:	b2db      	uxtb	r3, r3
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d108      	bne.n	80118fe <tu_edpt_claim+0x4e>
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	781b      	ldrb	r3, [r3, #0]
 80118f0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80118f4:	b2db      	uxtb	r3, r3
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d101      	bne.n	80118fe <tu_edpt_claim+0x4e>
 80118fa:	2301      	movs	r3, #1
 80118fc:	e000      	b.n	8011900 <tu_edpt_claim+0x50>
 80118fe:	2300      	movs	r3, #0
 8011900:	73fb      	strb	r3, [r7, #15]
 8011902:	7bfb      	ldrb	r3, [r7, #15]
 8011904:	f003 0301 	and.w	r3, r3, #1
 8011908:	73fb      	strb	r3, [r7, #15]
  if (available) {
 801190a:	7bfb      	ldrb	r3, [r7, #15]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d004      	beq.n	801191a <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8011910:	687a      	ldr	r2, [r7, #4]
 8011912:	7813      	ldrb	r3, [r2, #0]
 8011914:	f043 0304 	orr.w	r3, r3, #4
 8011918:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 801191a:	7bfb      	ldrb	r3, [r7, #15]
}
 801191c:	4618      	mov	r0, r3
 801191e:	3714      	adds	r7, #20
 8011920:	46bd      	mov	sp, r7
 8011922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011926:	4770      	bx	lr

08011928 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8011928:	b480      	push	{r7}
 801192a:	b085      	sub	sp, #20
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	781b      	ldrb	r3, [r3, #0]
 8011936:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801193a:	b2db      	uxtb	r3, r3
 801193c:	2b01      	cmp	r3, #1
 801193e:	d108      	bne.n	8011952 <tu_edpt_release+0x2a>
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	781b      	ldrb	r3, [r3, #0]
 8011944:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011948:	b2db      	uxtb	r3, r3
 801194a:	2b00      	cmp	r3, #0
 801194c:	d101      	bne.n	8011952 <tu_edpt_release+0x2a>
 801194e:	2301      	movs	r3, #1
 8011950:	e000      	b.n	8011954 <tu_edpt_release+0x2c>
 8011952:	2300      	movs	r3, #0
 8011954:	73fb      	strb	r3, [r7, #15]
 8011956:	7bfb      	ldrb	r3, [r7, #15]
 8011958:	f003 0301 	and.w	r3, r3, #1
 801195c:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 801195e:	7bfb      	ldrb	r3, [r7, #15]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d004      	beq.n	801196e <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8011964:	687a      	ldr	r2, [r7, #4]
 8011966:	7813      	ldrb	r3, [r2, #0]
 8011968:	f023 0304 	bic.w	r3, r3, #4
 801196c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 801196e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011970:	4618      	mov	r0, r3
 8011972:	3714      	adds	r7, #20
 8011974:	46bd      	mov	sp, r7
 8011976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197a:	4770      	bx	lr

0801197c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 801197c:	b480      	push	{r7}
 801197e:	b08b      	sub	sp, #44	@ 0x2c
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
 8011984:	460b      	mov	r3, r1
 8011986:	70fb      	strb	r3, [r7, #3]
 8011988:	4613      	mov	r3, r2
 801198a:	70bb      	strb	r3, [r7, #2]
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8011990:	68bb      	ldr	r3, [r7, #8]
 8011992:	889b      	ldrh	r3, [r3, #4]
 8011994:	b29b      	uxth	r3, r3
 8011996:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801199a:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 801199c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	78db      	ldrb	r3, [r3, #3]
 80119a2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80119a6:	b2db      	uxtb	r3, r3
 80119a8:	2b03      	cmp	r3, #3
 80119aa:	d059      	beq.n	8011a60 <tu_edpt_validate+0xe4>
 80119ac:	2b03      	cmp	r3, #3
 80119ae:	dc6e      	bgt.n	8011a8e <tu_edpt_validate+0x112>
 80119b0:	2b01      	cmp	r3, #1
 80119b2:	d002      	beq.n	80119ba <tu_edpt_validate+0x3e>
 80119b4:	2b02      	cmp	r3, #2
 80119b6:	d018      	beq.n	80119ea <tu_edpt_validate+0x6e>
 80119b8:	e069      	b.n	8011a8e <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 80119ba:	78fb      	ldrb	r3, [r7, #3]
 80119bc:	2b02      	cmp	r3, #2
 80119be:	d102      	bne.n	80119c6 <tu_edpt_validate+0x4a>
 80119c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119c4:	e001      	b.n	80119ca <tu_edpt_validate+0x4e>
 80119c6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80119ca:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 80119cc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80119ce:	8a7b      	ldrh	r3, [r7, #18]
 80119d0:	429a      	cmp	r2, r3
 80119d2:	d95e      	bls.n	8011a92 <tu_edpt_validate+0x116>
 80119d4:	4b35      	ldr	r3, [pc, #212]	@ (8011aac <tu_edpt_validate+0x130>)
 80119d6:	60fb      	str	r3, [r7, #12]
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	f003 0301 	and.w	r3, r3, #1
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d000      	beq.n	80119e6 <tu_edpt_validate+0x6a>
 80119e4:	be00      	bkpt	0x0000
 80119e6:	2300      	movs	r3, #0
 80119e8:	e059      	b.n	8011a9e <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 80119ea:	78fb      	ldrb	r3, [r7, #3]
 80119ec:	2b02      	cmp	r3, #2
 80119ee:	d10e      	bne.n	8011a0e <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80119f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80119f6:	d04e      	beq.n	8011a96 <tu_edpt_validate+0x11a>
 80119f8:	4b2c      	ldr	r3, [pc, #176]	@ (8011aac <tu_edpt_validate+0x130>)
 80119fa:	617b      	str	r3, [r7, #20]
 80119fc:	697b      	ldr	r3, [r7, #20]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	f003 0301 	and.w	r3, r3, #1
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d000      	beq.n	8011a0a <tu_edpt_validate+0x8e>
 8011a08:	be00      	bkpt	0x0000
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	e047      	b.n	8011a9e <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 8011a0e:	78bb      	ldrb	r3, [r7, #2]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d00e      	beq.n	8011a32 <tu_edpt_validate+0xb6>
 8011a14:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a1a:	d10a      	bne.n	8011a32 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8011a20:	69fb      	ldr	r3, [r7, #28]
 8011a22:	2200      	movs	r2, #0
 8011a24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011a28:	711a      	strb	r2, [r3, #4]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8011a2e:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8011a30:	e031      	b.n	8011a96 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8011a32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a34:	2b08      	cmp	r3, #8
 8011a36:	d02e      	beq.n	8011a96 <tu_edpt_validate+0x11a>
 8011a38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a3a:	2b10      	cmp	r3, #16
 8011a3c:	d02b      	beq.n	8011a96 <tu_edpt_validate+0x11a>
 8011a3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a40:	2b20      	cmp	r3, #32
 8011a42:	d028      	beq.n	8011a96 <tu_edpt_validate+0x11a>
 8011a44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011a46:	2b40      	cmp	r3, #64	@ 0x40
 8011a48:	d025      	beq.n	8011a96 <tu_edpt_validate+0x11a>
 8011a4a:	4b18      	ldr	r3, [pc, #96]	@ (8011aac <tu_edpt_validate+0x130>)
 8011a4c:	61bb      	str	r3, [r7, #24]
 8011a4e:	69bb      	ldr	r3, [r7, #24]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	f003 0301 	and.w	r3, r3, #1
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d000      	beq.n	8011a5c <tu_edpt_validate+0xe0>
 8011a5a:	be00      	bkpt	0x0000
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	e01e      	b.n	8011a9e <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8011a60:	78fb      	ldrb	r3, [r7, #3]
 8011a62:	2b02      	cmp	r3, #2
 8011a64:	d102      	bne.n	8011a6c <tu_edpt_validate+0xf0>
 8011a66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a6a:	e000      	b.n	8011a6e <tu_edpt_validate+0xf2>
 8011a6c:	2340      	movs	r3, #64	@ 0x40
 8011a6e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8011a70:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011a72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a74:	429a      	cmp	r2, r3
 8011a76:	d910      	bls.n	8011a9a <tu_edpt_validate+0x11e>
 8011a78:	4b0c      	ldr	r3, [pc, #48]	@ (8011aac <tu_edpt_validate+0x130>)
 8011a7a:	623b      	str	r3, [r7, #32]
 8011a7c:	6a3b      	ldr	r3, [r7, #32]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	f003 0301 	and.w	r3, r3, #1
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d000      	beq.n	8011a8a <tu_edpt_validate+0x10e>
 8011a88:	be00      	bkpt	0x0000
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	e007      	b.n	8011a9e <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8011a8e:	2300      	movs	r3, #0
 8011a90:	e005      	b.n	8011a9e <tu_edpt_validate+0x122>
      break;
 8011a92:	bf00      	nop
 8011a94:	e002      	b.n	8011a9c <tu_edpt_validate+0x120>
      break;
 8011a96:	bf00      	nop
 8011a98:	e000      	b.n	8011a9c <tu_edpt_validate+0x120>
      break;
 8011a9a:	bf00      	nop
  }

  return true;
 8011a9c:	2301      	movs	r3, #1
}
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	372c      	adds	r7, #44	@ 0x2c
 8011aa2:	46bd      	mov	sp, r7
 8011aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa8:	4770      	bx	lr
 8011aaa:	bf00      	nop
 8011aac:	e000edf0 	.word	0xe000edf0

08011ab0 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 8011ab0:	b480      	push	{r7}
 8011ab2:	b08d      	sub	sp, #52	@ 0x34
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	60f8      	str	r0, [r7, #12]
 8011ab8:	60b9      	str	r1, [r7, #8]
 8011aba:	4611      	mov	r1, r2
 8011abc:	461a      	mov	r2, r3
 8011abe:	460b      	mov	r3, r1
 8011ac0:	80fb      	strh	r3, [r7, #6]
 8011ac2:	4613      	mov	r3, r2
 8011ac4:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8011ac6:	68bb      	ldr	r3, [r7, #8]
 8011ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8011aca:	88fb      	ldrh	r3, [r7, #6]
 8011acc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ace:	4413      	add	r3, r2
 8011ad0:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 8011ad2:	e027      	b.n	8011b24 <tu_edpt_bind_driver+0x74>
 8011ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ad6:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8011ad8:	6a3b      	ldr	r3, [r7, #32]
 8011ada:	3301      	adds	r3, #1
 8011adc:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8011ade:	2b05      	cmp	r3, #5
 8011ae0:	d116      	bne.n	8011b10 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8011ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae4:	789b      	ldrb	r3, [r3, #2]
 8011ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011aea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011aee:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8011af0:	7fbb      	ldrb	r3, [r7, #30]
 8011af2:	f003 030f 	and.w	r3, r3, #15
 8011af6:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011af8:	005b      	lsls	r3, r3, #1
 8011afa:	68fa      	ldr	r2, [r7, #12]
 8011afc:	4413      	add	r3, r2
 8011afe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011b02:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011b04:	7ffa      	ldrb	r2, [r7, #31]
 8011b06:	09d2      	lsrs	r2, r2, #7
 8011b08:	b2d2      	uxtb	r2, r2
 8011b0a:	4611      	mov	r1, r2
 8011b0c:	797a      	ldrb	r2, [r7, #5]
 8011b0e:	545a      	strb	r2, [r3, r1]
 8011b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b12:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8011b14:	69bb      	ldr	r3, [r7, #24]
 8011b16:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011b18:	697b      	ldr	r3, [r7, #20]
 8011b1a:	781b      	ldrb	r3, [r3, #0]
 8011b1c:	461a      	mov	r2, r3
 8011b1e:	697b      	ldr	r3, [r7, #20]
 8011b20:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 8011b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 8011b24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d3d3      	bcc.n	8011ad4 <tu_edpt_bind_driver+0x24>
  }
}
 8011b2c:	bf00      	nop
 8011b2e:	bf00      	nop
 8011b30:	3734      	adds	r7, #52	@ 0x34
 8011b32:	46bd      	mov	sp, r7
 8011b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b38:	4770      	bx	lr

08011b3a <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 8011b3a:	b580      	push	{r7, lr}
 8011b3c:	b084      	sub	sp, #16
 8011b3e:	af02      	add	r7, sp, #8
 8011b40:	6078      	str	r0, [r7, #4]
 8011b42:	4608      	mov	r0, r1
 8011b44:	4611      	mov	r1, r2
 8011b46:	461a      	mov	r2, r3
 8011b48:	4603      	mov	r3, r0
 8011b4a:	70fb      	strb	r3, [r7, #3]
 8011b4c:	460b      	mov	r3, r1
 8011b4e:	70bb      	strb	r3, [r7, #2]
 8011b50:	4613      	mov	r3, r2
 8011b52:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 8011b54:	687a      	ldr	r2, [r7, #4]
 8011b56:	7813      	ldrb	r3, [r2, #0]
 8011b58:	78f9      	ldrb	r1, [r7, #3]
 8011b5a:	f361 0300 	bfi	r3, r1, #0, #1
 8011b5e:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	f103 0008 	add.w	r0, r3, #8
 8011b66:	8aba      	ldrh	r2, [r7, #20]
 8011b68:	787b      	ldrb	r3, [r7, #1]
 8011b6a:	9300      	str	r3, [sp, #0]
 8011b6c:	2301      	movs	r3, #1
 8011b6e:	6939      	ldr	r1, [r7, #16]
 8011b70:	f7fa fdce 	bl	800c710 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	69ba      	ldr	r2, [r7, #24]
 8011b78:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	8bba      	ldrh	r2, [r7, #28]
 8011b7e:	805a      	strh	r2, [r3, #2]

  return true;
 8011b80:	2301      	movs	r3, #1
}
 8011b82:	4618      	mov	r0, r3
 8011b84:	3708      	adds	r7, #8
 8011b86:	46bd      	mov	sp, r7
 8011b88:	bd80      	pop	{r7, pc}

08011b8a <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 8011b8a:	b480      	push	{r7}
 8011b8c:	b083      	sub	sp, #12
 8011b8e:	af00      	add	r7, sp, #0
 8011b90:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 8011b92:	2301      	movs	r3, #1
}
 8011b94:	4618      	mov	r0, r3
 8011b96:	370c      	adds	r7, #12
 8011b98:	46bd      	mov	sp, r7
 8011b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9e:	4770      	bx	lr

08011ba0 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 8011ba0:	b590      	push	{r4, r7, lr}
 8011ba2:	b091      	sub	sp, #68	@ 0x44
 8011ba4:	af02      	add	r7, sp, #8
 8011ba6:	4603      	mov	r3, r0
 8011ba8:	60b9      	str	r1, [r7, #8]
 8011baa:	607a      	str	r2, [r7, #4]
 8011bac:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011bae:	68bb      	ldr	r3, [r7, #8]
 8011bb0:	781b      	ldrb	r3, [r3, #0]
 8011bb2:	f003 0302 	and.w	r3, r3, #2
 8011bb6:	b2db      	uxtb	r3, r3
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d002      	beq.n	8011bc2 <tu_edpt_stream_write_zlp_if_needed+0x22>
 8011bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011bc0:	e000      	b.n	8011bc4 <tu_edpt_stream_write_zlp_if_needed+0x24>
 8011bc2:	2340      	movs	r3, #64	@ 0x40
 8011bc4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 8011bc6:	68bb      	ldr	r3, [r7, #8]
 8011bc8:	3308      	adds	r3, #8
 8011bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 8011bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bce:	891b      	ldrh	r3, [r3, #8]
 8011bd0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 8011bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bd4:	895b      	ldrh	r3, [r3, #10]
 8011bd6:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 8011bd8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011bda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	bf0c      	ite	eq
 8011be0:	2301      	moveq	r3, #1
 8011be2:	2300      	movne	r3, #0
 8011be4:	b2db      	uxtb	r3, r3
 8011be6:	f083 0301 	eor.w	r3, r3, #1
 8011bea:	b2db      	uxtb	r3, r3
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d109      	bne.n	8011c04 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d006      	beq.n	8011c04 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011bf6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011bf8:	3b01      	subs	r3, #1
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	4013      	ands	r3, r2
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d001      	beq.n	8011c08 <tu_edpt_stream_write_zlp_if_needed+0x68>
 8011c04:	2300      	movs	r3, #0
 8011c06:	e05e      	b.n	8011cc6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011c08:	7bfb      	ldrb	r3, [r7, #15]
 8011c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011c0e:	68bb      	ldr	r3, [r7, #8]
 8011c10:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 8011c12:	6a3b      	ldr	r3, [r7, #32]
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	f003 0301 	and.w	r3, r3, #1
 8011c1a:	b2db      	uxtb	r3, r3
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d109      	bne.n	8011c34 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011c20:	6a3b      	ldr	r3, [r7, #32]
 8011c22:	785a      	ldrb	r2, [r3, #1]
 8011c24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c28:	4611      	mov	r1, r2
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f7fd f88e 	bl	800ed4c <usbd_edpt_claim>
 8011c30:	4603      	mov	r3, r0
 8011c32:	e000      	b.n	8011c36 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 8011c34:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 8011c36:	f083 0301 	eor.w	r3, r3, #1
 8011c3a:	b2db      	uxtb	r3, r3
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d001      	beq.n	8011c44 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 8011c40:	2300      	movs	r3, #0
 8011c42:	e040      	b.n	8011cc6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011c44:	7bfb      	ldrb	r3, [r7, #15]
 8011c46:	77fb      	strb	r3, [r7, #31]
 8011c48:	68bb      	ldr	r3, [r7, #8]
 8011c4a:	61bb      	str	r3, [r7, #24]
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 8011c50:	69bb      	ldr	r3, [r7, #24]
 8011c52:	781b      	ldrb	r3, [r3, #0]
 8011c54:	f003 0301 	and.w	r3, r3, #1
 8011c58:	b2db      	uxtb	r3, r3
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d121      	bne.n	8011ca2 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 8011c5e:	69bb      	ldr	r3, [r7, #24]
 8011c60:	685b      	ldr	r3, [r3, #4]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d10c      	bne.n	8011c80 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011c66:	69bb      	ldr	r3, [r7, #24]
 8011c68:	7859      	ldrb	r1, [r3, #1]
 8011c6a:	69bb      	ldr	r3, [r7, #24]
 8011c6c:	f103 0208 	add.w	r2, r3, #8
 8011c70:	8afb      	ldrh	r3, [r7, #22]
 8011c72:	7ff8      	ldrb	r0, [r7, #31]
 8011c74:	2400      	movs	r4, #0
 8011c76:	9400      	str	r4, [sp, #0]
 8011c78:	f7fd f932 	bl	800eee0 <usbd_edpt_xfer_fifo>
 8011c7c:	4603      	mov	r3, r0
 8011c7e:	e011      	b.n	8011ca4 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011c80:	69bb      	ldr	r3, [r7, #24]
 8011c82:	7859      	ldrb	r1, [r3, #1]
 8011c84:	8afb      	ldrh	r3, [r7, #22]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d002      	beq.n	8011c90 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 8011c8a:	69bb      	ldr	r3, [r7, #24]
 8011c8c:	685a      	ldr	r2, [r3, #4]
 8011c8e:	e000      	b.n	8011c92 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 8011c90:	2200      	movs	r2, #0
 8011c92:	8afb      	ldrh	r3, [r7, #22]
 8011c94:	7ff8      	ldrb	r0, [r7, #31]
 8011c96:	2400      	movs	r4, #0
 8011c98:	9400      	str	r4, [sp, #0]
 8011c9a:	f7fd f8a7 	bl	800edec <usbd_edpt_xfer>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	e000      	b.n	8011ca4 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 8011ca2:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 8011ca4:	f083 0301 	eor.w	r3, r3, #1
 8011ca8:	b2db      	uxtb	r3, r3
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d00a      	beq.n	8011cc4 <tu_edpt_stream_write_zlp_if_needed+0x124>
 8011cae:	4b08      	ldr	r3, [pc, #32]	@ (8011cd0 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 8011cb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8011cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	f003 0301 	and.w	r3, r3, #1
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d000      	beq.n	8011cc0 <tu_edpt_stream_write_zlp_if_needed+0x120>
 8011cbe:	be00      	bkpt	0x0000
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	e000      	b.n	8011cc6 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 8011cc4:	2301      	movs	r3, #1
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	373c      	adds	r7, #60	@ 0x3c
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	bd90      	pop	{r4, r7, pc}
 8011cce:	bf00      	nop
 8011cd0:	e000edf0 	.word	0xe000edf0

08011cd4 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011cd4:	b590      	push	{r4, r7, lr}
 8011cd6:	b093      	sub	sp, #76	@ 0x4c
 8011cd8:	af02      	add	r7, sp, #8
 8011cda:	4603      	mov	r3, r0
 8011cdc:	6039      	str	r1, [r7, #0]
 8011cde:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	3308      	adds	r3, #8
 8011ce4:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ce8:	8899      	ldrh	r1, [r3, #4]
 8011cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cec:	891b      	ldrh	r3, [r3, #8]
 8011cee:	b29a      	uxth	r2, r3
 8011cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf2:	895b      	ldrh	r3, [r3, #10]
 8011cf4:	b29b      	uxth	r3, r3
 8011cf6:	8679      	strh	r1, [r7, #50]	@ 0x32
 8011cf8:	863a      	strh	r2, [r7, #48]	@ 0x30
 8011cfa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 8011cfc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011cfe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011d00:	429a      	cmp	r2, r3
 8011d02:	d304      	bcc.n	8011d0e <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 8011d04:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011d06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011d08:	1ad3      	subs	r3, r2, r3
 8011d0a:	b29b      	uxth	r3, r3
 8011d0c:	e008      	b.n	8011d20 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011d0e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011d10:	005b      	lsls	r3, r3, #1
 8011d12:	b29a      	uxth	r2, r3
 8011d14:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8011d16:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011d18:	1acb      	subs	r3, r1, r3
 8011d1a:	b29b      	uxth	r3, r3
 8011d1c:	4413      	add	r3, r2
 8011d1e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011d20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d22:	8892      	ldrh	r2, [r2, #4]
 8011d24:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011d26:	4613      	mov	r3, r2
 8011d28:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011d2a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8011d2c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011d2e:	4293      	cmp	r3, r2
 8011d30:	bf28      	it	cs
 8011d32:	4613      	movcs	r3, r2
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 8011d38:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d101      	bne.n	8011d42 <tu_edpt_stream_write_xfer+0x6e>
 8011d3e:	2300      	movs	r3, #0
 8011d40:	e091      	b.n	8011e66 <tu_edpt_stream_write_xfer+0x192>
 8011d42:	79fb      	ldrb	r3, [r7, #7]
 8011d44:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8011d48:	683b      	ldr	r3, [r7, #0]
 8011d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 8011d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d4e:	781b      	ldrb	r3, [r3, #0]
 8011d50:	f003 0301 	and.w	r3, r3, #1
 8011d54:	b2db      	uxtb	r3, r3
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d109      	bne.n	8011d6e <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d5c:	785a      	ldrb	r2, [r3, #1]
 8011d5e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8011d62:	4611      	mov	r1, r2
 8011d64:	4618      	mov	r0, r3
 8011d66:	f7fc fff1 	bl	800ed4c <usbd_edpt_claim>
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	e000      	b.n	8011d70 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 8011d6e:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 8011d70:	f083 0301 	eor.w	r3, r3, #1
 8011d74:	b2db      	uxtb	r3, r3
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d001      	beq.n	8011d7e <tu_edpt_stream_write_xfer+0xaa>
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	e073      	b.n	8011e66 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 8011d7e:	683b      	ldr	r3, [r7, #0]
 8011d80:	685b      	ldr	r3, [r3, #4]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d102      	bne.n	8011d8c <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 8011d86:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011d88:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8011d8a:	e012      	b.n	8011db2 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 8011d8c:	683b      	ldr	r3, [r7, #0]
 8011d8e:	f103 0208 	add.w	r2, r3, #8
 8011d92:	683b      	ldr	r3, [r7, #0]
 8011d94:	685b      	ldr	r3, [r3, #4]
 8011d96:	6839      	ldr	r1, [r7, #0]
 8011d98:	8849      	ldrh	r1, [r1, #2]
 8011d9a:	623a      	str	r2, [r7, #32]
 8011d9c:	61fb      	str	r3, [r7, #28]
 8011d9e:	460b      	mov	r3, r1
 8011da0:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8011da2:	8b7a      	ldrh	r2, [r7, #26]
 8011da4:	2300      	movs	r3, #0
 8011da6:	69f9      	ldr	r1, [r7, #28]
 8011da8:	6a38      	ldr	r0, [r7, #32]
 8011daa:	f7fa ffed 	bl	800cd88 <tu_fifo_read_n_access_mode>
 8011dae:	4603      	mov	r3, r0
 8011db0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 8011db2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d041      	beq.n	8011e3c <tu_edpt_stream_write_xfer+0x168>
 8011db8:	79fb      	ldrb	r3, [r7, #7]
 8011dba:	767b      	strb	r3, [r7, #25]
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	617b      	str	r3, [r7, #20]
 8011dc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011dc2:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	781b      	ldrb	r3, [r3, #0]
 8011dc8:	f003 0301 	and.w	r3, r3, #1
 8011dcc:	b2db      	uxtb	r3, r3
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d121      	bne.n	8011e16 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	685b      	ldr	r3, [r3, #4]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d10c      	bne.n	8011df4 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	7859      	ldrb	r1, [r3, #1]
 8011dde:	697b      	ldr	r3, [r7, #20]
 8011de0:	f103 0208 	add.w	r2, r3, #8
 8011de4:	8a7b      	ldrh	r3, [r7, #18]
 8011de6:	7e78      	ldrb	r0, [r7, #25]
 8011de8:	2400      	movs	r4, #0
 8011dea:	9400      	str	r4, [sp, #0]
 8011dec:	f7fd f878 	bl	800eee0 <usbd_edpt_xfer_fifo>
 8011df0:	4603      	mov	r3, r0
 8011df2:	e011      	b.n	8011e18 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011df4:	697b      	ldr	r3, [r7, #20]
 8011df6:	7859      	ldrb	r1, [r3, #1]
 8011df8:	8a7b      	ldrh	r3, [r7, #18]
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d002      	beq.n	8011e04 <tu_edpt_stream_write_xfer+0x130>
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	685a      	ldr	r2, [r3, #4]
 8011e02:	e000      	b.n	8011e06 <tu_edpt_stream_write_xfer+0x132>
 8011e04:	2200      	movs	r2, #0
 8011e06:	8a7b      	ldrh	r3, [r7, #18]
 8011e08:	7e78      	ldrb	r0, [r7, #25]
 8011e0a:	2400      	movs	r4, #0
 8011e0c:	9400      	str	r4, [sp, #0]
 8011e0e:	f7fc ffed 	bl	800edec <usbd_edpt_xfer>
 8011e12:	4603      	mov	r3, r0
 8011e14:	e000      	b.n	8011e18 <tu_edpt_stream_write_xfer+0x144>
  return false;
 8011e16:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8011e18:	f083 0301 	eor.w	r3, r3, #1
 8011e1c:	b2db      	uxtb	r3, r3
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d00a      	beq.n	8011e38 <tu_edpt_stream_write_xfer+0x164>
 8011e22:	4b13      	ldr	r3, [pc, #76]	@ (8011e70 <tu_edpt_stream_write_xfer+0x19c>)
 8011e24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	f003 0301 	and.w	r3, r3, #1
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d000      	beq.n	8011e34 <tu_edpt_stream_write_xfer+0x160>
 8011e32:	be00      	bkpt	0x0000
 8011e34:	2300      	movs	r3, #0
 8011e36:	e016      	b.n	8011e66 <tu_edpt_stream_write_xfer+0x192>
    return count;
 8011e38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011e3a:	e014      	b.n	8011e66 <tu_edpt_stream_write_xfer+0x192>
 8011e3c:	79fb      	ldrb	r3, [r7, #7]
 8011e3e:	747b      	strb	r3, [r7, #17]
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	781b      	ldrb	r3, [r3, #0]
 8011e48:	f003 0301 	and.w	r3, r3, #1
 8011e4c:	b2db      	uxtb	r3, r3
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d107      	bne.n	8011e62 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	785a      	ldrb	r2, [r3, #1]
 8011e56:	7c7b      	ldrb	r3, [r7, #17]
 8011e58:	4611      	mov	r1, r2
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	f7fc ff9e 	bl	800ed9c <usbd_edpt_release>
 8011e60:	e000      	b.n	8011e64 <tu_edpt_stream_write_xfer+0x190>
  return false;
 8011e62:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 8011e64:	2300      	movs	r3, #0
  }
}
 8011e66:	4618      	mov	r0, r3
 8011e68:	3744      	adds	r7, #68	@ 0x44
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	bd90      	pop	{r4, r7, pc}
 8011e6e:	bf00      	nop
 8011e70:	e000edf0 	.word	0xe000edf0

08011e74 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 8011e74:	b590      	push	{r4, r7, lr}
 8011e76:	b09b      	sub	sp, #108	@ 0x6c
 8011e78:	af02      	add	r7, sp, #8
 8011e7a:	60b9      	str	r1, [r7, #8]
 8011e7c:	607a      	str	r2, [r7, #4]
 8011e7e:	603b      	str	r3, [r7, #0]
 8011e80:	4603      	mov	r3, r0
 8011e82:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 8011e84:	683b      	ldr	r3, [r7, #0]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d101      	bne.n	8011e8e <tu_edpt_stream_write+0x1a>
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	e0e3      	b.n	8012056 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	3308      	adds	r3, #8
 8011e92:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 8011e94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e96:	889b      	ldrh	r3, [r3, #4]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d17e      	bne.n	8011f9a <tu_edpt_stream_write+0x126>
 8011e9c:	7bfb      	ldrb	r3, [r7, #15]
 8011e9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8011ea2:	68bb      	ldr	r3, [r7, #8]
 8011ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 8011ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ea8:	781b      	ldrb	r3, [r3, #0]
 8011eaa:	f003 0301 	and.w	r3, r3, #1
 8011eae:	b2db      	uxtb	r3, r3
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d109      	bne.n	8011ec8 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011eb6:	785a      	ldrb	r2, [r3, #1]
 8011eb8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011ebc:	4611      	mov	r1, r2
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f7fc ff44 	bl	800ed4c <usbd_edpt_claim>
 8011ec4:	4603      	mov	r3, r0
 8011ec6:	e000      	b.n	8011eca <tu_edpt_stream_write+0x56>
  return false;
 8011ec8:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 8011eca:	f083 0301 	eor.w	r3, r3, #1
 8011ece:	b2db      	uxtb	r3, r3
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d001      	beq.n	8011ed8 <tu_edpt_stream_write+0x64>
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	e0be      	b.n	8012056 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 8011ed8:	68bb      	ldr	r3, [r7, #8]
 8011eda:	685b      	ldr	r3, [r3, #4]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d013      	beq.n	8011f08 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 8011ee0:	68bb      	ldr	r3, [r7, #8]
 8011ee2:	885b      	ldrh	r3, [r3, #2]
 8011ee4:	461a      	mov	r2, r3
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8011eea:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8011eec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	bf28      	it	cs
 8011ef4:	4613      	movcs	r3, r2
 8011ef6:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011efe:	6879      	ldr	r1, [r7, #4]
 8011f00:	4618      	mov	r0, r3
 8011f02:	f000 fd6e 	bl	80129e2 <memcpy>
 8011f06:	e001      	b.n	8011f0c <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 8011f08:	683b      	ldr	r3, [r7, #0]
 8011f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011f0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011f0e:	b29a      	uxth	r2, r3
 8011f10:	7bfb      	ldrb	r3, [r7, #15]
 8011f12:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011f16:	68bb      	ldr	r3, [r7, #8]
 8011f18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011f1a:	4613      	mov	r3, r2
 8011f1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 8011f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f20:	781b      	ldrb	r3, [r3, #0]
 8011f22:	f003 0301 	and.w	r3, r3, #1
 8011f26:	b2db      	uxtb	r3, r3
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d123      	bne.n	8011f74 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 8011f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f2e:	685b      	ldr	r3, [r3, #4]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d10d      	bne.n	8011f50 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f36:	7859      	ldrb	r1, [r3, #1]
 8011f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f3a:	f103 0208 	add.w	r2, r3, #8
 8011f3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f40:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011f44:	2400      	movs	r4, #0
 8011f46:	9400      	str	r4, [sp, #0]
 8011f48:	f7fc ffca 	bl	800eee0 <usbd_edpt_xfer_fifo>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	e012      	b.n	8011f76 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f52:	7859      	ldrb	r1, [r3, #1]
 8011f54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d002      	beq.n	8011f60 <tu_edpt_stream_write+0xec>
 8011f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f5c:	685a      	ldr	r2, [r3, #4]
 8011f5e:	e000      	b.n	8011f62 <tu_edpt_stream_write+0xee>
 8011f60:	2200      	movs	r2, #0
 8011f62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011f64:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011f68:	2400      	movs	r4, #0
 8011f6a:	9400      	str	r4, [sp, #0]
 8011f6c:	f7fc ff3e 	bl	800edec <usbd_edpt_xfer>
 8011f70:	4603      	mov	r3, r0
 8011f72:	e000      	b.n	8011f76 <tu_edpt_stream_write+0x102>
  return false;
 8011f74:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011f76:	f083 0301 	eor.w	r3, r3, #1
 8011f7a:	b2db      	uxtb	r3, r3
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d00a      	beq.n	8011f96 <tu_edpt_stream_write+0x122>
 8011f80:	4b37      	ldr	r3, [pc, #220]	@ (8012060 <tu_edpt_stream_write+0x1ec>)
 8011f82:	657b      	str	r3, [r7, #84]	@ 0x54
 8011f84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	f003 0301 	and.w	r3, r3, #1
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d000      	beq.n	8011f92 <tu_edpt_stream_write+0x11e>
 8011f90:	be00      	bkpt	0x0000
 8011f92:	2300      	movs	r3, #0
 8011f94:	e05f      	b.n	8012056 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 8011f96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011f98:	e05d      	b.n	8012056 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 8011f9a:	68bb      	ldr	r3, [r7, #8]
 8011f9c:	3308      	adds	r3, #8
 8011f9e:	683a      	ldr	r2, [r7, #0]
 8011fa0:	b292      	uxth	r2, r2
 8011fa2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011fa8:	4613      	mov	r3, r2
 8011faa:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8011fac:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011fae:	2300      	movs	r3, #0
 8011fb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011fb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fb4:	f7fa ff2c 	bl	800ce10 <tu_fifo_write_n_access_mode>
 8011fb8:	4603      	mov	r3, r0
 8011fba:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	f003 0302 	and.w	r3, r3, #2
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d002      	beq.n	8011fd2 <tu_edpt_stream_write+0x15e>
 8011fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011fd0:	e000      	b.n	8011fd4 <tu_edpt_stream_write+0x160>
 8011fd2:	2340      	movs	r3, #64	@ 0x40
 8011fd4:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	3308      	adds	r3, #8
 8011fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe0:	8899      	ldrh	r1, [r3, #4]
 8011fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe4:	891b      	ldrh	r3, [r3, #8]
 8011fe6:	b29a      	uxth	r2, r3
 8011fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fea:	895b      	ldrh	r3, [r3, #10]
 8011fec:	b29b      	uxth	r3, r3
 8011fee:	8479      	strh	r1, [r7, #34]	@ 0x22
 8011ff0:	843a      	strh	r2, [r7, #32]
 8011ff2:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8011ff4:	8c3a      	ldrh	r2, [r7, #32]
 8011ff6:	8bfb      	ldrh	r3, [r7, #30]
 8011ff8:	429a      	cmp	r2, r3
 8011ffa:	d304      	bcc.n	8012006 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 8011ffc:	8c3a      	ldrh	r2, [r7, #32]
 8011ffe:	8bfb      	ldrh	r3, [r7, #30]
 8012000:	1ad3      	subs	r3, r2, r3
 8012002:	b29b      	uxth	r3, r3
 8012004:	e008      	b.n	8012018 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8012006:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012008:	005b      	lsls	r3, r3, #1
 801200a:	b29a      	uxth	r2, r3
 801200c:	8c39      	ldrh	r1, [r7, #32]
 801200e:	8bfb      	ldrh	r3, [r7, #30]
 8012010:	1acb      	subs	r3, r1, r3
 8012012:	b29b      	uxth	r3, r3
 8012014:	4413      	add	r3, r2
 8012016:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8012018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801201a:	8892      	ldrh	r2, [r2, #4]
 801201c:	83bb      	strh	r3, [r7, #28]
 801201e:	4613      	mov	r3, r2
 8012020:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8012022:	8bba      	ldrh	r2, [r7, #28]
 8012024:	8b7b      	ldrh	r3, [r7, #26]
 8012026:	4293      	cmp	r3, r2
 8012028:	bf28      	it	cs
 801202a:	4613      	movcs	r3, r2
 801202c:	b29b      	uxth	r3, r3
 801202e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8012032:	429a      	cmp	r2, r3
 8012034:	d908      	bls.n	8012048 <tu_edpt_stream_write+0x1d4>
 8012036:	68bb      	ldr	r3, [r7, #8]
 8012038:	3308      	adds	r3, #8
 801203a:	617b      	str	r3, [r7, #20]
  return f->depth;
 801203c:	697b      	ldr	r3, [r7, #20]
 801203e:	889b      	ldrh	r3, [r3, #4]
 8012040:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8012044:	429a      	cmp	r2, r3
 8012046:	d904      	bls.n	8012052 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 8012048:	7bfb      	ldrb	r3, [r7, #15]
 801204a:	68b9      	ldr	r1, [r7, #8]
 801204c:	4618      	mov	r0, r3
 801204e:	f7ff fe41 	bl	8011cd4 <tu_edpt_stream_write_xfer>
    }
    return ret;
 8012052:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 8012056:	4618      	mov	r0, r3
 8012058:	3764      	adds	r7, #100	@ 0x64
 801205a:	46bd      	mov	sp, r7
 801205c:	bd90      	pop	{r4, r7, pc}
 801205e:	bf00      	nop
 8012060:	e000edf0 	.word	0xe000edf0

08012064 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 8012064:	b580      	push	{r7, lr}
 8012066:	b08a      	sub	sp, #40	@ 0x28
 8012068:	af00      	add	r7, sp, #0
 801206a:	4603      	mov	r3, r0
 801206c:	6039      	str	r1, [r7, #0]
 801206e:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 8012070:	683b      	ldr	r3, [r7, #0]
 8012072:	3308      	adds	r3, #8
 8012074:	623b      	str	r3, [r7, #32]
 8012076:	6a3b      	ldr	r3, [r7, #32]
 8012078:	889b      	ldrh	r3, [r3, #4]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d031      	beq.n	80120e2 <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 801207e:	683b      	ldr	r3, [r7, #0]
 8012080:	3308      	adds	r3, #8
 8012082:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8012084:	69fb      	ldr	r3, [r7, #28]
 8012086:	8899      	ldrh	r1, [r3, #4]
 8012088:	69fb      	ldr	r3, [r7, #28]
 801208a:	891b      	ldrh	r3, [r3, #8]
 801208c:	b29a      	uxth	r2, r3
 801208e:	69fb      	ldr	r3, [r7, #28]
 8012090:	895b      	ldrh	r3, [r3, #10]
 8012092:	b29b      	uxth	r3, r3
 8012094:	8379      	strh	r1, [r7, #26]
 8012096:	833a      	strh	r2, [r7, #24]
 8012098:	82fb      	strh	r3, [r7, #22]
 801209a:	8b7b      	ldrh	r3, [r7, #26]
 801209c:	82bb      	strh	r3, [r7, #20]
 801209e:	8b3b      	ldrh	r3, [r7, #24]
 80120a0:	827b      	strh	r3, [r7, #18]
 80120a2:	8afb      	ldrh	r3, [r7, #22]
 80120a4:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 80120a6:	8a7a      	ldrh	r2, [r7, #18]
 80120a8:	8a3b      	ldrh	r3, [r7, #16]
 80120aa:	429a      	cmp	r2, r3
 80120ac:	d304      	bcc.n	80120b8 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80120ae:	8a7a      	ldrh	r2, [r7, #18]
 80120b0:	8a3b      	ldrh	r3, [r7, #16]
 80120b2:	1ad3      	subs	r3, r2, r3
 80120b4:	b29b      	uxth	r3, r3
 80120b6:	e008      	b.n	80120ca <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80120b8:	8abb      	ldrh	r3, [r7, #20]
 80120ba:	005b      	lsls	r3, r3, #1
 80120bc:	b29a      	uxth	r2, r3
 80120be:	8a79      	ldrh	r1, [r7, #18]
 80120c0:	8a3b      	ldrh	r3, [r7, #16]
 80120c2:	1acb      	subs	r3, r1, r3
 80120c4:	b29b      	uxth	r3, r3
 80120c6:	4413      	add	r3, r2
 80120c8:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 80120ca:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 80120cc:	8b7a      	ldrh	r2, [r7, #26]
 80120ce:	89fb      	ldrh	r3, [r7, #14]
 80120d0:	429a      	cmp	r2, r3
 80120d2:	d904      	bls.n	80120de <tu_edpt_stream_write_available+0x7a>
 80120d4:	8b7a      	ldrh	r2, [r7, #26]
 80120d6:	89fb      	ldrh	r3, [r7, #14]
 80120d8:	1ad3      	subs	r3, r2, r3
 80120da:	b29b      	uxth	r3, r3
 80120dc:	e01d      	b.n	801211a <tu_edpt_stream_write_available+0xb6>
 80120de:	2300      	movs	r3, #0
 80120e0:	e01b      	b.n	801211a <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 80120e2:	2301      	movs	r3, #1
 80120e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 80120e8:	683b      	ldr	r3, [r7, #0]
 80120ea:	781b      	ldrb	r3, [r3, #0]
 80120ec:	f003 0301 	and.w	r3, r3, #1
 80120f0:	b2db      	uxtb	r3, r3
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d109      	bne.n	801210a <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	785a      	ldrb	r2, [r3, #1]
 80120fa:	79fb      	ldrb	r3, [r7, #7]
 80120fc:	4611      	mov	r1, r2
 80120fe:	4618      	mov	r0, r3
 8012100:	f7fc ff68 	bl	800efd4 <usbd_edpt_busy>
 8012104:	4603      	mov	r3, r0
 8012106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 801210a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801210e:	2b00      	cmp	r3, #0
 8012110:	d001      	beq.n	8012116 <tu_edpt_stream_write_available+0xb2>
 8012112:	2300      	movs	r3, #0
 8012114:	e001      	b.n	801211a <tu_edpt_stream_write_available+0xb6>
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	885b      	ldrh	r3, [r3, #2]
  }
}
 801211a:	4618      	mov	r0, r3
 801211c:	3728      	adds	r7, #40	@ 0x28
 801211e:	46bd      	mov	sp, r7
 8012120:	bd80      	pop	{r7, pc}
	...

08012124 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8012124:	b590      	push	{r4, r7, lr}
 8012126:	b09f      	sub	sp, #124	@ 0x7c
 8012128:	af02      	add	r7, sp, #8
 801212a:	4603      	mov	r3, r0
 801212c:	6039      	str	r1, [r7, #0]
 801212e:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 8012130:	683b      	ldr	r3, [r7, #0]
 8012132:	3308      	adds	r3, #8
 8012134:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 8012136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012138:	889b      	ldrh	r3, [r3, #4]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d16f      	bne.n	801221e <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 801213e:	683b      	ldr	r3, [r7, #0]
 8012140:	685b      	ldr	r3, [r3, #4]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d101      	bne.n	801214a <tu_edpt_stream_read_xfer+0x26>
 8012146:	2300      	movs	r3, #0
 8012148:	e181      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
 801214a:	79fb      	ldrb	r3, [r7, #7]
 801214c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8012150:	683b      	ldr	r3, [r7, #0]
 8012152:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 8012154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012156:	781b      	ldrb	r3, [r3, #0]
 8012158:	f003 0301 	and.w	r3, r3, #1
 801215c:	b2db      	uxtb	r3, r3
 801215e:	2b00      	cmp	r3, #0
 8012160:	d109      	bne.n	8012176 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8012162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012164:	785a      	ldrb	r2, [r3, #1]
 8012166:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 801216a:	4611      	mov	r1, r2
 801216c:	4618      	mov	r0, r3
 801216e:	f7fc fded 	bl	800ed4c <usbd_edpt_claim>
 8012172:	4603      	mov	r3, r0
 8012174:	e000      	b.n	8012178 <tu_edpt_stream_read_xfer+0x54>
  return false;
 8012176:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 8012178:	f083 0301 	eor.w	r3, r3, #1
 801217c:	b2db      	uxtb	r3, r3
 801217e:	2b00      	cmp	r3, #0
 8012180:	d001      	beq.n	8012186 <tu_edpt_stream_read_xfer+0x62>
 8012182:	2300      	movs	r3, #0
 8012184:	e163      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8012186:	683b      	ldr	r3, [r7, #0]
 8012188:	885a      	ldrh	r2, [r3, #2]
 801218a:	79fb      	ldrb	r3, [r7, #7]
 801218c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012194:	4613      	mov	r3, r2
 8012196:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 801219a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801219c:	781b      	ldrb	r3, [r3, #0]
 801219e:	f003 0301 	and.w	r3, r3, #1
 80121a2:	b2db      	uxtb	r3, r3
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d126      	bne.n	80121f6 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 80121a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d10e      	bne.n	80121ce <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80121b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121b2:	7859      	ldrb	r1, [r3, #1]
 80121b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121b6:	f103 0208 	add.w	r2, r3, #8
 80121ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80121be:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 80121c2:	2400      	movs	r4, #0
 80121c4:	9400      	str	r4, [sp, #0]
 80121c6:	f7fc fe8b 	bl	800eee0 <usbd_edpt_xfer_fifo>
 80121ca:	4603      	mov	r3, r0
 80121cc:	e014      	b.n	80121f8 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80121ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121d0:	7859      	ldrb	r1, [r3, #1]
 80121d2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d002      	beq.n	80121e0 <tu_edpt_stream_read_xfer+0xbc>
 80121da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121dc:	685a      	ldr	r2, [r3, #4]
 80121de:	e000      	b.n	80121e2 <tu_edpt_stream_read_xfer+0xbe>
 80121e0:	2200      	movs	r2, #0
 80121e2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80121e6:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 80121ea:	2400      	movs	r4, #0
 80121ec:	9400      	str	r4, [sp, #0]
 80121ee:	f7fc fdfd 	bl	800edec <usbd_edpt_xfer>
 80121f2:	4603      	mov	r3, r0
 80121f4:	e000      	b.n	80121f8 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 80121f6:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 80121f8:	f083 0301 	eor.w	r3, r3, #1
 80121fc:	b2db      	uxtb	r3, r3
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d00a      	beq.n	8012218 <tu_edpt_stream_read_xfer+0xf4>
 8012202:	4b95      	ldr	r3, [pc, #596]	@ (8012458 <tu_edpt_stream_read_xfer+0x334>)
 8012204:	663b      	str	r3, [r7, #96]	@ 0x60
 8012206:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	f003 0301 	and.w	r3, r3, #1
 801220e:	2b00      	cmp	r3, #0
 8012210:	d000      	beq.n	8012214 <tu_edpt_stream_read_xfer+0xf0>
 8012212:	be00      	bkpt	0x0000
 8012214:	2300      	movs	r3, #0
 8012216:	e11a      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 8012218:	683b      	ldr	r3, [r7, #0]
 801221a:	885b      	ldrh	r3, [r3, #2]
 801221c:	e117      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	781b      	ldrb	r3, [r3, #0]
 8012222:	f003 0302 	and.w	r3, r3, #2
 8012226:	b2db      	uxtb	r3, r3
 8012228:	2b00      	cmp	r3, #0
 801222a:	d002      	beq.n	8012232 <tu_edpt_stream_read_xfer+0x10e>
 801222c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012230:	e000      	b.n	8012234 <tu_edpt_stream_read_xfer+0x110>
 8012232:	2340      	movs	r3, #64	@ 0x40
 8012234:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	3308      	adds	r3, #8
 801223c:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 801223e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012240:	8899      	ldrh	r1, [r3, #4]
 8012242:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012244:	891b      	ldrh	r3, [r3, #8]
 8012246:	b29a      	uxth	r2, r3
 8012248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801224a:	895b      	ldrh	r3, [r3, #10]
 801224c:	b29b      	uxth	r3, r3
 801224e:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 8012252:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 8012256:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8012258:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801225c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801225e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012262:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8012264:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012266:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 8012268:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801226a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801226c:	429a      	cmp	r2, r3
 801226e:	d304      	bcc.n	801227a <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 8012270:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012272:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012274:	1ad3      	subs	r3, r2, r3
 8012276:	b29b      	uxth	r3, r3
 8012278:	e008      	b.n	801228c <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801227a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801227c:	005b      	lsls	r3, r3, #1
 801227e:	b29a      	uxth	r2, r3
 8012280:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8012282:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012284:	1acb      	subs	r3, r1, r3
 8012286:	b29b      	uxth	r3, r3
 8012288:	4413      	add	r3, r2
 801228a:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801228c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801228e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012292:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012294:	429a      	cmp	r2, r3
 8012296:	d905      	bls.n	80122a4 <tu_edpt_stream_read_xfer+0x180>
 8012298:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801229c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801229e:	1ad3      	subs	r3, r2, r3
 80122a0:	b29b      	uxth	r3, r3
 80122a2:	e000      	b.n	80122a6 <tu_edpt_stream_read_xfer+0x182>
 80122a4:	2300      	movs	r3, #0
 80122a6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 80122aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80122ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80122b2:	429a      	cmp	r2, r3
 80122b4:	d201      	bcs.n	80122ba <tu_edpt_stream_read_xfer+0x196>
 80122b6:	2300      	movs	r3, #0
 80122b8:	e0c9      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
 80122ba:	79fb      	ldrb	r3, [r7, #7]
 80122bc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 80122c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122c6:	781b      	ldrb	r3, [r3, #0]
 80122c8:	f003 0301 	and.w	r3, r3, #1
 80122cc:	b2db      	uxtb	r3, r3
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d109      	bne.n	80122e6 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80122d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122d4:	785a      	ldrb	r2, [r3, #1]
 80122d6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80122da:	4611      	mov	r1, r2
 80122dc:	4618      	mov	r0, r3
 80122de:	f7fc fd35 	bl	800ed4c <usbd_edpt_claim>
 80122e2:	4603      	mov	r3, r0
 80122e4:	e000      	b.n	80122e8 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 80122e6:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80122e8:	f083 0301 	eor.w	r3, r3, #1
 80122ec:	b2db      	uxtb	r3, r3
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d001      	beq.n	80122f6 <tu_edpt_stream_read_xfer+0x1d2>
 80122f2:	2300      	movs	r3, #0
 80122f4:	e0ab      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 80122f6:	683b      	ldr	r3, [r7, #0]
 80122f8:	3308      	adds	r3, #8
 80122fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80122fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122fe:	8899      	ldrh	r1, [r3, #4]
 8012300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012302:	891b      	ldrh	r3, [r3, #8]
 8012304:	b29a      	uxth	r2, r3
 8012306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012308:	895b      	ldrh	r3, [r3, #10]
 801230a:	b29b      	uxth	r3, r3
 801230c:	8579      	strh	r1, [r7, #42]	@ 0x2a
 801230e:	853a      	strh	r2, [r7, #40]	@ 0x28
 8012310:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012312:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012314:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012316:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012318:	847b      	strh	r3, [r7, #34]	@ 0x22
 801231a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801231c:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 801231e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012320:	8c3b      	ldrh	r3, [r7, #32]
 8012322:	429a      	cmp	r2, r3
 8012324:	d304      	bcc.n	8012330 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 8012326:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012328:	8c3b      	ldrh	r3, [r7, #32]
 801232a:	1ad3      	subs	r3, r2, r3
 801232c:	b29b      	uxth	r3, r3
 801232e:	e008      	b.n	8012342 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8012330:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012332:	005b      	lsls	r3, r3, #1
 8012334:	b29a      	uxth	r2, r3
 8012336:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8012338:	8c3b      	ldrh	r3, [r7, #32]
 801233a:	1acb      	subs	r3, r1, r3
 801233c:	b29b      	uxth	r3, r3
 801233e:	4413      	add	r3, r2
 8012340:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8012342:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8012344:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8012346:	8bfb      	ldrh	r3, [r7, #30]
 8012348:	429a      	cmp	r2, r3
 801234a:	d904      	bls.n	8012356 <tu_edpt_stream_read_xfer+0x232>
 801234c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801234e:	8bfb      	ldrh	r3, [r7, #30]
 8012350:	1ad3      	subs	r3, r2, r3
 8012352:	b29b      	uxth	r3, r3
 8012354:	e000      	b.n	8012358 <tu_edpt_stream_read_xfer+0x234>
 8012356:	2300      	movs	r3, #0
 8012358:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 801235c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8012360:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012364:	429a      	cmp	r2, r3
 8012366:	d35d      	bcc.n	8012424 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 8012368:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801236c:	425b      	negs	r3, r3
 801236e:	b29b      	uxth	r3, r3
 8012370:	b21a      	sxth	r2, r3
 8012372:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8012376:	4013      	ands	r3, r2
 8012378:	b21b      	sxth	r3, r3
 801237a:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 801237e:	683b      	ldr	r3, [r7, #0]
 8012380:	885a      	ldrh	r2, [r3, #2]
 8012382:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8012386:	82bb      	strh	r3, [r7, #20]
 8012388:	4613      	mov	r3, r2
 801238a:	827b      	strh	r3, [r7, #18]
 801238c:	8aba      	ldrh	r2, [r7, #20]
 801238e:	8a7b      	ldrh	r3, [r7, #18]
 8012390:	4293      	cmp	r3, r2
 8012392:	bf28      	it	cs
 8012394:	4613      	movcs	r3, r2
 8012396:	b29b      	uxth	r3, r3
 8012398:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 801239c:	79fb      	ldrb	r3, [r7, #7]
 801239e:	777b      	strb	r3, [r7, #29]
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	61bb      	str	r3, [r7, #24]
 80123a4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80123a8:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 80123aa:	69bb      	ldr	r3, [r7, #24]
 80123ac:	781b      	ldrb	r3, [r3, #0]
 80123ae:	f003 0301 	and.w	r3, r3, #1
 80123b2:	b2db      	uxtb	r3, r3
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d121      	bne.n	80123fc <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 80123b8:	69bb      	ldr	r3, [r7, #24]
 80123ba:	685b      	ldr	r3, [r3, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d10c      	bne.n	80123da <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80123c0:	69bb      	ldr	r3, [r7, #24]
 80123c2:	7859      	ldrb	r1, [r3, #1]
 80123c4:	69bb      	ldr	r3, [r7, #24]
 80123c6:	f103 0208 	add.w	r2, r3, #8
 80123ca:	8afb      	ldrh	r3, [r7, #22]
 80123cc:	7f78      	ldrb	r0, [r7, #29]
 80123ce:	2400      	movs	r4, #0
 80123d0:	9400      	str	r4, [sp, #0]
 80123d2:	f7fc fd85 	bl	800eee0 <usbd_edpt_xfer_fifo>
 80123d6:	4603      	mov	r3, r0
 80123d8:	e011      	b.n	80123fe <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80123da:	69bb      	ldr	r3, [r7, #24]
 80123dc:	7859      	ldrb	r1, [r3, #1]
 80123de:	8afb      	ldrh	r3, [r7, #22]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d002      	beq.n	80123ea <tu_edpt_stream_read_xfer+0x2c6>
 80123e4:	69bb      	ldr	r3, [r7, #24]
 80123e6:	685a      	ldr	r2, [r3, #4]
 80123e8:	e000      	b.n	80123ec <tu_edpt_stream_read_xfer+0x2c8>
 80123ea:	2200      	movs	r2, #0
 80123ec:	8afb      	ldrh	r3, [r7, #22]
 80123ee:	7f78      	ldrb	r0, [r7, #29]
 80123f0:	2400      	movs	r4, #0
 80123f2:	9400      	str	r4, [sp, #0]
 80123f4:	f7fc fcfa 	bl	800edec <usbd_edpt_xfer>
 80123f8:	4603      	mov	r3, r0
 80123fa:	e000      	b.n	80123fe <tu_edpt_stream_read_xfer+0x2da>
  return false;
 80123fc:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 80123fe:	f083 0301 	eor.w	r3, r3, #1
 8012402:	b2db      	uxtb	r3, r3
 8012404:	2b00      	cmp	r3, #0
 8012406:	d00a      	beq.n	801241e <tu_edpt_stream_read_xfer+0x2fa>
 8012408:	4b13      	ldr	r3, [pc, #76]	@ (8012458 <tu_edpt_stream_read_xfer+0x334>)
 801240a:	667b      	str	r3, [r7, #100]	@ 0x64
 801240c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	f003 0301 	and.w	r3, r3, #1
 8012414:	2b00      	cmp	r3, #0
 8012416:	d000      	beq.n	801241a <tu_edpt_stream_read_xfer+0x2f6>
 8012418:	be00      	bkpt	0x0000
 801241a:	2300      	movs	r3, #0
 801241c:	e017      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
      return count;
 801241e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8012422:	e014      	b.n	801244e <tu_edpt_stream_read_xfer+0x32a>
 8012424:	79fb      	ldrb	r3, [r7, #7]
 8012426:	747b      	strb	r3, [r7, #17]
 8012428:	683b      	ldr	r3, [r7, #0]
 801242a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	f003 0301 	and.w	r3, r3, #1
 8012434:	b2db      	uxtb	r3, r3
 8012436:	2b00      	cmp	r3, #0
 8012438:	d107      	bne.n	801244a <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 801243a:	68fb      	ldr	r3, [r7, #12]
 801243c:	785a      	ldrb	r2, [r3, #1]
 801243e:	7c7b      	ldrb	r3, [r7, #17]
 8012440:	4611      	mov	r1, r2
 8012442:	4618      	mov	r0, r3
 8012444:	f7fc fcaa 	bl	800ed9c <usbd_edpt_release>
 8012448:	e000      	b.n	801244c <tu_edpt_stream_read_xfer+0x328>
  return false;
 801244a:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 801244c:	2300      	movs	r3, #0
    }
  }
}
 801244e:	4618      	mov	r0, r3
 8012450:	3774      	adds	r7, #116	@ 0x74
 8012452:	46bd      	mov	sp, r7
 8012454:	bd90      	pop	{r4, r7, pc}
 8012456:	bf00      	nop
 8012458:	e000edf0 	.word	0xe000edf0

0801245c <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 801245c:	b580      	push	{r7, lr}
 801245e:	b088      	sub	sp, #32
 8012460:	af00      	add	r7, sp, #0
 8012462:	60b9      	str	r1, [r7, #8]
 8012464:	607a      	str	r2, [r7, #4]
 8012466:	603b      	str	r3, [r7, #0]
 8012468:	4603      	mov	r3, r0
 801246a:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 801246c:	68bb      	ldr	r3, [r7, #8]
 801246e:	3308      	adds	r3, #8
 8012470:	683a      	ldr	r2, [r7, #0]
 8012472:	b292      	uxth	r2, r2
 8012474:	61bb      	str	r3, [r7, #24]
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	617b      	str	r3, [r7, #20]
 801247a:	4613      	mov	r3, r2
 801247c:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 801247e:	8a7a      	ldrh	r2, [r7, #18]
 8012480:	2300      	movs	r3, #0
 8012482:	6979      	ldr	r1, [r7, #20]
 8012484:	69b8      	ldr	r0, [r7, #24]
 8012486:	f7fa fc7f 	bl	800cd88 <tu_fifo_read_n_access_mode>
 801248a:	4603      	mov	r3, r0
 801248c:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 801248e:	7bfb      	ldrb	r3, [r7, #15]
 8012490:	68b9      	ldr	r1, [r7, #8]
 8012492:	4618      	mov	r0, r3
 8012494:	f7ff fe46 	bl	8012124 <tu_edpt_stream_read_xfer>
  return num_read;
 8012498:	69fb      	ldr	r3, [r7, #28]
}
 801249a:	4618      	mov	r0, r3
 801249c:	3720      	adds	r7, #32
 801249e:	46bd      	mov	sp, r7
 80124a0:	bd80      	pop	{r7, pc}
	...

080124a4 <std>:
 80124a4:	2300      	movs	r3, #0
 80124a6:	b510      	push	{r4, lr}
 80124a8:	4604      	mov	r4, r0
 80124aa:	e9c0 3300 	strd	r3, r3, [r0]
 80124ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80124b2:	6083      	str	r3, [r0, #8]
 80124b4:	8181      	strh	r1, [r0, #12]
 80124b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80124b8:	81c2      	strh	r2, [r0, #14]
 80124ba:	6183      	str	r3, [r0, #24]
 80124bc:	4619      	mov	r1, r3
 80124be:	2208      	movs	r2, #8
 80124c0:	305c      	adds	r0, #92	@ 0x5c
 80124c2:	f000 fa13 	bl	80128ec <memset>
 80124c6:	4b0d      	ldr	r3, [pc, #52]	@ (80124fc <std+0x58>)
 80124c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80124ca:	4b0d      	ldr	r3, [pc, #52]	@ (8012500 <std+0x5c>)
 80124cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80124ce:	4b0d      	ldr	r3, [pc, #52]	@ (8012504 <std+0x60>)
 80124d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80124d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012508 <std+0x64>)
 80124d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80124d6:	4b0d      	ldr	r3, [pc, #52]	@ (801250c <std+0x68>)
 80124d8:	6224      	str	r4, [r4, #32]
 80124da:	429c      	cmp	r4, r3
 80124dc:	d006      	beq.n	80124ec <std+0x48>
 80124de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80124e2:	4294      	cmp	r4, r2
 80124e4:	d002      	beq.n	80124ec <std+0x48>
 80124e6:	33d0      	adds	r3, #208	@ 0xd0
 80124e8:	429c      	cmp	r4, r3
 80124ea:	d105      	bne.n	80124f8 <std+0x54>
 80124ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80124f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124f4:	f000 ba72 	b.w	80129dc <__retarget_lock_init_recursive>
 80124f8:	bd10      	pop	{r4, pc}
 80124fa:	bf00      	nop
 80124fc:	08012709 	.word	0x08012709
 8012500:	0801272b 	.word	0x0801272b
 8012504:	08012763 	.word	0x08012763
 8012508:	08012787 	.word	0x08012787
 801250c:	2000a1ac 	.word	0x2000a1ac

08012510 <stdio_exit_handler>:
 8012510:	4a02      	ldr	r2, [pc, #8]	@ (801251c <stdio_exit_handler+0xc>)
 8012512:	4903      	ldr	r1, [pc, #12]	@ (8012520 <stdio_exit_handler+0x10>)
 8012514:	4803      	ldr	r0, [pc, #12]	@ (8012524 <stdio_exit_handler+0x14>)
 8012516:	f000 b869 	b.w	80125ec <_fwalk_sglue>
 801251a:	bf00      	nop
 801251c:	20000048 	.word	0x20000048
 8012520:	08013295 	.word	0x08013295
 8012524:	20000058 	.word	0x20000058

08012528 <cleanup_stdio>:
 8012528:	6841      	ldr	r1, [r0, #4]
 801252a:	4b0c      	ldr	r3, [pc, #48]	@ (801255c <cleanup_stdio+0x34>)
 801252c:	4299      	cmp	r1, r3
 801252e:	b510      	push	{r4, lr}
 8012530:	4604      	mov	r4, r0
 8012532:	d001      	beq.n	8012538 <cleanup_stdio+0x10>
 8012534:	f000 feae 	bl	8013294 <_fflush_r>
 8012538:	68a1      	ldr	r1, [r4, #8]
 801253a:	4b09      	ldr	r3, [pc, #36]	@ (8012560 <cleanup_stdio+0x38>)
 801253c:	4299      	cmp	r1, r3
 801253e:	d002      	beq.n	8012546 <cleanup_stdio+0x1e>
 8012540:	4620      	mov	r0, r4
 8012542:	f000 fea7 	bl	8013294 <_fflush_r>
 8012546:	68e1      	ldr	r1, [r4, #12]
 8012548:	4b06      	ldr	r3, [pc, #24]	@ (8012564 <cleanup_stdio+0x3c>)
 801254a:	4299      	cmp	r1, r3
 801254c:	d004      	beq.n	8012558 <cleanup_stdio+0x30>
 801254e:	4620      	mov	r0, r4
 8012550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012554:	f000 be9e 	b.w	8013294 <_fflush_r>
 8012558:	bd10      	pop	{r4, pc}
 801255a:	bf00      	nop
 801255c:	2000a1ac 	.word	0x2000a1ac
 8012560:	2000a214 	.word	0x2000a214
 8012564:	2000a27c 	.word	0x2000a27c

08012568 <global_stdio_init.part.0>:
 8012568:	b510      	push	{r4, lr}
 801256a:	4b0b      	ldr	r3, [pc, #44]	@ (8012598 <global_stdio_init.part.0+0x30>)
 801256c:	4c0b      	ldr	r4, [pc, #44]	@ (801259c <global_stdio_init.part.0+0x34>)
 801256e:	4a0c      	ldr	r2, [pc, #48]	@ (80125a0 <global_stdio_init.part.0+0x38>)
 8012570:	601a      	str	r2, [r3, #0]
 8012572:	4620      	mov	r0, r4
 8012574:	2200      	movs	r2, #0
 8012576:	2104      	movs	r1, #4
 8012578:	f7ff ff94 	bl	80124a4 <std>
 801257c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012580:	2201      	movs	r2, #1
 8012582:	2109      	movs	r1, #9
 8012584:	f7ff ff8e 	bl	80124a4 <std>
 8012588:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801258c:	2202      	movs	r2, #2
 801258e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012592:	2112      	movs	r1, #18
 8012594:	f7ff bf86 	b.w	80124a4 <std>
 8012598:	2000a2e4 	.word	0x2000a2e4
 801259c:	2000a1ac 	.word	0x2000a1ac
 80125a0:	08012511 	.word	0x08012511

080125a4 <__sfp_lock_acquire>:
 80125a4:	4801      	ldr	r0, [pc, #4]	@ (80125ac <__sfp_lock_acquire+0x8>)
 80125a6:	f000 ba1a 	b.w	80129de <__retarget_lock_acquire_recursive>
 80125aa:	bf00      	nop
 80125ac:	2000a2ed 	.word	0x2000a2ed

080125b0 <__sfp_lock_release>:
 80125b0:	4801      	ldr	r0, [pc, #4]	@ (80125b8 <__sfp_lock_release+0x8>)
 80125b2:	f000 ba15 	b.w	80129e0 <__retarget_lock_release_recursive>
 80125b6:	bf00      	nop
 80125b8:	2000a2ed 	.word	0x2000a2ed

080125bc <__sinit>:
 80125bc:	b510      	push	{r4, lr}
 80125be:	4604      	mov	r4, r0
 80125c0:	f7ff fff0 	bl	80125a4 <__sfp_lock_acquire>
 80125c4:	6a23      	ldr	r3, [r4, #32]
 80125c6:	b11b      	cbz	r3, 80125d0 <__sinit+0x14>
 80125c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125cc:	f7ff bff0 	b.w	80125b0 <__sfp_lock_release>
 80125d0:	4b04      	ldr	r3, [pc, #16]	@ (80125e4 <__sinit+0x28>)
 80125d2:	6223      	str	r3, [r4, #32]
 80125d4:	4b04      	ldr	r3, [pc, #16]	@ (80125e8 <__sinit+0x2c>)
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d1f5      	bne.n	80125c8 <__sinit+0xc>
 80125dc:	f7ff ffc4 	bl	8012568 <global_stdio_init.part.0>
 80125e0:	e7f2      	b.n	80125c8 <__sinit+0xc>
 80125e2:	bf00      	nop
 80125e4:	08012529 	.word	0x08012529
 80125e8:	2000a2e4 	.word	0x2000a2e4

080125ec <_fwalk_sglue>:
 80125ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125f0:	4607      	mov	r7, r0
 80125f2:	4688      	mov	r8, r1
 80125f4:	4614      	mov	r4, r2
 80125f6:	2600      	movs	r6, #0
 80125f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125fc:	f1b9 0901 	subs.w	r9, r9, #1
 8012600:	d505      	bpl.n	801260e <_fwalk_sglue+0x22>
 8012602:	6824      	ldr	r4, [r4, #0]
 8012604:	2c00      	cmp	r4, #0
 8012606:	d1f7      	bne.n	80125f8 <_fwalk_sglue+0xc>
 8012608:	4630      	mov	r0, r6
 801260a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801260e:	89ab      	ldrh	r3, [r5, #12]
 8012610:	2b01      	cmp	r3, #1
 8012612:	d907      	bls.n	8012624 <_fwalk_sglue+0x38>
 8012614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012618:	3301      	adds	r3, #1
 801261a:	d003      	beq.n	8012624 <_fwalk_sglue+0x38>
 801261c:	4629      	mov	r1, r5
 801261e:	4638      	mov	r0, r7
 8012620:	47c0      	blx	r8
 8012622:	4306      	orrs	r6, r0
 8012624:	3568      	adds	r5, #104	@ 0x68
 8012626:	e7e9      	b.n	80125fc <_fwalk_sglue+0x10>

08012628 <iprintf>:
 8012628:	b40f      	push	{r0, r1, r2, r3}
 801262a:	b507      	push	{r0, r1, r2, lr}
 801262c:	4906      	ldr	r1, [pc, #24]	@ (8012648 <iprintf+0x20>)
 801262e:	ab04      	add	r3, sp, #16
 8012630:	6808      	ldr	r0, [r1, #0]
 8012632:	f853 2b04 	ldr.w	r2, [r3], #4
 8012636:	6881      	ldr	r1, [r0, #8]
 8012638:	9301      	str	r3, [sp, #4]
 801263a:	f000 fb03 	bl	8012c44 <_vfiprintf_r>
 801263e:	b003      	add	sp, #12
 8012640:	f85d eb04 	ldr.w	lr, [sp], #4
 8012644:	b004      	add	sp, #16
 8012646:	4770      	bx	lr
 8012648:	20000054 	.word	0x20000054

0801264c <_puts_r>:
 801264c:	6a03      	ldr	r3, [r0, #32]
 801264e:	b570      	push	{r4, r5, r6, lr}
 8012650:	6884      	ldr	r4, [r0, #8]
 8012652:	4605      	mov	r5, r0
 8012654:	460e      	mov	r6, r1
 8012656:	b90b      	cbnz	r3, 801265c <_puts_r+0x10>
 8012658:	f7ff ffb0 	bl	80125bc <__sinit>
 801265c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801265e:	07db      	lsls	r3, r3, #31
 8012660:	d405      	bmi.n	801266e <_puts_r+0x22>
 8012662:	89a3      	ldrh	r3, [r4, #12]
 8012664:	0598      	lsls	r0, r3, #22
 8012666:	d402      	bmi.n	801266e <_puts_r+0x22>
 8012668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801266a:	f000 f9b8 	bl	80129de <__retarget_lock_acquire_recursive>
 801266e:	89a3      	ldrh	r3, [r4, #12]
 8012670:	0719      	lsls	r1, r3, #28
 8012672:	d502      	bpl.n	801267a <_puts_r+0x2e>
 8012674:	6923      	ldr	r3, [r4, #16]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d135      	bne.n	80126e6 <_puts_r+0x9a>
 801267a:	4621      	mov	r1, r4
 801267c:	4628      	mov	r0, r5
 801267e:	f000 f8c5 	bl	801280c <__swsetup_r>
 8012682:	b380      	cbz	r0, 80126e6 <_puts_r+0x9a>
 8012684:	f04f 35ff 	mov.w	r5, #4294967295
 8012688:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801268a:	07da      	lsls	r2, r3, #31
 801268c:	d405      	bmi.n	801269a <_puts_r+0x4e>
 801268e:	89a3      	ldrh	r3, [r4, #12]
 8012690:	059b      	lsls	r3, r3, #22
 8012692:	d402      	bmi.n	801269a <_puts_r+0x4e>
 8012694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012696:	f000 f9a3 	bl	80129e0 <__retarget_lock_release_recursive>
 801269a:	4628      	mov	r0, r5
 801269c:	bd70      	pop	{r4, r5, r6, pc}
 801269e:	2b00      	cmp	r3, #0
 80126a0:	da04      	bge.n	80126ac <_puts_r+0x60>
 80126a2:	69a2      	ldr	r2, [r4, #24]
 80126a4:	429a      	cmp	r2, r3
 80126a6:	dc17      	bgt.n	80126d8 <_puts_r+0x8c>
 80126a8:	290a      	cmp	r1, #10
 80126aa:	d015      	beq.n	80126d8 <_puts_r+0x8c>
 80126ac:	6823      	ldr	r3, [r4, #0]
 80126ae:	1c5a      	adds	r2, r3, #1
 80126b0:	6022      	str	r2, [r4, #0]
 80126b2:	7019      	strb	r1, [r3, #0]
 80126b4:	68a3      	ldr	r3, [r4, #8]
 80126b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80126ba:	3b01      	subs	r3, #1
 80126bc:	60a3      	str	r3, [r4, #8]
 80126be:	2900      	cmp	r1, #0
 80126c0:	d1ed      	bne.n	801269e <_puts_r+0x52>
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	da11      	bge.n	80126ea <_puts_r+0x9e>
 80126c6:	4622      	mov	r2, r4
 80126c8:	210a      	movs	r1, #10
 80126ca:	4628      	mov	r0, r5
 80126cc:	f000 f85f 	bl	801278e <__swbuf_r>
 80126d0:	3001      	adds	r0, #1
 80126d2:	d0d7      	beq.n	8012684 <_puts_r+0x38>
 80126d4:	250a      	movs	r5, #10
 80126d6:	e7d7      	b.n	8012688 <_puts_r+0x3c>
 80126d8:	4622      	mov	r2, r4
 80126da:	4628      	mov	r0, r5
 80126dc:	f000 f857 	bl	801278e <__swbuf_r>
 80126e0:	3001      	adds	r0, #1
 80126e2:	d1e7      	bne.n	80126b4 <_puts_r+0x68>
 80126e4:	e7ce      	b.n	8012684 <_puts_r+0x38>
 80126e6:	3e01      	subs	r6, #1
 80126e8:	e7e4      	b.n	80126b4 <_puts_r+0x68>
 80126ea:	6823      	ldr	r3, [r4, #0]
 80126ec:	1c5a      	adds	r2, r3, #1
 80126ee:	6022      	str	r2, [r4, #0]
 80126f0:	220a      	movs	r2, #10
 80126f2:	701a      	strb	r2, [r3, #0]
 80126f4:	e7ee      	b.n	80126d4 <_puts_r+0x88>
	...

080126f8 <puts>:
 80126f8:	4b02      	ldr	r3, [pc, #8]	@ (8012704 <puts+0xc>)
 80126fa:	4601      	mov	r1, r0
 80126fc:	6818      	ldr	r0, [r3, #0]
 80126fe:	f7ff bfa5 	b.w	801264c <_puts_r>
 8012702:	bf00      	nop
 8012704:	20000054 	.word	0x20000054

08012708 <__sread>:
 8012708:	b510      	push	{r4, lr}
 801270a:	460c      	mov	r4, r1
 801270c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012710:	f000 f916 	bl	8012940 <_read_r>
 8012714:	2800      	cmp	r0, #0
 8012716:	bfab      	itete	ge
 8012718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801271a:	89a3      	ldrhlt	r3, [r4, #12]
 801271c:	181b      	addge	r3, r3, r0
 801271e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012722:	bfac      	ite	ge
 8012724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012726:	81a3      	strhlt	r3, [r4, #12]
 8012728:	bd10      	pop	{r4, pc}

0801272a <__swrite>:
 801272a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801272e:	461f      	mov	r7, r3
 8012730:	898b      	ldrh	r3, [r1, #12]
 8012732:	05db      	lsls	r3, r3, #23
 8012734:	4605      	mov	r5, r0
 8012736:	460c      	mov	r4, r1
 8012738:	4616      	mov	r6, r2
 801273a:	d505      	bpl.n	8012748 <__swrite+0x1e>
 801273c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012740:	2302      	movs	r3, #2
 8012742:	2200      	movs	r2, #0
 8012744:	f000 f8ea 	bl	801291c <_lseek_r>
 8012748:	89a3      	ldrh	r3, [r4, #12]
 801274a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801274e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012752:	81a3      	strh	r3, [r4, #12]
 8012754:	4632      	mov	r2, r6
 8012756:	463b      	mov	r3, r7
 8012758:	4628      	mov	r0, r5
 801275a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801275e:	f000 b901 	b.w	8012964 <_write_r>

08012762 <__sseek>:
 8012762:	b510      	push	{r4, lr}
 8012764:	460c      	mov	r4, r1
 8012766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801276a:	f000 f8d7 	bl	801291c <_lseek_r>
 801276e:	1c43      	adds	r3, r0, #1
 8012770:	89a3      	ldrh	r3, [r4, #12]
 8012772:	bf15      	itete	ne
 8012774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801277a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801277e:	81a3      	strheq	r3, [r4, #12]
 8012780:	bf18      	it	ne
 8012782:	81a3      	strhne	r3, [r4, #12]
 8012784:	bd10      	pop	{r4, pc}

08012786 <__sclose>:
 8012786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801278a:	f000 b8b7 	b.w	80128fc <_close_r>

0801278e <__swbuf_r>:
 801278e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012790:	460e      	mov	r6, r1
 8012792:	4614      	mov	r4, r2
 8012794:	4605      	mov	r5, r0
 8012796:	b118      	cbz	r0, 80127a0 <__swbuf_r+0x12>
 8012798:	6a03      	ldr	r3, [r0, #32]
 801279a:	b90b      	cbnz	r3, 80127a0 <__swbuf_r+0x12>
 801279c:	f7ff ff0e 	bl	80125bc <__sinit>
 80127a0:	69a3      	ldr	r3, [r4, #24]
 80127a2:	60a3      	str	r3, [r4, #8]
 80127a4:	89a3      	ldrh	r3, [r4, #12]
 80127a6:	071a      	lsls	r2, r3, #28
 80127a8:	d501      	bpl.n	80127ae <__swbuf_r+0x20>
 80127aa:	6923      	ldr	r3, [r4, #16]
 80127ac:	b943      	cbnz	r3, 80127c0 <__swbuf_r+0x32>
 80127ae:	4621      	mov	r1, r4
 80127b0:	4628      	mov	r0, r5
 80127b2:	f000 f82b 	bl	801280c <__swsetup_r>
 80127b6:	b118      	cbz	r0, 80127c0 <__swbuf_r+0x32>
 80127b8:	f04f 37ff 	mov.w	r7, #4294967295
 80127bc:	4638      	mov	r0, r7
 80127be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127c0:	6823      	ldr	r3, [r4, #0]
 80127c2:	6922      	ldr	r2, [r4, #16]
 80127c4:	1a98      	subs	r0, r3, r2
 80127c6:	6963      	ldr	r3, [r4, #20]
 80127c8:	b2f6      	uxtb	r6, r6
 80127ca:	4283      	cmp	r3, r0
 80127cc:	4637      	mov	r7, r6
 80127ce:	dc05      	bgt.n	80127dc <__swbuf_r+0x4e>
 80127d0:	4621      	mov	r1, r4
 80127d2:	4628      	mov	r0, r5
 80127d4:	f000 fd5e 	bl	8013294 <_fflush_r>
 80127d8:	2800      	cmp	r0, #0
 80127da:	d1ed      	bne.n	80127b8 <__swbuf_r+0x2a>
 80127dc:	68a3      	ldr	r3, [r4, #8]
 80127de:	3b01      	subs	r3, #1
 80127e0:	60a3      	str	r3, [r4, #8]
 80127e2:	6823      	ldr	r3, [r4, #0]
 80127e4:	1c5a      	adds	r2, r3, #1
 80127e6:	6022      	str	r2, [r4, #0]
 80127e8:	701e      	strb	r6, [r3, #0]
 80127ea:	6962      	ldr	r2, [r4, #20]
 80127ec:	1c43      	adds	r3, r0, #1
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d004      	beq.n	80127fc <__swbuf_r+0x6e>
 80127f2:	89a3      	ldrh	r3, [r4, #12]
 80127f4:	07db      	lsls	r3, r3, #31
 80127f6:	d5e1      	bpl.n	80127bc <__swbuf_r+0x2e>
 80127f8:	2e0a      	cmp	r6, #10
 80127fa:	d1df      	bne.n	80127bc <__swbuf_r+0x2e>
 80127fc:	4621      	mov	r1, r4
 80127fe:	4628      	mov	r0, r5
 8012800:	f000 fd48 	bl	8013294 <_fflush_r>
 8012804:	2800      	cmp	r0, #0
 8012806:	d0d9      	beq.n	80127bc <__swbuf_r+0x2e>
 8012808:	e7d6      	b.n	80127b8 <__swbuf_r+0x2a>
	...

0801280c <__swsetup_r>:
 801280c:	b538      	push	{r3, r4, r5, lr}
 801280e:	4b29      	ldr	r3, [pc, #164]	@ (80128b4 <__swsetup_r+0xa8>)
 8012810:	4605      	mov	r5, r0
 8012812:	6818      	ldr	r0, [r3, #0]
 8012814:	460c      	mov	r4, r1
 8012816:	b118      	cbz	r0, 8012820 <__swsetup_r+0x14>
 8012818:	6a03      	ldr	r3, [r0, #32]
 801281a:	b90b      	cbnz	r3, 8012820 <__swsetup_r+0x14>
 801281c:	f7ff fece 	bl	80125bc <__sinit>
 8012820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012824:	0719      	lsls	r1, r3, #28
 8012826:	d422      	bmi.n	801286e <__swsetup_r+0x62>
 8012828:	06da      	lsls	r2, r3, #27
 801282a:	d407      	bmi.n	801283c <__swsetup_r+0x30>
 801282c:	2209      	movs	r2, #9
 801282e:	602a      	str	r2, [r5, #0]
 8012830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012834:	81a3      	strh	r3, [r4, #12]
 8012836:	f04f 30ff 	mov.w	r0, #4294967295
 801283a:	e033      	b.n	80128a4 <__swsetup_r+0x98>
 801283c:	0758      	lsls	r0, r3, #29
 801283e:	d512      	bpl.n	8012866 <__swsetup_r+0x5a>
 8012840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012842:	b141      	cbz	r1, 8012856 <__swsetup_r+0x4a>
 8012844:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012848:	4299      	cmp	r1, r3
 801284a:	d002      	beq.n	8012852 <__swsetup_r+0x46>
 801284c:	4628      	mov	r0, r5
 801284e:	f000 f8d7 	bl	8012a00 <_free_r>
 8012852:	2300      	movs	r3, #0
 8012854:	6363      	str	r3, [r4, #52]	@ 0x34
 8012856:	89a3      	ldrh	r3, [r4, #12]
 8012858:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801285c:	81a3      	strh	r3, [r4, #12]
 801285e:	2300      	movs	r3, #0
 8012860:	6063      	str	r3, [r4, #4]
 8012862:	6923      	ldr	r3, [r4, #16]
 8012864:	6023      	str	r3, [r4, #0]
 8012866:	89a3      	ldrh	r3, [r4, #12]
 8012868:	f043 0308 	orr.w	r3, r3, #8
 801286c:	81a3      	strh	r3, [r4, #12]
 801286e:	6923      	ldr	r3, [r4, #16]
 8012870:	b94b      	cbnz	r3, 8012886 <__swsetup_r+0x7a>
 8012872:	89a3      	ldrh	r3, [r4, #12]
 8012874:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801287c:	d003      	beq.n	8012886 <__swsetup_r+0x7a>
 801287e:	4621      	mov	r1, r4
 8012880:	4628      	mov	r0, r5
 8012882:	f000 fd55 	bl	8013330 <__smakebuf_r>
 8012886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801288a:	f013 0201 	ands.w	r2, r3, #1
 801288e:	d00a      	beq.n	80128a6 <__swsetup_r+0x9a>
 8012890:	2200      	movs	r2, #0
 8012892:	60a2      	str	r2, [r4, #8]
 8012894:	6962      	ldr	r2, [r4, #20]
 8012896:	4252      	negs	r2, r2
 8012898:	61a2      	str	r2, [r4, #24]
 801289a:	6922      	ldr	r2, [r4, #16]
 801289c:	b942      	cbnz	r2, 80128b0 <__swsetup_r+0xa4>
 801289e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80128a2:	d1c5      	bne.n	8012830 <__swsetup_r+0x24>
 80128a4:	bd38      	pop	{r3, r4, r5, pc}
 80128a6:	0799      	lsls	r1, r3, #30
 80128a8:	bf58      	it	pl
 80128aa:	6962      	ldrpl	r2, [r4, #20]
 80128ac:	60a2      	str	r2, [r4, #8]
 80128ae:	e7f4      	b.n	801289a <__swsetup_r+0x8e>
 80128b0:	2000      	movs	r0, #0
 80128b2:	e7f7      	b.n	80128a4 <__swsetup_r+0x98>
 80128b4:	20000054 	.word	0x20000054

080128b8 <memmove>:
 80128b8:	4288      	cmp	r0, r1
 80128ba:	b510      	push	{r4, lr}
 80128bc:	eb01 0402 	add.w	r4, r1, r2
 80128c0:	d902      	bls.n	80128c8 <memmove+0x10>
 80128c2:	4284      	cmp	r4, r0
 80128c4:	4623      	mov	r3, r4
 80128c6:	d807      	bhi.n	80128d8 <memmove+0x20>
 80128c8:	1e43      	subs	r3, r0, #1
 80128ca:	42a1      	cmp	r1, r4
 80128cc:	d008      	beq.n	80128e0 <memmove+0x28>
 80128ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80128d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80128d6:	e7f8      	b.n	80128ca <memmove+0x12>
 80128d8:	4402      	add	r2, r0
 80128da:	4601      	mov	r1, r0
 80128dc:	428a      	cmp	r2, r1
 80128de:	d100      	bne.n	80128e2 <memmove+0x2a>
 80128e0:	bd10      	pop	{r4, pc}
 80128e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80128e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80128ea:	e7f7      	b.n	80128dc <memmove+0x24>

080128ec <memset>:
 80128ec:	4402      	add	r2, r0
 80128ee:	4603      	mov	r3, r0
 80128f0:	4293      	cmp	r3, r2
 80128f2:	d100      	bne.n	80128f6 <memset+0xa>
 80128f4:	4770      	bx	lr
 80128f6:	f803 1b01 	strb.w	r1, [r3], #1
 80128fa:	e7f9      	b.n	80128f0 <memset+0x4>

080128fc <_close_r>:
 80128fc:	b538      	push	{r3, r4, r5, lr}
 80128fe:	4d06      	ldr	r5, [pc, #24]	@ (8012918 <_close_r+0x1c>)
 8012900:	2300      	movs	r3, #0
 8012902:	4604      	mov	r4, r0
 8012904:	4608      	mov	r0, r1
 8012906:	602b      	str	r3, [r5, #0]
 8012908:	f7ef fc19 	bl	800213e <_close>
 801290c:	1c43      	adds	r3, r0, #1
 801290e:	d102      	bne.n	8012916 <_close_r+0x1a>
 8012910:	682b      	ldr	r3, [r5, #0]
 8012912:	b103      	cbz	r3, 8012916 <_close_r+0x1a>
 8012914:	6023      	str	r3, [r4, #0]
 8012916:	bd38      	pop	{r3, r4, r5, pc}
 8012918:	2000a2e8 	.word	0x2000a2e8

0801291c <_lseek_r>:
 801291c:	b538      	push	{r3, r4, r5, lr}
 801291e:	4d07      	ldr	r5, [pc, #28]	@ (801293c <_lseek_r+0x20>)
 8012920:	4604      	mov	r4, r0
 8012922:	4608      	mov	r0, r1
 8012924:	4611      	mov	r1, r2
 8012926:	2200      	movs	r2, #0
 8012928:	602a      	str	r2, [r5, #0]
 801292a:	461a      	mov	r2, r3
 801292c:	f7ef fc2e 	bl	800218c <_lseek>
 8012930:	1c43      	adds	r3, r0, #1
 8012932:	d102      	bne.n	801293a <_lseek_r+0x1e>
 8012934:	682b      	ldr	r3, [r5, #0]
 8012936:	b103      	cbz	r3, 801293a <_lseek_r+0x1e>
 8012938:	6023      	str	r3, [r4, #0]
 801293a:	bd38      	pop	{r3, r4, r5, pc}
 801293c:	2000a2e8 	.word	0x2000a2e8

08012940 <_read_r>:
 8012940:	b538      	push	{r3, r4, r5, lr}
 8012942:	4d07      	ldr	r5, [pc, #28]	@ (8012960 <_read_r+0x20>)
 8012944:	4604      	mov	r4, r0
 8012946:	4608      	mov	r0, r1
 8012948:	4611      	mov	r1, r2
 801294a:	2200      	movs	r2, #0
 801294c:	602a      	str	r2, [r5, #0]
 801294e:	461a      	mov	r2, r3
 8012950:	f7ef fbd8 	bl	8002104 <_read>
 8012954:	1c43      	adds	r3, r0, #1
 8012956:	d102      	bne.n	801295e <_read_r+0x1e>
 8012958:	682b      	ldr	r3, [r5, #0]
 801295a:	b103      	cbz	r3, 801295e <_read_r+0x1e>
 801295c:	6023      	str	r3, [r4, #0]
 801295e:	bd38      	pop	{r3, r4, r5, pc}
 8012960:	2000a2e8 	.word	0x2000a2e8

08012964 <_write_r>:
 8012964:	b538      	push	{r3, r4, r5, lr}
 8012966:	4d07      	ldr	r5, [pc, #28]	@ (8012984 <_write_r+0x20>)
 8012968:	4604      	mov	r4, r0
 801296a:	4608      	mov	r0, r1
 801296c:	4611      	mov	r1, r2
 801296e:	2200      	movs	r2, #0
 8012970:	602a      	str	r2, [r5, #0]
 8012972:	461a      	mov	r2, r3
 8012974:	f7ed fe44 	bl	8000600 <_write>
 8012978:	1c43      	adds	r3, r0, #1
 801297a:	d102      	bne.n	8012982 <_write_r+0x1e>
 801297c:	682b      	ldr	r3, [r5, #0]
 801297e:	b103      	cbz	r3, 8012982 <_write_r+0x1e>
 8012980:	6023      	str	r3, [r4, #0]
 8012982:	bd38      	pop	{r3, r4, r5, pc}
 8012984:	2000a2e8 	.word	0x2000a2e8

08012988 <__errno>:
 8012988:	4b01      	ldr	r3, [pc, #4]	@ (8012990 <__errno+0x8>)
 801298a:	6818      	ldr	r0, [r3, #0]
 801298c:	4770      	bx	lr
 801298e:	bf00      	nop
 8012990:	20000054 	.word	0x20000054

08012994 <__libc_init_array>:
 8012994:	b570      	push	{r4, r5, r6, lr}
 8012996:	4d0d      	ldr	r5, [pc, #52]	@ (80129cc <__libc_init_array+0x38>)
 8012998:	4c0d      	ldr	r4, [pc, #52]	@ (80129d0 <__libc_init_array+0x3c>)
 801299a:	1b64      	subs	r4, r4, r5
 801299c:	10a4      	asrs	r4, r4, #2
 801299e:	2600      	movs	r6, #0
 80129a0:	42a6      	cmp	r6, r4
 80129a2:	d109      	bne.n	80129b8 <__libc_init_array+0x24>
 80129a4:	4d0b      	ldr	r5, [pc, #44]	@ (80129d4 <__libc_init_array+0x40>)
 80129a6:	4c0c      	ldr	r4, [pc, #48]	@ (80129d8 <__libc_init_array+0x44>)
 80129a8:	f000 fd30 	bl	801340c <_init>
 80129ac:	1b64      	subs	r4, r4, r5
 80129ae:	10a4      	asrs	r4, r4, #2
 80129b0:	2600      	movs	r6, #0
 80129b2:	42a6      	cmp	r6, r4
 80129b4:	d105      	bne.n	80129c2 <__libc_init_array+0x2e>
 80129b6:	bd70      	pop	{r4, r5, r6, pc}
 80129b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80129bc:	4798      	blx	r3
 80129be:	3601      	adds	r6, #1
 80129c0:	e7ee      	b.n	80129a0 <__libc_init_array+0xc>
 80129c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80129c6:	4798      	blx	r3
 80129c8:	3601      	adds	r6, #1
 80129ca:	e7f2      	b.n	80129b2 <__libc_init_array+0x1e>
 80129cc:	08013bf8 	.word	0x08013bf8
 80129d0:	08013bf8 	.word	0x08013bf8
 80129d4:	08013bf8 	.word	0x08013bf8
 80129d8:	08013bfc 	.word	0x08013bfc

080129dc <__retarget_lock_init_recursive>:
 80129dc:	4770      	bx	lr

080129de <__retarget_lock_acquire_recursive>:
 80129de:	4770      	bx	lr

080129e0 <__retarget_lock_release_recursive>:
 80129e0:	4770      	bx	lr

080129e2 <memcpy>:
 80129e2:	440a      	add	r2, r1
 80129e4:	4291      	cmp	r1, r2
 80129e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80129ea:	d100      	bne.n	80129ee <memcpy+0xc>
 80129ec:	4770      	bx	lr
 80129ee:	b510      	push	{r4, lr}
 80129f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80129f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80129f8:	4291      	cmp	r1, r2
 80129fa:	d1f9      	bne.n	80129f0 <memcpy+0xe>
 80129fc:	bd10      	pop	{r4, pc}
	...

08012a00 <_free_r>:
 8012a00:	b538      	push	{r3, r4, r5, lr}
 8012a02:	4605      	mov	r5, r0
 8012a04:	2900      	cmp	r1, #0
 8012a06:	d041      	beq.n	8012a8c <_free_r+0x8c>
 8012a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a0c:	1f0c      	subs	r4, r1, #4
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	bfb8      	it	lt
 8012a12:	18e4      	addlt	r4, r4, r3
 8012a14:	f000 f8e0 	bl	8012bd8 <__malloc_lock>
 8012a18:	4a1d      	ldr	r2, [pc, #116]	@ (8012a90 <_free_r+0x90>)
 8012a1a:	6813      	ldr	r3, [r2, #0]
 8012a1c:	b933      	cbnz	r3, 8012a2c <_free_r+0x2c>
 8012a1e:	6063      	str	r3, [r4, #4]
 8012a20:	6014      	str	r4, [r2, #0]
 8012a22:	4628      	mov	r0, r5
 8012a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012a28:	f000 b8dc 	b.w	8012be4 <__malloc_unlock>
 8012a2c:	42a3      	cmp	r3, r4
 8012a2e:	d908      	bls.n	8012a42 <_free_r+0x42>
 8012a30:	6820      	ldr	r0, [r4, #0]
 8012a32:	1821      	adds	r1, r4, r0
 8012a34:	428b      	cmp	r3, r1
 8012a36:	bf01      	itttt	eq
 8012a38:	6819      	ldreq	r1, [r3, #0]
 8012a3a:	685b      	ldreq	r3, [r3, #4]
 8012a3c:	1809      	addeq	r1, r1, r0
 8012a3e:	6021      	streq	r1, [r4, #0]
 8012a40:	e7ed      	b.n	8012a1e <_free_r+0x1e>
 8012a42:	461a      	mov	r2, r3
 8012a44:	685b      	ldr	r3, [r3, #4]
 8012a46:	b10b      	cbz	r3, 8012a4c <_free_r+0x4c>
 8012a48:	42a3      	cmp	r3, r4
 8012a4a:	d9fa      	bls.n	8012a42 <_free_r+0x42>
 8012a4c:	6811      	ldr	r1, [r2, #0]
 8012a4e:	1850      	adds	r0, r2, r1
 8012a50:	42a0      	cmp	r0, r4
 8012a52:	d10b      	bne.n	8012a6c <_free_r+0x6c>
 8012a54:	6820      	ldr	r0, [r4, #0]
 8012a56:	4401      	add	r1, r0
 8012a58:	1850      	adds	r0, r2, r1
 8012a5a:	4283      	cmp	r3, r0
 8012a5c:	6011      	str	r1, [r2, #0]
 8012a5e:	d1e0      	bne.n	8012a22 <_free_r+0x22>
 8012a60:	6818      	ldr	r0, [r3, #0]
 8012a62:	685b      	ldr	r3, [r3, #4]
 8012a64:	6053      	str	r3, [r2, #4]
 8012a66:	4408      	add	r0, r1
 8012a68:	6010      	str	r0, [r2, #0]
 8012a6a:	e7da      	b.n	8012a22 <_free_r+0x22>
 8012a6c:	d902      	bls.n	8012a74 <_free_r+0x74>
 8012a6e:	230c      	movs	r3, #12
 8012a70:	602b      	str	r3, [r5, #0]
 8012a72:	e7d6      	b.n	8012a22 <_free_r+0x22>
 8012a74:	6820      	ldr	r0, [r4, #0]
 8012a76:	1821      	adds	r1, r4, r0
 8012a78:	428b      	cmp	r3, r1
 8012a7a:	bf04      	itt	eq
 8012a7c:	6819      	ldreq	r1, [r3, #0]
 8012a7e:	685b      	ldreq	r3, [r3, #4]
 8012a80:	6063      	str	r3, [r4, #4]
 8012a82:	bf04      	itt	eq
 8012a84:	1809      	addeq	r1, r1, r0
 8012a86:	6021      	streq	r1, [r4, #0]
 8012a88:	6054      	str	r4, [r2, #4]
 8012a8a:	e7ca      	b.n	8012a22 <_free_r+0x22>
 8012a8c:	bd38      	pop	{r3, r4, r5, pc}
 8012a8e:	bf00      	nop
 8012a90:	2000a2f4 	.word	0x2000a2f4

08012a94 <sbrk_aligned>:
 8012a94:	b570      	push	{r4, r5, r6, lr}
 8012a96:	4e0f      	ldr	r6, [pc, #60]	@ (8012ad4 <sbrk_aligned+0x40>)
 8012a98:	460c      	mov	r4, r1
 8012a9a:	6831      	ldr	r1, [r6, #0]
 8012a9c:	4605      	mov	r5, r0
 8012a9e:	b911      	cbnz	r1, 8012aa6 <sbrk_aligned+0x12>
 8012aa0:	f000 fca4 	bl	80133ec <_sbrk_r>
 8012aa4:	6030      	str	r0, [r6, #0]
 8012aa6:	4621      	mov	r1, r4
 8012aa8:	4628      	mov	r0, r5
 8012aaa:	f000 fc9f 	bl	80133ec <_sbrk_r>
 8012aae:	1c43      	adds	r3, r0, #1
 8012ab0:	d103      	bne.n	8012aba <sbrk_aligned+0x26>
 8012ab2:	f04f 34ff 	mov.w	r4, #4294967295
 8012ab6:	4620      	mov	r0, r4
 8012ab8:	bd70      	pop	{r4, r5, r6, pc}
 8012aba:	1cc4      	adds	r4, r0, #3
 8012abc:	f024 0403 	bic.w	r4, r4, #3
 8012ac0:	42a0      	cmp	r0, r4
 8012ac2:	d0f8      	beq.n	8012ab6 <sbrk_aligned+0x22>
 8012ac4:	1a21      	subs	r1, r4, r0
 8012ac6:	4628      	mov	r0, r5
 8012ac8:	f000 fc90 	bl	80133ec <_sbrk_r>
 8012acc:	3001      	adds	r0, #1
 8012ace:	d1f2      	bne.n	8012ab6 <sbrk_aligned+0x22>
 8012ad0:	e7ef      	b.n	8012ab2 <sbrk_aligned+0x1e>
 8012ad2:	bf00      	nop
 8012ad4:	2000a2f0 	.word	0x2000a2f0

08012ad8 <_malloc_r>:
 8012ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012adc:	1ccd      	adds	r5, r1, #3
 8012ade:	f025 0503 	bic.w	r5, r5, #3
 8012ae2:	3508      	adds	r5, #8
 8012ae4:	2d0c      	cmp	r5, #12
 8012ae6:	bf38      	it	cc
 8012ae8:	250c      	movcc	r5, #12
 8012aea:	2d00      	cmp	r5, #0
 8012aec:	4606      	mov	r6, r0
 8012aee:	db01      	blt.n	8012af4 <_malloc_r+0x1c>
 8012af0:	42a9      	cmp	r1, r5
 8012af2:	d904      	bls.n	8012afe <_malloc_r+0x26>
 8012af4:	230c      	movs	r3, #12
 8012af6:	6033      	str	r3, [r6, #0]
 8012af8:	2000      	movs	r0, #0
 8012afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012afe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012bd4 <_malloc_r+0xfc>
 8012b02:	f000 f869 	bl	8012bd8 <__malloc_lock>
 8012b06:	f8d8 3000 	ldr.w	r3, [r8]
 8012b0a:	461c      	mov	r4, r3
 8012b0c:	bb44      	cbnz	r4, 8012b60 <_malloc_r+0x88>
 8012b0e:	4629      	mov	r1, r5
 8012b10:	4630      	mov	r0, r6
 8012b12:	f7ff ffbf 	bl	8012a94 <sbrk_aligned>
 8012b16:	1c43      	adds	r3, r0, #1
 8012b18:	4604      	mov	r4, r0
 8012b1a:	d158      	bne.n	8012bce <_malloc_r+0xf6>
 8012b1c:	f8d8 4000 	ldr.w	r4, [r8]
 8012b20:	4627      	mov	r7, r4
 8012b22:	2f00      	cmp	r7, #0
 8012b24:	d143      	bne.n	8012bae <_malloc_r+0xd6>
 8012b26:	2c00      	cmp	r4, #0
 8012b28:	d04b      	beq.n	8012bc2 <_malloc_r+0xea>
 8012b2a:	6823      	ldr	r3, [r4, #0]
 8012b2c:	4639      	mov	r1, r7
 8012b2e:	4630      	mov	r0, r6
 8012b30:	eb04 0903 	add.w	r9, r4, r3
 8012b34:	f000 fc5a 	bl	80133ec <_sbrk_r>
 8012b38:	4581      	cmp	r9, r0
 8012b3a:	d142      	bne.n	8012bc2 <_malloc_r+0xea>
 8012b3c:	6821      	ldr	r1, [r4, #0]
 8012b3e:	1a6d      	subs	r5, r5, r1
 8012b40:	4629      	mov	r1, r5
 8012b42:	4630      	mov	r0, r6
 8012b44:	f7ff ffa6 	bl	8012a94 <sbrk_aligned>
 8012b48:	3001      	adds	r0, #1
 8012b4a:	d03a      	beq.n	8012bc2 <_malloc_r+0xea>
 8012b4c:	6823      	ldr	r3, [r4, #0]
 8012b4e:	442b      	add	r3, r5
 8012b50:	6023      	str	r3, [r4, #0]
 8012b52:	f8d8 3000 	ldr.w	r3, [r8]
 8012b56:	685a      	ldr	r2, [r3, #4]
 8012b58:	bb62      	cbnz	r2, 8012bb4 <_malloc_r+0xdc>
 8012b5a:	f8c8 7000 	str.w	r7, [r8]
 8012b5e:	e00f      	b.n	8012b80 <_malloc_r+0xa8>
 8012b60:	6822      	ldr	r2, [r4, #0]
 8012b62:	1b52      	subs	r2, r2, r5
 8012b64:	d420      	bmi.n	8012ba8 <_malloc_r+0xd0>
 8012b66:	2a0b      	cmp	r2, #11
 8012b68:	d917      	bls.n	8012b9a <_malloc_r+0xc2>
 8012b6a:	1961      	adds	r1, r4, r5
 8012b6c:	42a3      	cmp	r3, r4
 8012b6e:	6025      	str	r5, [r4, #0]
 8012b70:	bf18      	it	ne
 8012b72:	6059      	strne	r1, [r3, #4]
 8012b74:	6863      	ldr	r3, [r4, #4]
 8012b76:	bf08      	it	eq
 8012b78:	f8c8 1000 	streq.w	r1, [r8]
 8012b7c:	5162      	str	r2, [r4, r5]
 8012b7e:	604b      	str	r3, [r1, #4]
 8012b80:	4630      	mov	r0, r6
 8012b82:	f000 f82f 	bl	8012be4 <__malloc_unlock>
 8012b86:	f104 000b 	add.w	r0, r4, #11
 8012b8a:	1d23      	adds	r3, r4, #4
 8012b8c:	f020 0007 	bic.w	r0, r0, #7
 8012b90:	1ac2      	subs	r2, r0, r3
 8012b92:	bf1c      	itt	ne
 8012b94:	1a1b      	subne	r3, r3, r0
 8012b96:	50a3      	strne	r3, [r4, r2]
 8012b98:	e7af      	b.n	8012afa <_malloc_r+0x22>
 8012b9a:	6862      	ldr	r2, [r4, #4]
 8012b9c:	42a3      	cmp	r3, r4
 8012b9e:	bf0c      	ite	eq
 8012ba0:	f8c8 2000 	streq.w	r2, [r8]
 8012ba4:	605a      	strne	r2, [r3, #4]
 8012ba6:	e7eb      	b.n	8012b80 <_malloc_r+0xa8>
 8012ba8:	4623      	mov	r3, r4
 8012baa:	6864      	ldr	r4, [r4, #4]
 8012bac:	e7ae      	b.n	8012b0c <_malloc_r+0x34>
 8012bae:	463c      	mov	r4, r7
 8012bb0:	687f      	ldr	r7, [r7, #4]
 8012bb2:	e7b6      	b.n	8012b22 <_malloc_r+0x4a>
 8012bb4:	461a      	mov	r2, r3
 8012bb6:	685b      	ldr	r3, [r3, #4]
 8012bb8:	42a3      	cmp	r3, r4
 8012bba:	d1fb      	bne.n	8012bb4 <_malloc_r+0xdc>
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	6053      	str	r3, [r2, #4]
 8012bc0:	e7de      	b.n	8012b80 <_malloc_r+0xa8>
 8012bc2:	230c      	movs	r3, #12
 8012bc4:	6033      	str	r3, [r6, #0]
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	f000 f80c 	bl	8012be4 <__malloc_unlock>
 8012bcc:	e794      	b.n	8012af8 <_malloc_r+0x20>
 8012bce:	6005      	str	r5, [r0, #0]
 8012bd0:	e7d6      	b.n	8012b80 <_malloc_r+0xa8>
 8012bd2:	bf00      	nop
 8012bd4:	2000a2f4 	.word	0x2000a2f4

08012bd8 <__malloc_lock>:
 8012bd8:	4801      	ldr	r0, [pc, #4]	@ (8012be0 <__malloc_lock+0x8>)
 8012bda:	f7ff bf00 	b.w	80129de <__retarget_lock_acquire_recursive>
 8012bde:	bf00      	nop
 8012be0:	2000a2ec 	.word	0x2000a2ec

08012be4 <__malloc_unlock>:
 8012be4:	4801      	ldr	r0, [pc, #4]	@ (8012bec <__malloc_unlock+0x8>)
 8012be6:	f7ff befb 	b.w	80129e0 <__retarget_lock_release_recursive>
 8012bea:	bf00      	nop
 8012bec:	2000a2ec 	.word	0x2000a2ec

08012bf0 <__sfputc_r>:
 8012bf0:	6893      	ldr	r3, [r2, #8]
 8012bf2:	3b01      	subs	r3, #1
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	b410      	push	{r4}
 8012bf8:	6093      	str	r3, [r2, #8]
 8012bfa:	da08      	bge.n	8012c0e <__sfputc_r+0x1e>
 8012bfc:	6994      	ldr	r4, [r2, #24]
 8012bfe:	42a3      	cmp	r3, r4
 8012c00:	db01      	blt.n	8012c06 <__sfputc_r+0x16>
 8012c02:	290a      	cmp	r1, #10
 8012c04:	d103      	bne.n	8012c0e <__sfputc_r+0x1e>
 8012c06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c0a:	f7ff bdc0 	b.w	801278e <__swbuf_r>
 8012c0e:	6813      	ldr	r3, [r2, #0]
 8012c10:	1c58      	adds	r0, r3, #1
 8012c12:	6010      	str	r0, [r2, #0]
 8012c14:	7019      	strb	r1, [r3, #0]
 8012c16:	4608      	mov	r0, r1
 8012c18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c1c:	4770      	bx	lr

08012c1e <__sfputs_r>:
 8012c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c20:	4606      	mov	r6, r0
 8012c22:	460f      	mov	r7, r1
 8012c24:	4614      	mov	r4, r2
 8012c26:	18d5      	adds	r5, r2, r3
 8012c28:	42ac      	cmp	r4, r5
 8012c2a:	d101      	bne.n	8012c30 <__sfputs_r+0x12>
 8012c2c:	2000      	movs	r0, #0
 8012c2e:	e007      	b.n	8012c40 <__sfputs_r+0x22>
 8012c30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c34:	463a      	mov	r2, r7
 8012c36:	4630      	mov	r0, r6
 8012c38:	f7ff ffda 	bl	8012bf0 <__sfputc_r>
 8012c3c:	1c43      	adds	r3, r0, #1
 8012c3e:	d1f3      	bne.n	8012c28 <__sfputs_r+0xa>
 8012c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012c44 <_vfiprintf_r>:
 8012c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c48:	460d      	mov	r5, r1
 8012c4a:	b09d      	sub	sp, #116	@ 0x74
 8012c4c:	4614      	mov	r4, r2
 8012c4e:	4698      	mov	r8, r3
 8012c50:	4606      	mov	r6, r0
 8012c52:	b118      	cbz	r0, 8012c5c <_vfiprintf_r+0x18>
 8012c54:	6a03      	ldr	r3, [r0, #32]
 8012c56:	b90b      	cbnz	r3, 8012c5c <_vfiprintf_r+0x18>
 8012c58:	f7ff fcb0 	bl	80125bc <__sinit>
 8012c5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c5e:	07d9      	lsls	r1, r3, #31
 8012c60:	d405      	bmi.n	8012c6e <_vfiprintf_r+0x2a>
 8012c62:	89ab      	ldrh	r3, [r5, #12]
 8012c64:	059a      	lsls	r2, r3, #22
 8012c66:	d402      	bmi.n	8012c6e <_vfiprintf_r+0x2a>
 8012c68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c6a:	f7ff feb8 	bl	80129de <__retarget_lock_acquire_recursive>
 8012c6e:	89ab      	ldrh	r3, [r5, #12]
 8012c70:	071b      	lsls	r3, r3, #28
 8012c72:	d501      	bpl.n	8012c78 <_vfiprintf_r+0x34>
 8012c74:	692b      	ldr	r3, [r5, #16]
 8012c76:	b99b      	cbnz	r3, 8012ca0 <_vfiprintf_r+0x5c>
 8012c78:	4629      	mov	r1, r5
 8012c7a:	4630      	mov	r0, r6
 8012c7c:	f7ff fdc6 	bl	801280c <__swsetup_r>
 8012c80:	b170      	cbz	r0, 8012ca0 <_vfiprintf_r+0x5c>
 8012c82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c84:	07dc      	lsls	r4, r3, #31
 8012c86:	d504      	bpl.n	8012c92 <_vfiprintf_r+0x4e>
 8012c88:	f04f 30ff 	mov.w	r0, #4294967295
 8012c8c:	b01d      	add	sp, #116	@ 0x74
 8012c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c92:	89ab      	ldrh	r3, [r5, #12]
 8012c94:	0598      	lsls	r0, r3, #22
 8012c96:	d4f7      	bmi.n	8012c88 <_vfiprintf_r+0x44>
 8012c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c9a:	f7ff fea1 	bl	80129e0 <__retarget_lock_release_recursive>
 8012c9e:	e7f3      	b.n	8012c88 <_vfiprintf_r+0x44>
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ca4:	2320      	movs	r3, #32
 8012ca6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012caa:	f8cd 800c 	str.w	r8, [sp, #12]
 8012cae:	2330      	movs	r3, #48	@ 0x30
 8012cb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012e60 <_vfiprintf_r+0x21c>
 8012cb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012cb8:	f04f 0901 	mov.w	r9, #1
 8012cbc:	4623      	mov	r3, r4
 8012cbe:	469a      	mov	sl, r3
 8012cc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cc4:	b10a      	cbz	r2, 8012cca <_vfiprintf_r+0x86>
 8012cc6:	2a25      	cmp	r2, #37	@ 0x25
 8012cc8:	d1f9      	bne.n	8012cbe <_vfiprintf_r+0x7a>
 8012cca:	ebba 0b04 	subs.w	fp, sl, r4
 8012cce:	d00b      	beq.n	8012ce8 <_vfiprintf_r+0xa4>
 8012cd0:	465b      	mov	r3, fp
 8012cd2:	4622      	mov	r2, r4
 8012cd4:	4629      	mov	r1, r5
 8012cd6:	4630      	mov	r0, r6
 8012cd8:	f7ff ffa1 	bl	8012c1e <__sfputs_r>
 8012cdc:	3001      	adds	r0, #1
 8012cde:	f000 80a7 	beq.w	8012e30 <_vfiprintf_r+0x1ec>
 8012ce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ce4:	445a      	add	r2, fp
 8012ce6:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	f000 809f 	beq.w	8012e30 <_vfiprintf_r+0x1ec>
 8012cf2:	2300      	movs	r3, #0
 8012cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8012cf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cfc:	f10a 0a01 	add.w	sl, sl, #1
 8012d00:	9304      	str	r3, [sp, #16]
 8012d02:	9307      	str	r3, [sp, #28]
 8012d04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012d08:	931a      	str	r3, [sp, #104]	@ 0x68
 8012d0a:	4654      	mov	r4, sl
 8012d0c:	2205      	movs	r2, #5
 8012d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d12:	4853      	ldr	r0, [pc, #332]	@ (8012e60 <_vfiprintf_r+0x21c>)
 8012d14:	f7ed fa6c 	bl	80001f0 <memchr>
 8012d18:	9a04      	ldr	r2, [sp, #16]
 8012d1a:	b9d8      	cbnz	r0, 8012d54 <_vfiprintf_r+0x110>
 8012d1c:	06d1      	lsls	r1, r2, #27
 8012d1e:	bf44      	itt	mi
 8012d20:	2320      	movmi	r3, #32
 8012d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d26:	0713      	lsls	r3, r2, #28
 8012d28:	bf44      	itt	mi
 8012d2a:	232b      	movmi	r3, #43	@ 0x2b
 8012d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d30:	f89a 3000 	ldrb.w	r3, [sl]
 8012d34:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d36:	d015      	beq.n	8012d64 <_vfiprintf_r+0x120>
 8012d38:	9a07      	ldr	r2, [sp, #28]
 8012d3a:	4654      	mov	r4, sl
 8012d3c:	2000      	movs	r0, #0
 8012d3e:	f04f 0c0a 	mov.w	ip, #10
 8012d42:	4621      	mov	r1, r4
 8012d44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d48:	3b30      	subs	r3, #48	@ 0x30
 8012d4a:	2b09      	cmp	r3, #9
 8012d4c:	d94b      	bls.n	8012de6 <_vfiprintf_r+0x1a2>
 8012d4e:	b1b0      	cbz	r0, 8012d7e <_vfiprintf_r+0x13a>
 8012d50:	9207      	str	r2, [sp, #28]
 8012d52:	e014      	b.n	8012d7e <_vfiprintf_r+0x13a>
 8012d54:	eba0 0308 	sub.w	r3, r0, r8
 8012d58:	fa09 f303 	lsl.w	r3, r9, r3
 8012d5c:	4313      	orrs	r3, r2
 8012d5e:	9304      	str	r3, [sp, #16]
 8012d60:	46a2      	mov	sl, r4
 8012d62:	e7d2      	b.n	8012d0a <_vfiprintf_r+0xc6>
 8012d64:	9b03      	ldr	r3, [sp, #12]
 8012d66:	1d19      	adds	r1, r3, #4
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	9103      	str	r1, [sp, #12]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	bfbb      	ittet	lt
 8012d70:	425b      	neglt	r3, r3
 8012d72:	f042 0202 	orrlt.w	r2, r2, #2
 8012d76:	9307      	strge	r3, [sp, #28]
 8012d78:	9307      	strlt	r3, [sp, #28]
 8012d7a:	bfb8      	it	lt
 8012d7c:	9204      	strlt	r2, [sp, #16]
 8012d7e:	7823      	ldrb	r3, [r4, #0]
 8012d80:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d82:	d10a      	bne.n	8012d9a <_vfiprintf_r+0x156>
 8012d84:	7863      	ldrb	r3, [r4, #1]
 8012d86:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d88:	d132      	bne.n	8012df0 <_vfiprintf_r+0x1ac>
 8012d8a:	9b03      	ldr	r3, [sp, #12]
 8012d8c:	1d1a      	adds	r2, r3, #4
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	9203      	str	r2, [sp, #12]
 8012d92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d96:	3402      	adds	r4, #2
 8012d98:	9305      	str	r3, [sp, #20]
 8012d9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012e70 <_vfiprintf_r+0x22c>
 8012d9e:	7821      	ldrb	r1, [r4, #0]
 8012da0:	2203      	movs	r2, #3
 8012da2:	4650      	mov	r0, sl
 8012da4:	f7ed fa24 	bl	80001f0 <memchr>
 8012da8:	b138      	cbz	r0, 8012dba <_vfiprintf_r+0x176>
 8012daa:	9b04      	ldr	r3, [sp, #16]
 8012dac:	eba0 000a 	sub.w	r0, r0, sl
 8012db0:	2240      	movs	r2, #64	@ 0x40
 8012db2:	4082      	lsls	r2, r0
 8012db4:	4313      	orrs	r3, r2
 8012db6:	3401      	adds	r4, #1
 8012db8:	9304      	str	r3, [sp, #16]
 8012dba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012dbe:	4829      	ldr	r0, [pc, #164]	@ (8012e64 <_vfiprintf_r+0x220>)
 8012dc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012dc4:	2206      	movs	r2, #6
 8012dc6:	f7ed fa13 	bl	80001f0 <memchr>
 8012dca:	2800      	cmp	r0, #0
 8012dcc:	d03f      	beq.n	8012e4e <_vfiprintf_r+0x20a>
 8012dce:	4b26      	ldr	r3, [pc, #152]	@ (8012e68 <_vfiprintf_r+0x224>)
 8012dd0:	bb1b      	cbnz	r3, 8012e1a <_vfiprintf_r+0x1d6>
 8012dd2:	9b03      	ldr	r3, [sp, #12]
 8012dd4:	3307      	adds	r3, #7
 8012dd6:	f023 0307 	bic.w	r3, r3, #7
 8012dda:	3308      	adds	r3, #8
 8012ddc:	9303      	str	r3, [sp, #12]
 8012dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012de0:	443b      	add	r3, r7
 8012de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012de4:	e76a      	b.n	8012cbc <_vfiprintf_r+0x78>
 8012de6:	fb0c 3202 	mla	r2, ip, r2, r3
 8012dea:	460c      	mov	r4, r1
 8012dec:	2001      	movs	r0, #1
 8012dee:	e7a8      	b.n	8012d42 <_vfiprintf_r+0xfe>
 8012df0:	2300      	movs	r3, #0
 8012df2:	3401      	adds	r4, #1
 8012df4:	9305      	str	r3, [sp, #20]
 8012df6:	4619      	mov	r1, r3
 8012df8:	f04f 0c0a 	mov.w	ip, #10
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012e02:	3a30      	subs	r2, #48	@ 0x30
 8012e04:	2a09      	cmp	r2, #9
 8012e06:	d903      	bls.n	8012e10 <_vfiprintf_r+0x1cc>
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d0c6      	beq.n	8012d9a <_vfiprintf_r+0x156>
 8012e0c:	9105      	str	r1, [sp, #20]
 8012e0e:	e7c4      	b.n	8012d9a <_vfiprintf_r+0x156>
 8012e10:	fb0c 2101 	mla	r1, ip, r1, r2
 8012e14:	4604      	mov	r4, r0
 8012e16:	2301      	movs	r3, #1
 8012e18:	e7f0      	b.n	8012dfc <_vfiprintf_r+0x1b8>
 8012e1a:	ab03      	add	r3, sp, #12
 8012e1c:	9300      	str	r3, [sp, #0]
 8012e1e:	462a      	mov	r2, r5
 8012e20:	4b12      	ldr	r3, [pc, #72]	@ (8012e6c <_vfiprintf_r+0x228>)
 8012e22:	a904      	add	r1, sp, #16
 8012e24:	4630      	mov	r0, r6
 8012e26:	f3af 8000 	nop.w
 8012e2a:	4607      	mov	r7, r0
 8012e2c:	1c78      	adds	r0, r7, #1
 8012e2e:	d1d6      	bne.n	8012dde <_vfiprintf_r+0x19a>
 8012e30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012e32:	07d9      	lsls	r1, r3, #31
 8012e34:	d405      	bmi.n	8012e42 <_vfiprintf_r+0x1fe>
 8012e36:	89ab      	ldrh	r3, [r5, #12]
 8012e38:	059a      	lsls	r2, r3, #22
 8012e3a:	d402      	bmi.n	8012e42 <_vfiprintf_r+0x1fe>
 8012e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012e3e:	f7ff fdcf 	bl	80129e0 <__retarget_lock_release_recursive>
 8012e42:	89ab      	ldrh	r3, [r5, #12]
 8012e44:	065b      	lsls	r3, r3, #25
 8012e46:	f53f af1f 	bmi.w	8012c88 <_vfiprintf_r+0x44>
 8012e4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012e4c:	e71e      	b.n	8012c8c <_vfiprintf_r+0x48>
 8012e4e:	ab03      	add	r3, sp, #12
 8012e50:	9300      	str	r3, [sp, #0]
 8012e52:	462a      	mov	r2, r5
 8012e54:	4b05      	ldr	r3, [pc, #20]	@ (8012e6c <_vfiprintf_r+0x228>)
 8012e56:	a904      	add	r1, sp, #16
 8012e58:	4630      	mov	r0, r6
 8012e5a:	f000 f879 	bl	8012f50 <_printf_i>
 8012e5e:	e7e4      	b.n	8012e2a <_vfiprintf_r+0x1e6>
 8012e60:	08013bbc 	.word	0x08013bbc
 8012e64:	08013bc6 	.word	0x08013bc6
 8012e68:	00000000 	.word	0x00000000
 8012e6c:	08012c1f 	.word	0x08012c1f
 8012e70:	08013bc2 	.word	0x08013bc2

08012e74 <_printf_common>:
 8012e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e78:	4616      	mov	r6, r2
 8012e7a:	4698      	mov	r8, r3
 8012e7c:	688a      	ldr	r2, [r1, #8]
 8012e7e:	690b      	ldr	r3, [r1, #16]
 8012e80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012e84:	4293      	cmp	r3, r2
 8012e86:	bfb8      	it	lt
 8012e88:	4613      	movlt	r3, r2
 8012e8a:	6033      	str	r3, [r6, #0]
 8012e8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012e90:	4607      	mov	r7, r0
 8012e92:	460c      	mov	r4, r1
 8012e94:	b10a      	cbz	r2, 8012e9a <_printf_common+0x26>
 8012e96:	3301      	adds	r3, #1
 8012e98:	6033      	str	r3, [r6, #0]
 8012e9a:	6823      	ldr	r3, [r4, #0]
 8012e9c:	0699      	lsls	r1, r3, #26
 8012e9e:	bf42      	ittt	mi
 8012ea0:	6833      	ldrmi	r3, [r6, #0]
 8012ea2:	3302      	addmi	r3, #2
 8012ea4:	6033      	strmi	r3, [r6, #0]
 8012ea6:	6825      	ldr	r5, [r4, #0]
 8012ea8:	f015 0506 	ands.w	r5, r5, #6
 8012eac:	d106      	bne.n	8012ebc <_printf_common+0x48>
 8012eae:	f104 0a19 	add.w	sl, r4, #25
 8012eb2:	68e3      	ldr	r3, [r4, #12]
 8012eb4:	6832      	ldr	r2, [r6, #0]
 8012eb6:	1a9b      	subs	r3, r3, r2
 8012eb8:	42ab      	cmp	r3, r5
 8012eba:	dc26      	bgt.n	8012f0a <_printf_common+0x96>
 8012ebc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012ec0:	6822      	ldr	r2, [r4, #0]
 8012ec2:	3b00      	subs	r3, #0
 8012ec4:	bf18      	it	ne
 8012ec6:	2301      	movne	r3, #1
 8012ec8:	0692      	lsls	r2, r2, #26
 8012eca:	d42b      	bmi.n	8012f24 <_printf_common+0xb0>
 8012ecc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012ed0:	4641      	mov	r1, r8
 8012ed2:	4638      	mov	r0, r7
 8012ed4:	47c8      	blx	r9
 8012ed6:	3001      	adds	r0, #1
 8012ed8:	d01e      	beq.n	8012f18 <_printf_common+0xa4>
 8012eda:	6823      	ldr	r3, [r4, #0]
 8012edc:	6922      	ldr	r2, [r4, #16]
 8012ede:	f003 0306 	and.w	r3, r3, #6
 8012ee2:	2b04      	cmp	r3, #4
 8012ee4:	bf02      	ittt	eq
 8012ee6:	68e5      	ldreq	r5, [r4, #12]
 8012ee8:	6833      	ldreq	r3, [r6, #0]
 8012eea:	1aed      	subeq	r5, r5, r3
 8012eec:	68a3      	ldr	r3, [r4, #8]
 8012eee:	bf0c      	ite	eq
 8012ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ef4:	2500      	movne	r5, #0
 8012ef6:	4293      	cmp	r3, r2
 8012ef8:	bfc4      	itt	gt
 8012efa:	1a9b      	subgt	r3, r3, r2
 8012efc:	18ed      	addgt	r5, r5, r3
 8012efe:	2600      	movs	r6, #0
 8012f00:	341a      	adds	r4, #26
 8012f02:	42b5      	cmp	r5, r6
 8012f04:	d11a      	bne.n	8012f3c <_printf_common+0xc8>
 8012f06:	2000      	movs	r0, #0
 8012f08:	e008      	b.n	8012f1c <_printf_common+0xa8>
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	4652      	mov	r2, sl
 8012f0e:	4641      	mov	r1, r8
 8012f10:	4638      	mov	r0, r7
 8012f12:	47c8      	blx	r9
 8012f14:	3001      	adds	r0, #1
 8012f16:	d103      	bne.n	8012f20 <_printf_common+0xac>
 8012f18:	f04f 30ff 	mov.w	r0, #4294967295
 8012f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f20:	3501      	adds	r5, #1
 8012f22:	e7c6      	b.n	8012eb2 <_printf_common+0x3e>
 8012f24:	18e1      	adds	r1, r4, r3
 8012f26:	1c5a      	adds	r2, r3, #1
 8012f28:	2030      	movs	r0, #48	@ 0x30
 8012f2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012f2e:	4422      	add	r2, r4
 8012f30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012f38:	3302      	adds	r3, #2
 8012f3a:	e7c7      	b.n	8012ecc <_printf_common+0x58>
 8012f3c:	2301      	movs	r3, #1
 8012f3e:	4622      	mov	r2, r4
 8012f40:	4641      	mov	r1, r8
 8012f42:	4638      	mov	r0, r7
 8012f44:	47c8      	blx	r9
 8012f46:	3001      	adds	r0, #1
 8012f48:	d0e6      	beq.n	8012f18 <_printf_common+0xa4>
 8012f4a:	3601      	adds	r6, #1
 8012f4c:	e7d9      	b.n	8012f02 <_printf_common+0x8e>
	...

08012f50 <_printf_i>:
 8012f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f54:	7e0f      	ldrb	r7, [r1, #24]
 8012f56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012f58:	2f78      	cmp	r7, #120	@ 0x78
 8012f5a:	4691      	mov	r9, r2
 8012f5c:	4680      	mov	r8, r0
 8012f5e:	460c      	mov	r4, r1
 8012f60:	469a      	mov	sl, r3
 8012f62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012f66:	d807      	bhi.n	8012f78 <_printf_i+0x28>
 8012f68:	2f62      	cmp	r7, #98	@ 0x62
 8012f6a:	d80a      	bhi.n	8012f82 <_printf_i+0x32>
 8012f6c:	2f00      	cmp	r7, #0
 8012f6e:	f000 80d1 	beq.w	8013114 <_printf_i+0x1c4>
 8012f72:	2f58      	cmp	r7, #88	@ 0x58
 8012f74:	f000 80b8 	beq.w	80130e8 <_printf_i+0x198>
 8012f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012f80:	e03a      	b.n	8012ff8 <_printf_i+0xa8>
 8012f82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012f86:	2b15      	cmp	r3, #21
 8012f88:	d8f6      	bhi.n	8012f78 <_printf_i+0x28>
 8012f8a:	a101      	add	r1, pc, #4	@ (adr r1, 8012f90 <_printf_i+0x40>)
 8012f8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012f90:	08012fe9 	.word	0x08012fe9
 8012f94:	08012ffd 	.word	0x08012ffd
 8012f98:	08012f79 	.word	0x08012f79
 8012f9c:	08012f79 	.word	0x08012f79
 8012fa0:	08012f79 	.word	0x08012f79
 8012fa4:	08012f79 	.word	0x08012f79
 8012fa8:	08012ffd 	.word	0x08012ffd
 8012fac:	08012f79 	.word	0x08012f79
 8012fb0:	08012f79 	.word	0x08012f79
 8012fb4:	08012f79 	.word	0x08012f79
 8012fb8:	08012f79 	.word	0x08012f79
 8012fbc:	080130fb 	.word	0x080130fb
 8012fc0:	08013027 	.word	0x08013027
 8012fc4:	080130b5 	.word	0x080130b5
 8012fc8:	08012f79 	.word	0x08012f79
 8012fcc:	08012f79 	.word	0x08012f79
 8012fd0:	0801311d 	.word	0x0801311d
 8012fd4:	08012f79 	.word	0x08012f79
 8012fd8:	08013027 	.word	0x08013027
 8012fdc:	08012f79 	.word	0x08012f79
 8012fe0:	08012f79 	.word	0x08012f79
 8012fe4:	080130bd 	.word	0x080130bd
 8012fe8:	6833      	ldr	r3, [r6, #0]
 8012fea:	1d1a      	adds	r2, r3, #4
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	6032      	str	r2, [r6, #0]
 8012ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012ff4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012ff8:	2301      	movs	r3, #1
 8012ffa:	e09c      	b.n	8013136 <_printf_i+0x1e6>
 8012ffc:	6833      	ldr	r3, [r6, #0]
 8012ffe:	6820      	ldr	r0, [r4, #0]
 8013000:	1d19      	adds	r1, r3, #4
 8013002:	6031      	str	r1, [r6, #0]
 8013004:	0606      	lsls	r6, r0, #24
 8013006:	d501      	bpl.n	801300c <_printf_i+0xbc>
 8013008:	681d      	ldr	r5, [r3, #0]
 801300a:	e003      	b.n	8013014 <_printf_i+0xc4>
 801300c:	0645      	lsls	r5, r0, #25
 801300e:	d5fb      	bpl.n	8013008 <_printf_i+0xb8>
 8013010:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013014:	2d00      	cmp	r5, #0
 8013016:	da03      	bge.n	8013020 <_printf_i+0xd0>
 8013018:	232d      	movs	r3, #45	@ 0x2d
 801301a:	426d      	negs	r5, r5
 801301c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013020:	4858      	ldr	r0, [pc, #352]	@ (8013184 <_printf_i+0x234>)
 8013022:	230a      	movs	r3, #10
 8013024:	e011      	b.n	801304a <_printf_i+0xfa>
 8013026:	6821      	ldr	r1, [r4, #0]
 8013028:	6833      	ldr	r3, [r6, #0]
 801302a:	0608      	lsls	r0, r1, #24
 801302c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013030:	d402      	bmi.n	8013038 <_printf_i+0xe8>
 8013032:	0649      	lsls	r1, r1, #25
 8013034:	bf48      	it	mi
 8013036:	b2ad      	uxthmi	r5, r5
 8013038:	2f6f      	cmp	r7, #111	@ 0x6f
 801303a:	4852      	ldr	r0, [pc, #328]	@ (8013184 <_printf_i+0x234>)
 801303c:	6033      	str	r3, [r6, #0]
 801303e:	bf14      	ite	ne
 8013040:	230a      	movne	r3, #10
 8013042:	2308      	moveq	r3, #8
 8013044:	2100      	movs	r1, #0
 8013046:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801304a:	6866      	ldr	r6, [r4, #4]
 801304c:	60a6      	str	r6, [r4, #8]
 801304e:	2e00      	cmp	r6, #0
 8013050:	db05      	blt.n	801305e <_printf_i+0x10e>
 8013052:	6821      	ldr	r1, [r4, #0]
 8013054:	432e      	orrs	r6, r5
 8013056:	f021 0104 	bic.w	r1, r1, #4
 801305a:	6021      	str	r1, [r4, #0]
 801305c:	d04b      	beq.n	80130f6 <_printf_i+0x1a6>
 801305e:	4616      	mov	r6, r2
 8013060:	fbb5 f1f3 	udiv	r1, r5, r3
 8013064:	fb03 5711 	mls	r7, r3, r1, r5
 8013068:	5dc7      	ldrb	r7, [r0, r7]
 801306a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801306e:	462f      	mov	r7, r5
 8013070:	42bb      	cmp	r3, r7
 8013072:	460d      	mov	r5, r1
 8013074:	d9f4      	bls.n	8013060 <_printf_i+0x110>
 8013076:	2b08      	cmp	r3, #8
 8013078:	d10b      	bne.n	8013092 <_printf_i+0x142>
 801307a:	6823      	ldr	r3, [r4, #0]
 801307c:	07df      	lsls	r7, r3, #31
 801307e:	d508      	bpl.n	8013092 <_printf_i+0x142>
 8013080:	6923      	ldr	r3, [r4, #16]
 8013082:	6861      	ldr	r1, [r4, #4]
 8013084:	4299      	cmp	r1, r3
 8013086:	bfde      	ittt	le
 8013088:	2330      	movle	r3, #48	@ 0x30
 801308a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801308e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013092:	1b92      	subs	r2, r2, r6
 8013094:	6122      	str	r2, [r4, #16]
 8013096:	f8cd a000 	str.w	sl, [sp]
 801309a:	464b      	mov	r3, r9
 801309c:	aa03      	add	r2, sp, #12
 801309e:	4621      	mov	r1, r4
 80130a0:	4640      	mov	r0, r8
 80130a2:	f7ff fee7 	bl	8012e74 <_printf_common>
 80130a6:	3001      	adds	r0, #1
 80130a8:	d14a      	bne.n	8013140 <_printf_i+0x1f0>
 80130aa:	f04f 30ff 	mov.w	r0, #4294967295
 80130ae:	b004      	add	sp, #16
 80130b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130b4:	6823      	ldr	r3, [r4, #0]
 80130b6:	f043 0320 	orr.w	r3, r3, #32
 80130ba:	6023      	str	r3, [r4, #0]
 80130bc:	4832      	ldr	r0, [pc, #200]	@ (8013188 <_printf_i+0x238>)
 80130be:	2778      	movs	r7, #120	@ 0x78
 80130c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80130c4:	6823      	ldr	r3, [r4, #0]
 80130c6:	6831      	ldr	r1, [r6, #0]
 80130c8:	061f      	lsls	r7, r3, #24
 80130ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80130ce:	d402      	bmi.n	80130d6 <_printf_i+0x186>
 80130d0:	065f      	lsls	r7, r3, #25
 80130d2:	bf48      	it	mi
 80130d4:	b2ad      	uxthmi	r5, r5
 80130d6:	6031      	str	r1, [r6, #0]
 80130d8:	07d9      	lsls	r1, r3, #31
 80130da:	bf44      	itt	mi
 80130dc:	f043 0320 	orrmi.w	r3, r3, #32
 80130e0:	6023      	strmi	r3, [r4, #0]
 80130e2:	b11d      	cbz	r5, 80130ec <_printf_i+0x19c>
 80130e4:	2310      	movs	r3, #16
 80130e6:	e7ad      	b.n	8013044 <_printf_i+0xf4>
 80130e8:	4826      	ldr	r0, [pc, #152]	@ (8013184 <_printf_i+0x234>)
 80130ea:	e7e9      	b.n	80130c0 <_printf_i+0x170>
 80130ec:	6823      	ldr	r3, [r4, #0]
 80130ee:	f023 0320 	bic.w	r3, r3, #32
 80130f2:	6023      	str	r3, [r4, #0]
 80130f4:	e7f6      	b.n	80130e4 <_printf_i+0x194>
 80130f6:	4616      	mov	r6, r2
 80130f8:	e7bd      	b.n	8013076 <_printf_i+0x126>
 80130fa:	6833      	ldr	r3, [r6, #0]
 80130fc:	6825      	ldr	r5, [r4, #0]
 80130fe:	6961      	ldr	r1, [r4, #20]
 8013100:	1d18      	adds	r0, r3, #4
 8013102:	6030      	str	r0, [r6, #0]
 8013104:	062e      	lsls	r6, r5, #24
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	d501      	bpl.n	801310e <_printf_i+0x1be>
 801310a:	6019      	str	r1, [r3, #0]
 801310c:	e002      	b.n	8013114 <_printf_i+0x1c4>
 801310e:	0668      	lsls	r0, r5, #25
 8013110:	d5fb      	bpl.n	801310a <_printf_i+0x1ba>
 8013112:	8019      	strh	r1, [r3, #0]
 8013114:	2300      	movs	r3, #0
 8013116:	6123      	str	r3, [r4, #16]
 8013118:	4616      	mov	r6, r2
 801311a:	e7bc      	b.n	8013096 <_printf_i+0x146>
 801311c:	6833      	ldr	r3, [r6, #0]
 801311e:	1d1a      	adds	r2, r3, #4
 8013120:	6032      	str	r2, [r6, #0]
 8013122:	681e      	ldr	r6, [r3, #0]
 8013124:	6862      	ldr	r2, [r4, #4]
 8013126:	2100      	movs	r1, #0
 8013128:	4630      	mov	r0, r6
 801312a:	f7ed f861 	bl	80001f0 <memchr>
 801312e:	b108      	cbz	r0, 8013134 <_printf_i+0x1e4>
 8013130:	1b80      	subs	r0, r0, r6
 8013132:	6060      	str	r0, [r4, #4]
 8013134:	6863      	ldr	r3, [r4, #4]
 8013136:	6123      	str	r3, [r4, #16]
 8013138:	2300      	movs	r3, #0
 801313a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801313e:	e7aa      	b.n	8013096 <_printf_i+0x146>
 8013140:	6923      	ldr	r3, [r4, #16]
 8013142:	4632      	mov	r2, r6
 8013144:	4649      	mov	r1, r9
 8013146:	4640      	mov	r0, r8
 8013148:	47d0      	blx	sl
 801314a:	3001      	adds	r0, #1
 801314c:	d0ad      	beq.n	80130aa <_printf_i+0x15a>
 801314e:	6823      	ldr	r3, [r4, #0]
 8013150:	079b      	lsls	r3, r3, #30
 8013152:	d413      	bmi.n	801317c <_printf_i+0x22c>
 8013154:	68e0      	ldr	r0, [r4, #12]
 8013156:	9b03      	ldr	r3, [sp, #12]
 8013158:	4298      	cmp	r0, r3
 801315a:	bfb8      	it	lt
 801315c:	4618      	movlt	r0, r3
 801315e:	e7a6      	b.n	80130ae <_printf_i+0x15e>
 8013160:	2301      	movs	r3, #1
 8013162:	4632      	mov	r2, r6
 8013164:	4649      	mov	r1, r9
 8013166:	4640      	mov	r0, r8
 8013168:	47d0      	blx	sl
 801316a:	3001      	adds	r0, #1
 801316c:	d09d      	beq.n	80130aa <_printf_i+0x15a>
 801316e:	3501      	adds	r5, #1
 8013170:	68e3      	ldr	r3, [r4, #12]
 8013172:	9903      	ldr	r1, [sp, #12]
 8013174:	1a5b      	subs	r3, r3, r1
 8013176:	42ab      	cmp	r3, r5
 8013178:	dcf2      	bgt.n	8013160 <_printf_i+0x210>
 801317a:	e7eb      	b.n	8013154 <_printf_i+0x204>
 801317c:	2500      	movs	r5, #0
 801317e:	f104 0619 	add.w	r6, r4, #25
 8013182:	e7f5      	b.n	8013170 <_printf_i+0x220>
 8013184:	08013bcd 	.word	0x08013bcd
 8013188:	08013bde 	.word	0x08013bde

0801318c <__sflush_r>:
 801318c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013194:	0716      	lsls	r6, r2, #28
 8013196:	4605      	mov	r5, r0
 8013198:	460c      	mov	r4, r1
 801319a:	d454      	bmi.n	8013246 <__sflush_r+0xba>
 801319c:	684b      	ldr	r3, [r1, #4]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	dc02      	bgt.n	80131a8 <__sflush_r+0x1c>
 80131a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	dd48      	ble.n	801323a <__sflush_r+0xae>
 80131a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80131aa:	2e00      	cmp	r6, #0
 80131ac:	d045      	beq.n	801323a <__sflush_r+0xae>
 80131ae:	2300      	movs	r3, #0
 80131b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80131b4:	682f      	ldr	r7, [r5, #0]
 80131b6:	6a21      	ldr	r1, [r4, #32]
 80131b8:	602b      	str	r3, [r5, #0]
 80131ba:	d030      	beq.n	801321e <__sflush_r+0x92>
 80131bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80131be:	89a3      	ldrh	r3, [r4, #12]
 80131c0:	0759      	lsls	r1, r3, #29
 80131c2:	d505      	bpl.n	80131d0 <__sflush_r+0x44>
 80131c4:	6863      	ldr	r3, [r4, #4]
 80131c6:	1ad2      	subs	r2, r2, r3
 80131c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80131ca:	b10b      	cbz	r3, 80131d0 <__sflush_r+0x44>
 80131cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80131ce:	1ad2      	subs	r2, r2, r3
 80131d0:	2300      	movs	r3, #0
 80131d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80131d4:	6a21      	ldr	r1, [r4, #32]
 80131d6:	4628      	mov	r0, r5
 80131d8:	47b0      	blx	r6
 80131da:	1c43      	adds	r3, r0, #1
 80131dc:	89a3      	ldrh	r3, [r4, #12]
 80131de:	d106      	bne.n	80131ee <__sflush_r+0x62>
 80131e0:	6829      	ldr	r1, [r5, #0]
 80131e2:	291d      	cmp	r1, #29
 80131e4:	d82b      	bhi.n	801323e <__sflush_r+0xb2>
 80131e6:	4a2a      	ldr	r2, [pc, #168]	@ (8013290 <__sflush_r+0x104>)
 80131e8:	40ca      	lsrs	r2, r1
 80131ea:	07d6      	lsls	r6, r2, #31
 80131ec:	d527      	bpl.n	801323e <__sflush_r+0xb2>
 80131ee:	2200      	movs	r2, #0
 80131f0:	6062      	str	r2, [r4, #4]
 80131f2:	04d9      	lsls	r1, r3, #19
 80131f4:	6922      	ldr	r2, [r4, #16]
 80131f6:	6022      	str	r2, [r4, #0]
 80131f8:	d504      	bpl.n	8013204 <__sflush_r+0x78>
 80131fa:	1c42      	adds	r2, r0, #1
 80131fc:	d101      	bne.n	8013202 <__sflush_r+0x76>
 80131fe:	682b      	ldr	r3, [r5, #0]
 8013200:	b903      	cbnz	r3, 8013204 <__sflush_r+0x78>
 8013202:	6560      	str	r0, [r4, #84]	@ 0x54
 8013204:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013206:	602f      	str	r7, [r5, #0]
 8013208:	b1b9      	cbz	r1, 801323a <__sflush_r+0xae>
 801320a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801320e:	4299      	cmp	r1, r3
 8013210:	d002      	beq.n	8013218 <__sflush_r+0x8c>
 8013212:	4628      	mov	r0, r5
 8013214:	f7ff fbf4 	bl	8012a00 <_free_r>
 8013218:	2300      	movs	r3, #0
 801321a:	6363      	str	r3, [r4, #52]	@ 0x34
 801321c:	e00d      	b.n	801323a <__sflush_r+0xae>
 801321e:	2301      	movs	r3, #1
 8013220:	4628      	mov	r0, r5
 8013222:	47b0      	blx	r6
 8013224:	4602      	mov	r2, r0
 8013226:	1c50      	adds	r0, r2, #1
 8013228:	d1c9      	bne.n	80131be <__sflush_r+0x32>
 801322a:	682b      	ldr	r3, [r5, #0]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d0c6      	beq.n	80131be <__sflush_r+0x32>
 8013230:	2b1d      	cmp	r3, #29
 8013232:	d001      	beq.n	8013238 <__sflush_r+0xac>
 8013234:	2b16      	cmp	r3, #22
 8013236:	d11e      	bne.n	8013276 <__sflush_r+0xea>
 8013238:	602f      	str	r7, [r5, #0]
 801323a:	2000      	movs	r0, #0
 801323c:	e022      	b.n	8013284 <__sflush_r+0xf8>
 801323e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013242:	b21b      	sxth	r3, r3
 8013244:	e01b      	b.n	801327e <__sflush_r+0xf2>
 8013246:	690f      	ldr	r7, [r1, #16]
 8013248:	2f00      	cmp	r7, #0
 801324a:	d0f6      	beq.n	801323a <__sflush_r+0xae>
 801324c:	0793      	lsls	r3, r2, #30
 801324e:	680e      	ldr	r6, [r1, #0]
 8013250:	bf08      	it	eq
 8013252:	694b      	ldreq	r3, [r1, #20]
 8013254:	600f      	str	r7, [r1, #0]
 8013256:	bf18      	it	ne
 8013258:	2300      	movne	r3, #0
 801325a:	eba6 0807 	sub.w	r8, r6, r7
 801325e:	608b      	str	r3, [r1, #8]
 8013260:	f1b8 0f00 	cmp.w	r8, #0
 8013264:	dde9      	ble.n	801323a <__sflush_r+0xae>
 8013266:	6a21      	ldr	r1, [r4, #32]
 8013268:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801326a:	4643      	mov	r3, r8
 801326c:	463a      	mov	r2, r7
 801326e:	4628      	mov	r0, r5
 8013270:	47b0      	blx	r6
 8013272:	2800      	cmp	r0, #0
 8013274:	dc08      	bgt.n	8013288 <__sflush_r+0xfc>
 8013276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801327a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801327e:	81a3      	strh	r3, [r4, #12]
 8013280:	f04f 30ff 	mov.w	r0, #4294967295
 8013284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013288:	4407      	add	r7, r0
 801328a:	eba8 0800 	sub.w	r8, r8, r0
 801328e:	e7e7      	b.n	8013260 <__sflush_r+0xd4>
 8013290:	20400001 	.word	0x20400001

08013294 <_fflush_r>:
 8013294:	b538      	push	{r3, r4, r5, lr}
 8013296:	690b      	ldr	r3, [r1, #16]
 8013298:	4605      	mov	r5, r0
 801329a:	460c      	mov	r4, r1
 801329c:	b913      	cbnz	r3, 80132a4 <_fflush_r+0x10>
 801329e:	2500      	movs	r5, #0
 80132a0:	4628      	mov	r0, r5
 80132a2:	bd38      	pop	{r3, r4, r5, pc}
 80132a4:	b118      	cbz	r0, 80132ae <_fflush_r+0x1a>
 80132a6:	6a03      	ldr	r3, [r0, #32]
 80132a8:	b90b      	cbnz	r3, 80132ae <_fflush_r+0x1a>
 80132aa:	f7ff f987 	bl	80125bc <__sinit>
 80132ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d0f3      	beq.n	801329e <_fflush_r+0xa>
 80132b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80132b8:	07d0      	lsls	r0, r2, #31
 80132ba:	d404      	bmi.n	80132c6 <_fflush_r+0x32>
 80132bc:	0599      	lsls	r1, r3, #22
 80132be:	d402      	bmi.n	80132c6 <_fflush_r+0x32>
 80132c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132c2:	f7ff fb8c 	bl	80129de <__retarget_lock_acquire_recursive>
 80132c6:	4628      	mov	r0, r5
 80132c8:	4621      	mov	r1, r4
 80132ca:	f7ff ff5f 	bl	801318c <__sflush_r>
 80132ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80132d0:	07da      	lsls	r2, r3, #31
 80132d2:	4605      	mov	r5, r0
 80132d4:	d4e4      	bmi.n	80132a0 <_fflush_r+0xc>
 80132d6:	89a3      	ldrh	r3, [r4, #12]
 80132d8:	059b      	lsls	r3, r3, #22
 80132da:	d4e1      	bmi.n	80132a0 <_fflush_r+0xc>
 80132dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132de:	f7ff fb7f 	bl	80129e0 <__retarget_lock_release_recursive>
 80132e2:	e7dd      	b.n	80132a0 <_fflush_r+0xc>

080132e4 <__swhatbuf_r>:
 80132e4:	b570      	push	{r4, r5, r6, lr}
 80132e6:	460c      	mov	r4, r1
 80132e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132ec:	2900      	cmp	r1, #0
 80132ee:	b096      	sub	sp, #88	@ 0x58
 80132f0:	4615      	mov	r5, r2
 80132f2:	461e      	mov	r6, r3
 80132f4:	da0d      	bge.n	8013312 <__swhatbuf_r+0x2e>
 80132f6:	89a3      	ldrh	r3, [r4, #12]
 80132f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80132fc:	f04f 0100 	mov.w	r1, #0
 8013300:	bf14      	ite	ne
 8013302:	2340      	movne	r3, #64	@ 0x40
 8013304:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013308:	2000      	movs	r0, #0
 801330a:	6031      	str	r1, [r6, #0]
 801330c:	602b      	str	r3, [r5, #0]
 801330e:	b016      	add	sp, #88	@ 0x58
 8013310:	bd70      	pop	{r4, r5, r6, pc}
 8013312:	466a      	mov	r2, sp
 8013314:	f000 f848 	bl	80133a8 <_fstat_r>
 8013318:	2800      	cmp	r0, #0
 801331a:	dbec      	blt.n	80132f6 <__swhatbuf_r+0x12>
 801331c:	9901      	ldr	r1, [sp, #4]
 801331e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013322:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013326:	4259      	negs	r1, r3
 8013328:	4159      	adcs	r1, r3
 801332a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801332e:	e7eb      	b.n	8013308 <__swhatbuf_r+0x24>

08013330 <__smakebuf_r>:
 8013330:	898b      	ldrh	r3, [r1, #12]
 8013332:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013334:	079d      	lsls	r5, r3, #30
 8013336:	4606      	mov	r6, r0
 8013338:	460c      	mov	r4, r1
 801333a:	d507      	bpl.n	801334c <__smakebuf_r+0x1c>
 801333c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013340:	6023      	str	r3, [r4, #0]
 8013342:	6123      	str	r3, [r4, #16]
 8013344:	2301      	movs	r3, #1
 8013346:	6163      	str	r3, [r4, #20]
 8013348:	b003      	add	sp, #12
 801334a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801334c:	ab01      	add	r3, sp, #4
 801334e:	466a      	mov	r2, sp
 8013350:	f7ff ffc8 	bl	80132e4 <__swhatbuf_r>
 8013354:	9f00      	ldr	r7, [sp, #0]
 8013356:	4605      	mov	r5, r0
 8013358:	4639      	mov	r1, r7
 801335a:	4630      	mov	r0, r6
 801335c:	f7ff fbbc 	bl	8012ad8 <_malloc_r>
 8013360:	b948      	cbnz	r0, 8013376 <__smakebuf_r+0x46>
 8013362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013366:	059a      	lsls	r2, r3, #22
 8013368:	d4ee      	bmi.n	8013348 <__smakebuf_r+0x18>
 801336a:	f023 0303 	bic.w	r3, r3, #3
 801336e:	f043 0302 	orr.w	r3, r3, #2
 8013372:	81a3      	strh	r3, [r4, #12]
 8013374:	e7e2      	b.n	801333c <__smakebuf_r+0xc>
 8013376:	89a3      	ldrh	r3, [r4, #12]
 8013378:	6020      	str	r0, [r4, #0]
 801337a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801337e:	81a3      	strh	r3, [r4, #12]
 8013380:	9b01      	ldr	r3, [sp, #4]
 8013382:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013386:	b15b      	cbz	r3, 80133a0 <__smakebuf_r+0x70>
 8013388:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801338c:	4630      	mov	r0, r6
 801338e:	f000 f81d 	bl	80133cc <_isatty_r>
 8013392:	b128      	cbz	r0, 80133a0 <__smakebuf_r+0x70>
 8013394:	89a3      	ldrh	r3, [r4, #12]
 8013396:	f023 0303 	bic.w	r3, r3, #3
 801339a:	f043 0301 	orr.w	r3, r3, #1
 801339e:	81a3      	strh	r3, [r4, #12]
 80133a0:	89a3      	ldrh	r3, [r4, #12]
 80133a2:	431d      	orrs	r5, r3
 80133a4:	81a5      	strh	r5, [r4, #12]
 80133a6:	e7cf      	b.n	8013348 <__smakebuf_r+0x18>

080133a8 <_fstat_r>:
 80133a8:	b538      	push	{r3, r4, r5, lr}
 80133aa:	4d07      	ldr	r5, [pc, #28]	@ (80133c8 <_fstat_r+0x20>)
 80133ac:	2300      	movs	r3, #0
 80133ae:	4604      	mov	r4, r0
 80133b0:	4608      	mov	r0, r1
 80133b2:	4611      	mov	r1, r2
 80133b4:	602b      	str	r3, [r5, #0]
 80133b6:	f7ee fece 	bl	8002156 <_fstat>
 80133ba:	1c43      	adds	r3, r0, #1
 80133bc:	d102      	bne.n	80133c4 <_fstat_r+0x1c>
 80133be:	682b      	ldr	r3, [r5, #0]
 80133c0:	b103      	cbz	r3, 80133c4 <_fstat_r+0x1c>
 80133c2:	6023      	str	r3, [r4, #0]
 80133c4:	bd38      	pop	{r3, r4, r5, pc}
 80133c6:	bf00      	nop
 80133c8:	2000a2e8 	.word	0x2000a2e8

080133cc <_isatty_r>:
 80133cc:	b538      	push	{r3, r4, r5, lr}
 80133ce:	4d06      	ldr	r5, [pc, #24]	@ (80133e8 <_isatty_r+0x1c>)
 80133d0:	2300      	movs	r3, #0
 80133d2:	4604      	mov	r4, r0
 80133d4:	4608      	mov	r0, r1
 80133d6:	602b      	str	r3, [r5, #0]
 80133d8:	f7ee fecd 	bl	8002176 <_isatty>
 80133dc:	1c43      	adds	r3, r0, #1
 80133de:	d102      	bne.n	80133e6 <_isatty_r+0x1a>
 80133e0:	682b      	ldr	r3, [r5, #0]
 80133e2:	b103      	cbz	r3, 80133e6 <_isatty_r+0x1a>
 80133e4:	6023      	str	r3, [r4, #0]
 80133e6:	bd38      	pop	{r3, r4, r5, pc}
 80133e8:	2000a2e8 	.word	0x2000a2e8

080133ec <_sbrk_r>:
 80133ec:	b538      	push	{r3, r4, r5, lr}
 80133ee:	4d06      	ldr	r5, [pc, #24]	@ (8013408 <_sbrk_r+0x1c>)
 80133f0:	2300      	movs	r3, #0
 80133f2:	4604      	mov	r4, r0
 80133f4:	4608      	mov	r0, r1
 80133f6:	602b      	str	r3, [r5, #0]
 80133f8:	f7ee fed6 	bl	80021a8 <_sbrk>
 80133fc:	1c43      	adds	r3, r0, #1
 80133fe:	d102      	bne.n	8013406 <_sbrk_r+0x1a>
 8013400:	682b      	ldr	r3, [r5, #0]
 8013402:	b103      	cbz	r3, 8013406 <_sbrk_r+0x1a>
 8013404:	6023      	str	r3, [r4, #0]
 8013406:	bd38      	pop	{r3, r4, r5, pc}
 8013408:	2000a2e8 	.word	0x2000a2e8

0801340c <_init>:
 801340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801340e:	bf00      	nop
 8013410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013412:	bc08      	pop	{r3}
 8013414:	469e      	mov	lr, r3
 8013416:	4770      	bx	lr

08013418 <_fini>:
 8013418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801341a:	bf00      	nop
 801341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801341e:	bc08      	pop	{r3}
 8013420:	469e      	mov	lr, r3
 8013422:	4770      	bx	lr
