{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646323323528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646323323534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 11:02:03 2022 " "Processing started: Thu Mar 03 11:02:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646323323534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323323534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323323534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646323324365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646323324365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 4 2 " "Found 4 design units, including 2 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment-behavioral " "Found design unit 1: seven_segment-behavioral" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646323340552 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 traffic_light-main " "Found design unit 2: traffic_light-main" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646323340552 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646323340552 ""} { "Info" "ISGN_ENTITY_NAME" "2 traffic_light " "Found entity 2: traffic_light" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646323340552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646323340602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state traffic_light.vhd(132) " "VHDL Process Statement warning at traffic_light.vhd(132): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340615 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(134) " "VHDL Process Statement warning at traffic_light.vhd(134): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340615 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(144) " "VHDL Process Statement warning at traffic_light.vhd(144): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340615 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(154) " "VHDL Process Statement warning at traffic_light.vhd(154): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340615 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(164) " "VHDL Process Statement warning at traffic_light.vhd(164): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340616 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(174) " "VHDL Process Statement warning at traffic_light.vhd(174): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340616 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(184) " "VHDL Process Statement warning at traffic_light.vhd(184): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340616 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(194) " "VHDL Process Statement warning at traffic_light.vhd(194): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340616 "|traffic_light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds traffic_light.vhd(204) " "VHDL Process Statement warning at traffic_light.vhd(204): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646323340616 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_State traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"next_State\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_counter traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"state_counter\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSG traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"NSG\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSR traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"NSR\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EWG traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"EWG\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EWR traffic_light.vhd(131) " "VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable \"EWR\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646323340617 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..8\] traffic_light.vhd(41) " "Using initial value X (don't care) for net \"LEDG\[9..8\]\" at traffic_light.vhd(41)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340618 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] traffic_light.vhd(41) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at traffic_light.vhd(41)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340619 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..0\] traffic_light.vhd(41) " "Using initial value X (don't care) for net \"LEDG\[3..0\]\" at traffic_light.vhd(41)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340619 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..5\] traffic_light.vhd(42) " "Using initial value X (don't care) for net \"LEDR\[9..5\]\" at traffic_light.vhd(42)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340619 "|traffic_light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3..1\] traffic_light.vhd(42) " "Using initial value X (don't care) for net \"LEDR\[3..1\]\" at traffic_light.vhd(42)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340619 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EWR traffic_light.vhd(131) " "Inferred latch for \"EWR\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EWG traffic_light.vhd(131) " "Inferred latch for \"EWG\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSR traffic_light.vhd(131) " "Inferred latch for \"NSR\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSG traffic_light.vhd(131) " "Inferred latch for \"NSG\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_counter\[0\] traffic_light.vhd(131) " "Inferred latch for \"state_counter\[0\]\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_counter\[1\] traffic_light.vhd(131) " "Inferred latch for \"state_counter\[1\]\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_counter\[2\] traffic_light.vhd(131) " "Inferred latch for \"state_counter\[2\]\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340620 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_counter\[3\] traffic_light.vhd(131) " "Inferred latch for \"state_counter\[3\]\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340621 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ew3 traffic_light.vhd(131) " "Inferred latch for \"next_State.ew3\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340621 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ew2 traffic_light.vhd(131) " "Inferred latch for \"next_State.ew2\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340621 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ew1 traffic_light.vhd(131) " "Inferred latch for \"next_State.ew1\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ew0 traffic_light.vhd(131) " "Inferred latch for \"next_State.ew0\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ns3 traffic_light.vhd(131) " "Inferred latch for \"next_State.ns3\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ns2 traffic_light.vhd(131) " "Inferred latch for \"next_State.ns2\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ns1 traffic_light.vhd(131) " "Inferred latch for \"next_State.ns1\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_State.ns0 traffic_light.vhd(131) " "Inferred latch for \"next_State.ns0\" at traffic_light.vhd(131)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323340622 "|traffic_light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seven_segment seven_segment:hex3_inst A:behavioral " "Elaborating entity \"seven_segment\" using architecture \"A:behavioral\" for hierarchy \"seven_segment:hex3_inst\"" {  } { { "traffic_light.vhd" "hex3_inst" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 228 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646323340640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EWG " "Latch EWG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ew1 " "Ports D and ENA on the latch are fed by the same signal state.ew1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341347 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NSG " "Latch NSG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns1 " "Ports D and ENA on the latch are fed by the same signal state.ns1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NSR " "Latch NSR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns1 " "Ports D and ENA on the latch are fed by the same signal state.ns1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EWR " "Latch EWR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ew1 " "Ports D and ENA on the latch are fed by the same signal state.ew1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_counter\[1\] " "Latch state_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns1 " "Ports D and ENA on the latch are fed by the same signal state.ns1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_counter\[0\] " "Latch state_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns2 " "Ports D and ENA on the latch are fed by the same signal state.ns2" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_counter\[2\] " "Latch state_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns3 " "Ports D and ENA on the latch are fed by the same signal state.ns3" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341348 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ew0_677 " "Latch next_State.ew0_677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns3 " "Ports D and ENA on the latch are fed by the same signal state.ns3" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ns3_693 " "Latch next_State.ns3_693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns2 " "Ports D and ENA on the latch are fed by the same signal state.ns2" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ew3_629 " "Latch next_State.ew3_629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ew2 " "Ports D and ENA on the latch are fed by the same signal state.ew2" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ns2_709 " "Latch next_State.ns2_709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ns1 " "Ports D and ENA on the latch are fed by the same signal state.ns1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ew2_645 " "Latch next_State.ew2_645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ew1 " "Ports D and ENA on the latch are fed by the same signal state.ew1" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_State.ns0_741 " "Latch next_State.ns0_741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.ew3 " "Ports D and ENA on the latch are fed by the same signal state.ew3" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646323341349 ""}  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 131 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646323341349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "traffic_light.vhd" "" { Text "C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646323341394 "|traffic_light|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646323341394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646323341544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646323342261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646323342261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646323342313 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646323342313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646323342313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646323342313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646323342334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 11:02:22 2022 " "Processing ended: Thu Mar 03 11:02:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646323342334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646323342334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646323342334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646323342334 ""}
