{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 08:45:57 2013 " "Info: Processing started: Tue Nov 05 08:45:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave -c wave " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wave -c wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wave.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Info: Found entity 1: wave" {  } { { "wave.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave " "Info: Elaborating entity \"wave\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fengming.vhd 2 1 " "Warning: Using design file fengming.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fengming-behave " "Info: Found design unit 1: fengming-behave" {  } { { "fengming.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fengming.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fengming " "Info: Found entity 1: fengming" {  } { { "fengming.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fengming.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fengming fengming:inst13 " "Info: Elaborating entity \"fengming\" for hierarchy \"fengming:inst13\"" {  } { { "wave.bdf" "inst13" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 320 656 776 416 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fangdou.vhd 2 1 " "Warning: Using design file fangdou.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fangdou-behave " "Info: Found design unit 1: fangdou-behave" {  } { { "fangdou.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fangdou.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fangdou " "Info: Found entity 1: fangdou" {  } { { "fangdou.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fangdou.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fangdou fangdou:inst7 " "Info: Elaborating entity \"fangdou\" for hierarchy \"fangdou:inst7\"" {  } { { "wave.bdf" "inst7" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 232 392 520 328 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock.bdf 1 1 " "Warning: Using design file clock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "wave.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 520 176 336 616 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div_10.vhd 2 1 " "Warning: Using design file div_10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_10-behave " "Info: Found design unit 1: div_10-behave" {  } { { "div_10.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div_10.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_10 " "Info: Found entity 1: div_10" {  } { { "div_10.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div_10.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_10 clock:inst\|div_10:inst " "Info: Elaborating entity \"div_10\" for hierarchy \"clock:inst\|div_10:inst\"" {  } { { "clock.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/clock.bdf" { { 104 488 624 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div_50000.vhd 2 1 " "Warning: Using design file div_50000.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_50000-behave " "Info: Found design unit 1: div_50000-behave" {  } { { "div_50000.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div_50000.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_50000 " "Info: Found entity 1: div_50000" {  } { { "div_50000.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div_50000.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_50000 clock:inst\|div_50000:inst1 " "Info: Elaborating entity \"div_50000\" for hierarchy \"clock:inst\|div_50000:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/clock.bdf" { { 104 280 416 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "close.vhd 2 1 " "Warning: Using design file close.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 close-behave " "Info: Found design unit 1: close-behave" {  } { { "close.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/close.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 close " "Info: Found entity 1: close" {  } { { "close.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/close.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "close close:inst4 " "Info: Elaborating entity \"close\" for hierarchy \"close:inst4\"" {  } { { "wave.bdf" "inst4" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 432 840 992 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ordermode.bdf 1 1 " "Warning: Using design file ordermode.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ordermode " "Info: Found entity 1: ordermode" {  } { { "ordermode.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/ordermode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ordermode ordermode:inst11 " "Info: Elaborating entity \"ordermode\" for hierarchy \"ordermode:inst11\"" {  } { { "wave.bdf" "inst11" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 232 1128 1320 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decount.vhd 2 1 " "Warning: Using design file decount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decount-behave " "Info: Found design unit 1: decount-behave" {  } { { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decount " "Info: Found entity 1: decount" {  } { { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decount ordermode:inst11\|decount:inst2 " "Info: Elaborating entity \"decount\" for hierarchy \"ordermode:inst11\|decount:inst2\"" {  } { { "ordermode.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/ordermode.bdf" { { 144 1152 1360 240 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "norder.vhd 2 1 " "Warning: Using design file norder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norder-behave " "Info: Found design unit 1: norder-behave" {  } { { "norder.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/norder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 norder " "Info: Found entity 1: norder" {  } { { "norder.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/norder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norder ordermode:inst11\|norder:inst1 " "Info: Elaborating entity \"norder\" for hierarchy \"ordermode:inst11\|norder:inst1\"" {  } { { "ordermode.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/ordermode.bdf" { { 208 784 952 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "order.vhd 2 1 " "Warning: Using design file order.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 order-behave " "Info: Found design unit 1: order-behave" {  } { { "order.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/order.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 order " "Info: Found entity 1: order" {  } { { "order.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/order.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order ordermode:inst11\|order:inst " "Info: Elaborating entity \"order\" for hierarchy \"ordermode:inst11\|order:inst\"" {  } { { "ordermode.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/ordermode.bdf" { { 72 464 640 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div.vhd 2 1 " "Warning: Using design file div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-behave " "Info: Found design unit 1: div-behave" {  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ordermode:inst11\|div:inst3 " "Info: Elaborating entity \"div\" for hierarchy \"ordermode:inst11\|div:inst3\"" {  } { { "ordermode.bdf" "inst3" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/ordermode.bdf" { { 264 1472 1640 360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mode.vhd 2 1 " "Warning: Using design file mode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode-behave " "Info: Found design unit 1: mode-behave" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mode " "Info: Found entity 1: mode" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode mode:inst1 " "Info: Elaborating entity \"mode\" for hierarchy \"mode:inst1\"" {  } { { "wave.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 24 624 792 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(24) " "Warning (10492): VHDL Process Statement warning at mode.vhd(24): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(32) " "Warning (10492): VHDL Process Statement warning at mode.vhd(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(40) " "Warning (10492): VHDL Process Statement warning at mode.vhd(40): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(51) " "Warning (10492): VHDL Process Statement warning at mode.vhd(51): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(59) " "Warning (10492): VHDL Process Statement warning at mode.vhd(59): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mode.vhd(67) " "Warning (10492): VHDL Process Statement warning at mode.vhd(67): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mode.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/mode.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shumaguan.bdf 1 1 " "Warning: Using design file shumaguan.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan shumaguan:inst12 " "Info: Elaborating entity \"shumaguan\" for hierarchy \"shumaguan:inst12\"" {  } { { "wave.bdf" "inst12" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { -88 1432 1592 104 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select6to1.vhd 2 1 " "Warning: Using design file select6to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select6to1-behave " "Info: Found design unit 1: select6to1-behave" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 select6to1 " "Info: Found entity 1: select6to1" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select6to1 shumaguan:inst12\|select6to1:inst1 " "Info: Elaborating entity \"select6to1\" for hierarchy \"shumaguan:inst12\|select6to1:inst1\"" {  } { { "shumaguan.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -8 632 824 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no6 select6to1.vhd(16) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(16): signal \"no6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no5 select6to1.vhd(17) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(17): signal \"no5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no4 select6to1.vhd(18) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(18): signal \"no4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no3 select6to1.vhd(19) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(19): signal \"no3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no2 select6to1.vhd(20) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(20): signal \"no2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no1 select6to1.vhd(21) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(21): signal \"no1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count6.vhd 2 1 " "Warning: Using design file count6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count6-behave " "Info: Found design unit 1: count6-behave" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count6 " "Info: Found entity 1: count6" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 shumaguan:inst12\|count6:inst2 " "Info: Elaborating entity \"count6\" for hierarchy \"shumaguan:inst12\|count6:inst2\"" {  } { { "shumaguan.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 160 408 576 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count count6.vhd(22) " "Warning (10492): VHDL Process Statement warning at count6.vhd(22): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dec7s.vhd 2 1 " "Warning: Using design file dec7s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7s-behave " "Info: Found design unit 1: dec7s-behave" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec7s " "Info: Found entity 1: dec7s" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7s shumaguan:inst12\|dec7s:inst " "Info: Elaborating entity \"dec7s\" for hierarchy \"shumaguan:inst12\|dec7s:inst\"" {  } { { "shumaguan.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -48 984 1136 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fire.vhd 2 1 " "Warning: Using design file fire.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fire-behave " "Info: Found design unit 1: fire-behave" {  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fire " "Info: Found entity 1: fire" {  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fire fire:inst2 " "Info: Elaborating entity \"fire\" for hierarchy \"fire:inst2\"" {  } { { "wave.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { -224 880 1032 -96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state fire.vhd(52) " "Warning (10492): VHDL Process Statement warning at fire.vhd(52): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fire.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/fire.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dianzhen.bdf 1 1 " "Warning: Using design file dianzhen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dianzhen " "Info: Found entity 1: dianzhen" {  } { { "dianzhen.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dianzhen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dianzhen dianzhen:inst8 " "Info: Elaborating entity \"dianzhen\" for hierarchy \"dianzhen:inst8\"" {  } { { "wave.bdf" "inst8" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/wave.bdf" { { 8 856 1016 104 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select8to1.vhd 2 1 " "Warning: Using design file select8to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select8to1-behave " "Info: Found design unit 1: select8to1-behave" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 select8to1 " "Info: Found entity 1: select8to1" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select8to1 dianzhen:inst8\|select8to1:inst2 " "Info: Elaborating entity \"select8to1\" for hierarchy \"dianzhen:inst8\|select8to1:inst2\"" {  } { { "dianzhen.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dianzhen.bdf" { { -32 504 664 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s8 select8to1.vhd(16) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(16): signal \"s8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7 select8to1.vhd(17) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(17): signal \"s7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s6 select8to1.vhd(18) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(18): signal \"s6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 select8to1.vhd(19) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(19): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 select8to1.vhd(20) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(20): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 select8to1.vhd(21) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(21): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 select8to1.vhd(22) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(22): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 select8to1.vhd(23) " "Warning (10492): VHDL Process Statement warning at select8to1.vhd(23): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select8to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select8to1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count8.vhd 2 1 " "Warning: Using design file count8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8-behave " "Info: Found design unit 1: count8-behave" {  } { { "count8.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count8 " "Info: Found entity 1: count8" {  } { { "count8.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8 dianzhen:inst8\|count8:inst " "Info: Elaborating entity \"count8\" for hierarchy \"dianzhen:inst8\|count8:inst\"" {  } { { "dianzhen.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dianzhen.bdf" { { -168 224 392 -72 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count count8.vhd(23) " "Warning (10492): VHDL Process Statement warning at count8.vhd(23): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count8.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count8.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "store.vhd 2 1 " "Warning: Using design file store.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 store-behave " "Info: Found design unit 1: store-behave" {  } { { "store.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/store.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 store " "Info: Found entity 1: store" {  } { { "store.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/store.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store dianzhen:inst8\|store:inst1 " "Info: Elaborating entity \"store\" for hierarchy \"dianzhen:inst8\|store:inst1\"" {  } { { "dianzhen.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dianzhen.bdf" { { -16 320 464 176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ordermode:inst11\|div:inst3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ordermode:inst11\|div:inst3\|Div0\"" {  } { { "div.vhd" "Div0" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 14 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ordermode:inst11\|div:inst3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ordermode:inst11\|div:inst3\|Mod0\"" {  } { { "div.vhd" "Mod0" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ordermode:inst11\|div:inst3\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ordermode:inst11\|div:inst3\|Div1\"" {  } { { "div.vhd" "Div1" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ordermode:inst11\|decount:inst2\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ordermode:inst11\|decount:inst2\|Mult0\"" {  } { { "decount.vhd" "Mult0" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ordermode:inst11\|decount:inst2\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ordermode:inst11\|decount:inst2\|Mult1\"" {  } { { "decount.vhd" "Mult1" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 29 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ordermode:inst11\|decount:inst2\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ordermode:inst11\|decount:inst2\|Mult2\"" {  } { { "decount.vhd" "Mult2" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 32 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ordermode:inst11\|div:inst3\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|div:inst3\|lpm_divide:Div0\"" {  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ordermode:inst11\|div:inst3\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ordermode:inst11\|div:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n2m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_n2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n2m " "Info: Found entity 1: lpm_divide_n2m" {  } { { "db/lpm_divide_n2m.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/lpm_divide_n2m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Info: Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_boe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_boe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_boe " "Info: Found entity 1: alt_u_div_boe" {  } { { "db/alt_u_div_boe.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/alt_u_div_boe.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v8c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_v8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v8c " "Info: Found entity 1: add_sub_v8c" {  } { { "db/add_sub_v8c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_v8c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u8c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_u8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u8c " "Info: Found entity 1: add_sub_u8c" {  } { { "db/add_sub_u8c.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/add_sub_u8c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ordermode:inst11\|div:inst3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|div:inst3\|lpm_divide:Mod0\"" {  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ordermode:inst11\|div:inst3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"ordermode:inst11\|div:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vnl " "Info: Found entity 1: lpm_divide_vnl" {  } { { "db/lpm_divide_vnl.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/lpm_divide_vnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_lie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lie " "Info: Found entity 1: alt_u_div_lie" {  } { { "db/alt_u_div_lie.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/alt_u_div_lie.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ordermode:inst11\|div:inst3\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|div:inst3\|lpm_divide:Div1\"" {  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ordermode:inst11\|div:inst3\|lpm_divide:Div1 " "Info: Instantiated megafunction \"ordermode:inst11\|div:inst3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/div.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pvl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pvl " "Info: Found entity 1: lpm_divide_pvl" {  } { { "db/lpm_divide_pvl.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/lpm_divide_pvl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Info: Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Info: Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Info: Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs ordermode:inst11\|decount:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ordermode:inst11\|decount:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "decount.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/decount.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ordermode:inst11\|decount:inst2\|leftimetemp\[0\] " "Info: Register \"ordermode:inst11\|decount:inst2\|leftimetemp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ordermode:inst11\|decount:inst2\|leftimetemp\[1\] " "Info: Register \"ordermode:inst11\|decount:inst2\|leftimetemp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ordermode:inst11\|decount:inst2\|leftimetemp\[2\] " "Info: Register \"ordermode:inst11\|decount:inst2\|leftimetemp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "687 " "Info: Implemented 687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Info: Implemented 650 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 08:46:06 2013 " "Info: Processing ended: Tue Nov 05 08:46:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
