$date
	Sun Oct 23 06:56:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#233218
b10001 &
b10001 %
1$
b10001 !
1"
#233219
0"
#233222
b110100 &
b110100 %
#233226
b11010 &
b11010 %
#233230
b1101 &
b1101 %
#233234
b101000 &
b101000 %
#233238
b10100 &
b10100 %
#233242
b1010 &
b1010 %
#233246
b101 &
b101 %
#233250
b10000 &
b10000 %
#233254
b1000 &
b1000 %
#233258
b100 &
b100 %
#233262
b10 &
b10 %
#233266
b1 &
b1 %
1#
#233270
b0 &
0#
b0 %
0$
#1216788
b1000 !
1"
#1216790
b1000 &
b1000 %
1$
#1216791
0"
#1216794
b100 &
b100 %
#1216798
b10 &
b10 %
#1216802
b1 &
b1 %
1#
#1216806
b0 &
0#
b0 %
0$
#2304943
1"
#2304946
b1000 &
b1000 %
1$
#2304947
0"
#2304950
b100 &
b100 %
#2304954
b10 &
b10 %
#2304958
b1 &
1#
b1 %
#2304962
b0 &
b0 %
0#
0$
#4500012
