
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117902                       # Number of seconds simulated
sim_ticks                                117901868598                       # Number of ticks simulated
final_tick                               687733161732                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195372                       # Simulator instruction rate (inst/s)
host_op_rate                                   251415                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6595927                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912596                       # Number of bytes of host memory used
host_seconds                                 17874.95                       # Real time elapsed on the host
sim_insts                                  3492263007                       # Number of instructions simulated
sim_ops                                    4494023120                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1653504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2483712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2662272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6804224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1325568                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1325568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12918                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20799                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53158                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10356                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10356                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14024409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21065926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22580405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57710909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11242977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11242977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11242977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14024409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21065926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22580405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68953886                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282738295                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21120076                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18756422                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830158                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11114086                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10814779                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339693                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52538                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227908426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119596833                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21120076                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12154472                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24178544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5597702                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2402310                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13949891                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258247378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234068834     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097158      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039151      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765093      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3578535      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335071      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043937      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564901      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9754698      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258247378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074698                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.422995                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226250786                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4077395                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24140874                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3753244                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061640                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134637805                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3753244                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226521468                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1990050                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1274827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23884759                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       823028                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134526406                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87640                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       505819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177584619                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608245821                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608245821                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30873420                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18449                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9229                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2567028                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23444208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74239                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928820                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134024549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127254254                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20319238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42723903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258247378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492761                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175853                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203794087     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22828118      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11701545      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6747474      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500900      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3758411      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499569      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350637      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66637      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258247378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233214     47.73%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180453     36.93%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74917     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99880800     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005983      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22236443     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121808      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127254254                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450078                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488584                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513324451                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154362535                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124298971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127742838                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224881                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3918399                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114095                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3753244                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1406943                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64950                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134042999                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23444208                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143003                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9229                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927012                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126136187                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21961152                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118067                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26082913                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19495335                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121761                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446123                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124333903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124298971                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71087746                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164048577                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439626                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433334                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21396669                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834562                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254494134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292425                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212277782     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995986      6.29%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511113      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470421      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114623      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054879      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4529990      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007810      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531530      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254494134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531530                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387008485                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271845084                       # The number of ROB writes
system.switch_cpus0.timesIdled                6039234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24490917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.827383                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.827383                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353684                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353684                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584100400                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162106172                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142436889                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282738295                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24187125                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19714018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2150331                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9532489                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9162640                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2517765                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97053                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    218257404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136119037                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24187125                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11680405                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28749670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6408044                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10573164                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13342791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2147052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261806105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       233056435     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3073478      1.17%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2408723      0.92%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2587447      0.99%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2220984      0.85%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1230406      0.47%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          843808      0.32%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2203348      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14181476      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261806105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085546                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481431                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215615644                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13258944                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28579726                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       133339                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4218450                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4110769                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         7417                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164310416                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        58816                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4218450                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       215915767                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        9504071                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2450901                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28420957                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1295957                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164066679                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          540                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        492828                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       655844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         6369                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229319813                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    764684267                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    764684267                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    190395851                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38923962                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36769                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18628                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4149115                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15906291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8950894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       353202                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1966180                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163480240                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36769                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155175017                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90486                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22657640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46857158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    261806105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.592710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    196317474     74.99%     74.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27627482     10.55%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13917376      5.32%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9051014      3.46%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7435988      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2926549      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3588663      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       881406      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60153      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261806105                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1086412     74.90%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166846     11.50%     86.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       197159     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128483348     82.80%     82.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2263919      1.46%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18141      0.01%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15503822      9.99%     94.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8905787      5.74%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155175017                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.548829                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1450417                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009347                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573697042                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186175440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150881841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156625434                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       167950                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2049571                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          798                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       150704                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          689                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4218450                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        8638426                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       354968                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163517009                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15906291                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8950894                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18627                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        278159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        15324                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          798                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1281325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1201153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2482478                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152261949                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15357691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2913068                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24263067                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21723861                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8905376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.538526                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150884933                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150881841                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89590180                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241260625                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.533645                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371342                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113183006                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138573647                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24955290                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174131                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    257587655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.392144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201321329     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26356779     10.23%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12219883      4.74%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5449440      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4123937      1.60%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1756497      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1741423      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1244925      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3373442      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    257587655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113183006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138573647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22656910                       # Number of memory references committed
system.switch_cpus1.commit.loads             13856720                       # Number of loads committed
system.switch_cpus1.commit.membars              18142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19872349                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124696557                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2731186                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3373442                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           417743150                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331276396                       # The number of ROB writes
system.switch_cpus1.timesIdled                3205789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20932190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113183006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138573647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113183006                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498063                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498063                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       688668825                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207686034                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156234814                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282738295                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25605495                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20738557                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2342716                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10183248                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9648213                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2874070                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       106219                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    216431322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142381982                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25605495                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12522283                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             31182921                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7192330                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5066479                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13540779                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2342811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    257477557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.052051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       226294636     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2905225      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2279978      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5373086      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1154338      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1797832      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1383635      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          868292      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15420535      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    257477557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090563                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503582                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       214029464                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7537548                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31057352                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       103773                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4749419                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4420201                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        48096                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174599753                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81601                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4749419                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       214618880                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1896615                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3975615                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30536672                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1700348                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174440062                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        33013                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        322734                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       628864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       234059                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    245419078                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    814018957                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    814018957                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    199243688                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46175380                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24320                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5524908                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16927092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8427364                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       156977                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1877005                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173196868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        43607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162699927                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       166663                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28937865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60142242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    257477557                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631899                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303000                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187354660     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     30039443     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14572979      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9743764      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9016085      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3028120      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3129006      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       443742      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149758      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    257477557                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         467050     59.19%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160322     20.32%     79.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161703     20.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136658116     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2466184      1.52%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        19297      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15192872      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8363458      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162699927                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575444                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             789075                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004850                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    583833149                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    202178894                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158531013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163489002                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       409873                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3815737                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227944                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4749419                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1189188                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112193                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173240475                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        12011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16927092                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8427364                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        24311                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1273189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1328670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2601859                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159734653                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14668537                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2965274                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23030532                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22645292                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8361995                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.564956                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158531896                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158531013                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93873924                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259167106                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560699                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362214                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    116721788                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    143343544                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29898372                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        38592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2347704                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    252728138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371979                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    192546926     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28319126     11.21%     87.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12364283      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7027122      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5088313      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1998791      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1543589      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1114159      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2725829      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    252728138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    116721788                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     143343544                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21310775                       # Number of memory references committed
system.switch_cpus2.commit.loads             13111355                       # Number of loads committed
system.switch_cpus2.commit.membars              19296                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20595571                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        129157440                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2917950                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2725829                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           423244225                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          351233389                       # The number of ROB writes
system.switch_cpus2.timesIdled                3494499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25260738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          116721788                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            143343544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    116721788                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.422327                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.422327                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412826                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412826                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       719490165                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220773729                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161262207                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         38592                       # number of misc regfile writes
system.l20.replacements                         12932                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215892                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23172                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.316934                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          240.798546                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.339777                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5220.627321                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4770.234356                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023515                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.509827                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465843                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38401                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38401                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9442                       # number of Writeback hits
system.l20.Writeback_hits::total                 9442                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38401                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38401                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38401                       # number of overall hits
system.l20.overall_hits::total                  38401                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12918                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12932                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12918                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12932                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12918                       # number of overall misses
system.l20.overall_misses::total                12932                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3027399787                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3030839523                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3027399787                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3030839523                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3027399787                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3030839523                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51319                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51333                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9442                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9442                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51319                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51333                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51319                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51333                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251720                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251924                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.251720                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251924                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.251720                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251924                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234355.146849                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234367.423678                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234355.146849                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234367.423678                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234355.146849                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234367.423678                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2035                       # number of writebacks
system.l20.writebacks::total                     2035                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12918                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12932                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12918                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12932                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12918                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12932                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2227512604                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2230086029                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2227512604                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2230086029                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2227512604                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2230086029                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251720                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251924                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.251720                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251924                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.251720                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251924                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172434.788977                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172447.110192                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172434.788977                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172447.110192                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172434.788977                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172447.110192                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19414                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          757319                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29654                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.538511                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.151024                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.702822                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6062.185764                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4162.960389                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001089                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000362                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.592010                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.406539                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        90982                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  90982                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20274                       # number of Writeback hits
system.l21.Writeback_hits::total                20274                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        90982                       # number of demand (read+write) hits
system.l21.demand_hits::total                   90982                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        90982                       # number of overall hits
system.l21.overall_hits::total                  90982                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19404                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19414                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19404                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19414                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19404                       # number of overall misses
system.l21.overall_misses::total                19414                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2461517                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4756579429                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4759040946                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2461517                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4756579429                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4759040946                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2461517                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4756579429                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4759040946                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data       110386                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total             110396                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20274                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20274                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data       110386                       # number of demand (read+write) accesses
system.l21.demand_accesses::total              110396                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data       110386                       # number of overall (read+write) accesses
system.l21.overall_accesses::total             110396                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175783                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175858                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175783                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175858                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175783                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175858                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 246151.700000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 245133.963564                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 245134.487792                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 246151.700000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 245133.963564                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 245134.487792                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 246151.700000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 245133.963564                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 245134.487792                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4678                       # number of writebacks
system.l21.writebacks::total                     4678                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19404                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19414                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19404                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19414                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19404                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19414                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1842589                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3555482981                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3557325570                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1842589                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3555482981                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3557325570                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1842589                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3555482981                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3557325570                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175783                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175858                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175783                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175858                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175783                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175858                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184258.900000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 183234.538291                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 183235.065932                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184258.900000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 183234.538291                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 183235.065932                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184258.900000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 183234.538291                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 183235.065932                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20812                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          826311                       # Total number of references to valid blocks.
system.l22.sampled_refs                         33100                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.964079                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          392.090959                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.632218                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4114.301101                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7772.975722                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031908                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.334823                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.632566                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        64890                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  64890                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24233                       # number of Writeback hits
system.l22.Writeback_hits::total                24233                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        64890                       # number of demand (read+write) hits
system.l22.demand_hits::total                   64890                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        64890                       # number of overall hits
system.l22.overall_hits::total                  64890                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20799                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20812                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20799                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20812                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20799                       # number of overall misses
system.l22.overall_misses::total                20812                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3094815                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5008863431                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5011958246                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3094815                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5008863431                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5011958246                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3094815                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5008863431                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5011958246                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        85689                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              85702                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24233                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24233                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        85689                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               85702                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        85689                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              85702                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242727                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242841                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242727                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242841                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242727                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242841                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 238062.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 240822.319871                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 240820.596098                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 238062.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 240822.319871                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 240820.596098                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 238062.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 240822.319871                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 240820.596098                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3643                       # number of writebacks
system.l22.writebacks::total                     3643                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20799                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20812                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20799                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20812                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20799                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20812                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2287942                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3720979589                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3723267531                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2287942                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3720979589                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3723267531                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2287942                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3720979589                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3723267531                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242727                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242841                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242727                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242841                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242727                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242841                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175995.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 178901.850522                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 178900.035124                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 175995.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 178901.850522                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 178900.035124                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 175995.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 178901.850522                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 178900.035124                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992277                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013981992                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874273.552680                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13949876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13949876                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13949876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13949876                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13949876                       # number of overall hits
system.cpu0.icache.overall_hits::total       13949876                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13949891                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13949891                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13949891                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13949891                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13949891                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13949891                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51319                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246964107                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51575                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4788.446088                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.337930                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.662070                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809914                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190086                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20054822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20054822                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24065256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24065256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24065256                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24065256                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185584                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185584                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185584                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185584                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185584                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24207015138                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24207015138                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24207015138                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24207015138                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24207015138                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24207015138                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20240406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20240406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24250840                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24250840                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24250840                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24250840                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009169                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009169                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007653                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130436.972681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130436.972681                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130436.972681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130436.972681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130436.972681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130436.972681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9442                       # number of writebacks
system.cpu0.dcache.writebacks::total             9442                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134265                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134265                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134265                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134265                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51319                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51319                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5635966890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5635966890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5635966890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5635966890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5635966890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5635966890                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109822.227440                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109822.227440                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109822.227440                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109822.227440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109822.227440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109822.227440                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.895360                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1092060757                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1996454.765996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.895360                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015858                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876435                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13342780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13342780                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13342780                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13342780                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13342780                       # number of overall hits
system.cpu1.icache.overall_hits::total       13342780                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2893403                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2893403                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2893403                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2893403                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2893403                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2893403                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13342791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13342791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13342791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13342791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13342791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13342791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 263036.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 263036.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 263036.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 263036.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 263036.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 263036.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2556717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2556717                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2556717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2556717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2556717                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2556717                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 255671.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 255671.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 255671.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 255671.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 255671.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 255671.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                110386                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206023664                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                110642                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1862.074655                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.606559                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.393441                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11842753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11842753                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8763700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8763700                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18472                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18142                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18142                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20606453                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20606453                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20606453                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20606453                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       468678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       468678                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       468763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        468763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       468763                       # number of overall misses
system.cpu1.dcache.overall_misses::total       468763                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  48932966766                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  48932966766                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12894427                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12894427                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  48945861193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  48945861193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  48945861193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  48945861193                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12311431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12311431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8763785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8763785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21075216                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21075216                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21075216                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21075216                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038069                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038069                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022242                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022242                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022242                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022242                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104406.365919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104406.365919                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 151699.141176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 151699.141176                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104414.941437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104414.941437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104414.941437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104414.941437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20274                       # number of writebacks
system.cpu1.dcache.writebacks::total            20274                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       358292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       358292                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       358377                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       358377                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       358377                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       358377                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       110386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       110386                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       110386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       110386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       110386                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       110386                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11008996956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11008996956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11008996956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11008996956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11008996956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11008996956                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005238                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005238                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005238                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005238                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99731.822477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99731.822477                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99731.822477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99731.822477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99731.822477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99731.822477                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997585                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097196265                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2234615.610998                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997585                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13540764                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13540764                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13540764                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13540764                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13540764                       # number of overall hits
system.cpu2.icache.overall_hits::total       13540764                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3891102                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3891102                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3891102                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3891102                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3891102                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3891102                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13540779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13540779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13540779                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13540779                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13540779                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13540779                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 259406.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 259406.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 259406.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 259406.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 259406.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 259406.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3217915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3217915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3217915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3217915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3217915                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3217915                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 247531.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 247531.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 247531.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 247531.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 247531.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 247531.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 85689                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               194957953                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 85945                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2268.403665                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.317364                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.682636                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907490                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092510                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10985699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10985699                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8160827                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8160827                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        24064                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        24064                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19296                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19296                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19146526                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19146526                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19146526                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19146526                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       206763                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       206763                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       206763                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        206763                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       206763                       # number of overall misses
system.cpu2.dcache.overall_misses::total       206763                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25319797622                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25319797622                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25319797622                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25319797622                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25319797622                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25319797622                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11192462                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11192462                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8160827                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8160827                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        24064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        24064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19296                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19296                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19353289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19353289                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19353289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19353289                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018473                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010684                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010684                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010684                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010684                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122458.068523                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122458.068523                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122458.068523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122458.068523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122458.068523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122458.068523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24233                       # number of writebacks
system.cpu2.dcache.writebacks::total            24233                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121074                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121074                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       121074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       121074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       121074                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       121074                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        85689                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        85689                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        85689                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        85689                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        85689                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        85689                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9443162333                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9443162333                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9443162333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9443162333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9443162333                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9443162333                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004428                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004428                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004428                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004428                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110202.737026                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110202.737026                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110202.737026                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110202.737026                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110202.737026                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110202.737026                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
