Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto2 -c Projeto2 --vector_source="D:/Estudo/Eletronica_Digital/P2/Waveform1.vwf" --testbench_file="D:/Estudo/Eletronica_Digital/P2/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 08 10:17:25 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto2 -c Projeto2 --vector_source=D:/Estudo/Eletronica_Digital/P2/Waveform1.vwf --testbench_file=D:/Estudo/Eletronica_Digital/P2/simulation/qsim/Waveform1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="D:/Estudo/Eletronica_Digital/P2/simulation/qsim/" Projeto2 -c Projeto2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 08 10:17:25 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=D:/Estudo/Eletronica_Digital/P2/simulation/qsim/ Projeto2 -c Projeto2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Projeto2_8_1200mv_85c_slow.vho in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_8_1200mv_0c_slow.vho in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_min_1200mv_0c_fast.vho in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2.vho in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_8_1200mv_85c_vhd_slow.sdo in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_8_1200mv_0c_vhd_slow.sdo in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_min_1200mv_0c_vhd_fast.sdo in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Projeto2_vhd.sdo in folder "D:/Estudo/Eletronica_Digital/P2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Thu Apr 08 10:17:27 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Estudo/Eletronica_Digital/P2/simulation/qsim/Projeto2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vsim -c -do Projeto2.do

Reading pref.tcl

# 2020.1

# do Projeto2.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:28 on Apr 08,2021
# vcom -work work Projeto2.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity testecontdisp
# -- Compiling architecture structure of testecontdisp

# End time: 10:17:29 on Apr 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:29 on Apr 08,2021
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testecontdisp_vhd_vec_tst
# -- Compiling architecture testecontdisp_arch of testecontdisp_vhd_vec_tst

# End time: 10:17:29 on Apr 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -sdfmax "testecontdisp_vhd_vec_tst/i1=Projeto2_vhd.sdo" -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.testecontdisp_vhd_vec_tst 
# Start time: 10:17:29 on Apr 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testecontdisp_vhd_vec_tst(testecontdisp_arch)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.testecontdisp(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from Projeto2_vhd.sdo
# Loading timing data from Projeto2_vhd.sdo
# ** Warning: Design size of 107193 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testecontdisp_vhd_vec_tst File: Waveform1.vwf.vht
# after#35

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 1960812 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 39482668 ps

# Simulation time: 76382660 ps

# Simulation time: 76382660 ps

# Simulation time: 76382660 ps

# Simulation time: 76382660 ps

# Simulation time: 76382660 ps

# End time: 10:18:23 on Apr 08,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Estudo/Eletronica_Digital/P2/Waveform1.vwf...

Reading D:/Estudo/Eletronica_Digital/P2/simulation/qsim/Projeto2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Estudo/Eletronica_Digital/P2/simulation/qsim/Projeto2_20210408101823.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.