# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 1806
attribute \src "verilog/bsg_assembler.v:2784.1-2917.10"
module \bsg_assembler_in
  attribute \src "verilog/bsg_assembler.v:2813.51-2813.53"
  wire \N0
  attribute \src "verilog/bsg_assembler.v:2813.54-2813.56"
  wire \N1
  attribute \src "verilog/bsg_assembler.v:2813.57-2813.59"
  wire \N2
  attribute \src "verilog/bsg_assembler.v:2813.60-2813.62"
  wire \N3
  attribute \src "verilog/bsg_assembler.v:2807.9-2807.27"
  wire input 3 \calibration_done_i
  attribute \src "verilog/bsg_assembler.v:2805.9-2805.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:2800.17-2800.23"
  wire width 160 input 5 \data_i
  attribute \src "verilog/bsg_assembler.v:2804.17-2804.23"
  wire width 80 output 10 \data_o
  attribute \src "verilog/bsg_assembler.v:2811.22-2811.35"
  wire width 80 \fifo_data_vec
  attribute \src "verilog/bsg_assembler.v:2814.14-2814.26"
  wire width 5 \fifo_enq_vec
  attribute \src "verilog/bsg_assembler.v:2814.27-2814.44"
  wire width 5 \fifo_not_full_vec
  attribute \src "verilog/bsg_assembler.v:2814.45-2814.59"
  wire width 5 \fifo_valid_vec
  attribute \src "verilog/bsg_assembler.v:2802.15-2802.31"
  wire width 4 input 7 \in_top_channel_i
  attribute \src "verilog/bsg_assembler.v:2813.39-2813.50"
  wire \n_0_net__0_
  attribute \src "verilog/bsg_assembler.v:2813.27-2813.38"
  wire \n_0_net__1_
  attribute \src "verilog/bsg_assembler.v:2813.15-2813.26"
  wire \n_0_net__2_
  attribute \src "verilog/bsg_assembler.v:2813.3-2813.14"
  wire \n_0_net__3_
  attribute \src "verilog/bsg_assembler.v:2812.76-2812.87"
  wire \n_0_net__4_
  attribute \src "verilog/bsg_assembler.v:2812.64-2812.75"
  wire \n_0_net__5_
  attribute \src "verilog/bsg_assembler.v:2812.52-2812.63"
  wire \n_0_net__6_
  attribute \src "verilog/bsg_assembler.v:2812.40-2812.51"
  wire \n_0_net__7_
  attribute \src "verilog/bsg_assembler.v:2812.28-2812.39"
  wire \n_0_net__8_
  attribute \src "verilog/bsg_assembler.v:2812.16-2812.27"
  wire \n_0_net__9_
  attribute \src "verilog/bsg_assembler.v:2803.15-2803.32"
  wire width 3 input 8 \out_top_channel_i
  attribute \src "verilog/bsg_assembler.v:2806.9-2806.14"
  wire input 2 \reset
  attribute \src "verilog/bsg_assembler.v:2799.15-2799.22"
  wire width 10 input 4 \valid_i
  attribute \src "verilog/bsg_assembler.v:2809.10-2809.17"
  wire output 9 \valid_o
  attribute \src "verilog/bsg_assembler.v:2808.9-2808.15"
  wire input 11 \yumi_i
  attribute \src "verilog/bsg_assembler.v:2801.16-2801.22"
  wire width 10 output 6 \yumi_o
  attribute \src "verilog/bsg_assembler.v:2901.24-2901.55"
  cell $and $and$verilog/bsg_assembler.v:2901$1766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [9]
    connect \B \calibration_done_i
    connect \Y \n_0_net__9_
  end
  attribute \src "verilog/bsg_assembler.v:2902.24-2902.55"
  cell $and $and$verilog/bsg_assembler.v:2902$1767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [8]
    connect \B \calibration_done_i
    connect \Y \n_0_net__8_
  end
  attribute \src "verilog/bsg_assembler.v:2903.24-2903.55"
  cell $and $and$verilog/bsg_assembler.v:2903$1768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [7]
    connect \B \calibration_done_i
    connect \Y \n_0_net__7_
  end
  attribute \src "verilog/bsg_assembler.v:2904.24-2904.55"
  cell $and $and$verilog/bsg_assembler.v:2904$1769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [6]
    connect \B \calibration_done_i
    connect \Y \n_0_net__6_
  end
  attribute \src "verilog/bsg_assembler.v:2905.24-2905.55"
  cell $and $and$verilog/bsg_assembler.v:2905$1770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [5]
    connect \B \calibration_done_i
    connect \Y \n_0_net__5_
  end
  attribute \src "verilog/bsg_assembler.v:2906.24-2906.55"
  cell $and $and$verilog/bsg_assembler.v:2906$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [4]
    connect \B \calibration_done_i
    connect \Y \n_0_net__4_
  end
  attribute \src "verilog/bsg_assembler.v:2907.24-2907.55"
  cell $and $and$verilog/bsg_assembler.v:2907$1772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [3]
    connect \B \calibration_done_i
    connect \Y \n_0_net__3_
  end
  attribute \src "verilog/bsg_assembler.v:2908.24-2908.55"
  cell $and $and$verilog/bsg_assembler.v:2908$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [2]
    connect \B \calibration_done_i
    connect \Y \n_0_net__2_
  end
  attribute \src "verilog/bsg_assembler.v:2909.24-2909.55"
  cell $and $and$verilog/bsg_assembler.v:2909$1774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [1]
    connect \B \calibration_done_i
    connect \Y \n_0_net__1_
  end
  attribute \src "verilog/bsg_assembler.v:2910.24-2910.55"
  cell $and $and$verilog/bsg_assembler.v:2910$1775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i [0]
    connect \B \calibration_done_i
    connect \Y \n_0_net__0_
  end
  attribute \src "verilog/bsg_assembler.v:2911.20-2911.43"
  cell $and $and$verilog/bsg_assembler.v:2911$1776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \calibration_done_i
    connect \Y \valid_o
  end
  attribute \src "verilog/bsg_assembler.v:2912.15-2912.37"
  cell $and $and$verilog/bsg_assembler.v:2912$1777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \fifo_valid_vec [0]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_assembler.v:2913.15-2913.37"
  cell $and $and$verilog/bsg_assembler.v:2913$1778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \fifo_valid_vec [1]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_assembler.v:2914.15-2914.37"
  cell $and $and$verilog/bsg_assembler.v:2914$1779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \fifo_valid_vec [2]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_assembler.v:2915.15-2915.52"
  cell $and $and$verilog/bsg_assembler.v:2915$1780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_valid_vec [4]
    connect \B \fifo_valid_vec [3]
    connect \Y \N0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2833.3-2843.4"
  cell \bsg_two_fifo_width_p16 \fifos_0__ring_packet_fifo
    connect \clk_i \clk
    connect \data_i \fifo_data_vec [15:0]
    connect \data_o \data_o [15:0]
    connect \ready_o \fifo_not_full_vec [0]
    connect \reset_i \reset
    connect \v_i \fifo_enq_vec [0]
    connect \v_o \fifo_valid_vec [0]
    connect \yumi_i \yumi_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2847.3-2857.4"
  cell \bsg_two_fifo_width_p16 \fifos_1__ring_packet_fifo
    connect \clk_i \clk
    connect \data_i \fifo_data_vec [31:16]
    connect \data_o \data_o [31:16]
    connect \ready_o \fifo_not_full_vec [1]
    connect \reset_i \reset
    connect \v_i \fifo_enq_vec [1]
    connect \v_o \fifo_valid_vec [1]
    connect \yumi_i \yumi_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2861.3-2871.4"
  cell \bsg_two_fifo_width_p16 \fifos_2__ring_packet_fifo
    connect \clk_i \clk
    connect \data_i \fifo_data_vec [47:32]
    connect \data_o \data_o [47:32]
    connect \ready_o \fifo_not_full_vec [2]
    connect \reset_i \reset
    connect \v_i \fifo_enq_vec [2]
    connect \v_o \fifo_valid_vec [2]
    connect \yumi_i \yumi_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2875.3-2885.4"
  cell \bsg_two_fifo_width_p16 \fifos_3__ring_packet_fifo
    connect \clk_i \clk
    connect \data_i \fifo_data_vec [63:48]
    connect \data_o \data_o [63:48]
    connect \ready_o \fifo_not_full_vec [3]
    connect \reset_i \reset
    connect \v_i \fifo_enq_vec [3]
    connect \v_o \fifo_valid_vec [3]
    connect \yumi_i \yumi_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2889.3-2899.4"
  cell \bsg_two_fifo_width_p16 \fifos_4__ring_packet_fifo
    connect \clk_i \clk
    connect \data_i \fifo_data_vec [79:64]
    connect \data_o \data_o [79:64]
    connect \ready_o \fifo_not_full_vec [4]
    connect \reset_i \reset
    connect \v_i \fifo_enq_vec [4]
    connect \v_o \fifo_valid_vec [4]
    connect \yumi_i \yumi_i
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2817.3-2829.4"
  cell \bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512 \rr_fifo_to_fifo
    connect \clk \clk
    connect \data_i \data_i
    connect \data_o \fifo_data_vec
    connect \in_top_channel_i \in_top_channel_i
    connect \out_top_channel_i \out_top_channel_i
    connect \ready_i \fifo_not_full_vec
    connect \reset \reset
    connect \valid_i { \n_0_net__9_ \n_0_net__8_ \n_0_net__7_ \n_0_net__6_ \n_0_net__5_ \n_0_net__4_ \n_0_net__3_ \n_0_net__2_ \n_0_net__1_ \n_0_net__0_ }
    connect \valid_o \fifo_enq_vec
    connect \yumi_o \yumi_o
  end
end
attribute \src "verilog/bsg_assembler.v:165.1-204.10"
module \bsg_circular_ptr_slots_p10_max_add_p5
  attribute \src "verilog/bsg_assembler.v:180.38-180.41"
  wire \N10
  attribute \src "verilog/bsg_assembler.v:180.42-180.45"
  wire \N11
  attribute \src "verilog/bsg_assembler.v:180.46-180.49"
  wire \N12
  attribute \src "verilog/bsg_assembler.v:180.50-180.53"
  wire \N13
  attribute \src "verilog/bsg_assembler.v:180.54-180.57"
  wire \N14
  attribute \src "verilog/bsg_assembler.v:180.58-180.61"
  wire \N15
  attribute \src "verilog/bsg_assembler.v:180.62-180.65"
  wire \N16
  attribute \src "verilog/bsg_assembler.v:180.66-180.69"
  wire \N17
  attribute \src "verilog/bsg_assembler.v:180.35-180.37"
  wire \N9
  attribute \src "verilog/bsg_assembler.v:174.15-174.20"
  wire width 3 input 3 \add_i
  attribute \src "verilog/bsg_assembler.v:177.9-177.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:176.16-176.19"
  wire width 4 output 5 \n_o
  attribute \src "verilog/bsg_assembler.v:175.16-175.17"
  wire width 4 output 4 \o
  attribute \src "verilog/bsg_assembler.v:181.14-181.22"
  wire width 5 \ptr_wrap
  attribute \src "verilog/bsg_assembler.v:178.9-178.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_assembler.v:183.35-183.44"
  cell $add $add$verilog/bsg_assembler.v:183$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \o
    connect \B \add_i
    connect \Y { \N17 \N16 \N15 \N14 }
  end
  attribute \src "verilog/bsg_assembler.v:185.21-185.55"
  cell $add $add$verilog/bsg_assembler.v:185$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A { \N13 \N12 \N11 \N10 \N9 }
    connect \B \add_i
    connect \Y \ptr_wrap
  end
  attribute \src "verilog/bsg_assembler.v:197.3-201.6"
  cell $sdff $auto$ff.cc:266:slice$1805
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \n_o
    connect \Q \o
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:184.39-184.69"
  cell $sub $sub$verilog/bsg_assembler.v:184$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 5
    connect \A \o
    connect \B 4'1010
    connect \Y { \N13 \N12 \N11 \N10 \N9 }
  end
  attribute \src "verilog/bsg_assembler.v:190.16-191.51"
  cell $mux $ternary$verilog/bsg_assembler.v:190$10
    parameter \WIDTH 4
    connect \A \ptr_wrap [3:0]
    connect \B { \N17 \N16 \N15 \N14 }
    connect \S \ptr_wrap [4]
    connect \Y \n_o
  end
end
attribute \src "verilog/bsg_assembler.v:643.1-682.10"
module \bsg_circular_ptr_slots_p5_max_add_p5
  attribute \src "verilog/bsg_assembler.v:658.38-658.41"
  wire \N10
  attribute \src "verilog/bsg_assembler.v:658.42-658.45"
  wire \N11
  attribute \src "verilog/bsg_assembler.v:658.46-658.49"
  wire \N12
  attribute \src "verilog/bsg_assembler.v:658.50-658.53"
  wire \N13
  attribute \src "verilog/bsg_assembler.v:658.54-658.57"
  wire \N14
  attribute \src "verilog/bsg_assembler.v:658.32-658.34"
  wire \N8
  attribute \src "verilog/bsg_assembler.v:658.35-658.37"
  wire \N9
  attribute \src "verilog/bsg_assembler.v:652.15-652.20"
  wire width 3 input 3 \add_i
  attribute \src "verilog/bsg_assembler.v:655.9-655.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:654.16-654.19"
  wire width 3 output 5 \n_o
  attribute \src "verilog/bsg_assembler.v:653.16-653.17"
  wire width 3 output 4 \o
  attribute \src "verilog/bsg_assembler.v:659.14-659.22"
  wire width 4 \ptr_wrap
  attribute \src "verilog/bsg_assembler.v:656.9-656.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_assembler.v:661.30-661.39"
  cell $add $add$verilog/bsg_assembler.v:661$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \o
    connect \B \add_i
    connect \Y { \N14 \N13 \N12 }
  end
  attribute \src "verilog/bsg_assembler.v:663.21-663.49"
  cell $add $add$verilog/bsg_assembler.v:663$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A { \N11 \N10 \N9 \N8 }
    connect \B \add_i
    connect \Y \ptr_wrap
  end
  attribute \src "verilog/bsg_assembler.v:675.3-679.6"
  cell $sdff $auto$ff.cc:266:slice$1804
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \n_o
    connect \Q \o
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:662.33-662.57"
  cell $sub $sub$verilog/bsg_assembler.v:662$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \o
    connect \B 3'101
    connect \Y { \N11 \N10 \N9 \N8 }
  end
  attribute \src "verilog/bsg_assembler.v:668.16-669.46"
  cell $mux $ternary$verilog/bsg_assembler.v:668$60
    parameter \WIDTH 3
    connect \A \ptr_wrap [2:0]
    connect \B { \N14 \N13 \N12 }
    connect \S \ptr_wrap [3]
    connect \Y \n_o
  end
end
attribute \src "verilog/bsg_assembler.v:391.1-406.10"
module \bsg_encode_one_hot_width_p1
  attribute \src "verilog/bsg_assembler.v:399.16-399.22"
  wire output 2 \addr_o
  attribute \src "verilog/bsg_assembler.v:398.15-398.16"
  wire input 1 \i
  attribute \src "verilog/bsg_assembler.v:400.10-400.13"
  wire output 3 \v_o
  connect \addr_o 1'0
  connect \v_o \i
end
attribute \src "verilog/bsg_assembler.v:410.1-443.10"
module \bsg_encode_one_hot_width_p2
  attribute \src "verilog/bsg_assembler.v:418.16-418.22"
  wire output 2 \addr_o
  attribute \src "verilog/bsg_assembler.v:422.14-422.27"
  attribute \unused_bits "0 1"
  wire width 2 \aligned_addrs
  attribute \src "verilog/bsg_assembler.v:420.21-420.31"
  wire \aligned_vs
  attribute \src "verilog/bsg_assembler.v:417.15-417.16"
  wire width 2 input 1 \i
  attribute \src "verilog/bsg_assembler.v:419.10-419.13"
  wire output 3 \v_o
  attribute \src "verilog/bsg_assembler.v:441.16-441.41"
  cell $or $or$verilog/bsg_assembler.v:441$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addr_o
    connect \B \aligned_vs
    connect \Y \v_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:425.3-430.4"
  cell \bsg_encode_one_hot_width_p1 \aligned_left
    connect \addr_o \aligned_addrs [0]
    connect \i \i [0]
    connect \v_o \aligned_vs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:434.3-439.4"
  cell \bsg_encode_one_hot_width_p1 \aligned_right
    connect \addr_o \aligned_addrs [1]
    connect \i \i [1]
    connect \v_o \addr_o
  end
end
attribute \src "verilog/bsg_assembler.v:447.1-481.10"
module \bsg_encode_one_hot_width_p4
  attribute \src "verilog/bsg_assembler.v:455.16-455.22"
  wire width 2 output 2 \addr_o
  attribute \src "verilog/bsg_assembler.v:457.21-457.34"
  wire width 2 \aligned_addrs
  attribute \src "verilog/bsg_assembler.v:459.14-459.24"
  wire \aligned_vs
  attribute \src "verilog/bsg_assembler.v:454.15-454.16"
  wire width 4 input 1 \i
  attribute \src "verilog/bsg_assembler.v:456.10-456.13"
  wire output 3 \v_o
  attribute \src "verilog/bsg_assembler.v:478.16-478.41"
  cell $or $or$verilog/bsg_assembler.v:478$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addr_o [1]
    connect \B \aligned_vs
    connect \Y \v_o
  end
  attribute \src "verilog/bsg_assembler.v:479.22-479.57"
  cell $or $or$verilog/bsg_assembler.v:479$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \aligned_addrs [0]
    connect \B \aligned_addrs [1]
    connect \Y \addr_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:462.3-467.4"
  cell \bsg_encode_one_hot_width_p2 \aligned_left
    connect \addr_o \aligned_addrs [0]
    connect \i \i [1:0]
    connect \v_o \aligned_vs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:471.3-476.4"
  cell \bsg_encode_one_hot_width_p2 \aligned_right
    connect \addr_o \aligned_addrs [1]
    connect \i \i [3:2]
    connect \v_o \addr_o [1]
  end
end
attribute \src "verilog/bsg_assembler.v:525.1-547.10"
module \bsg_encode_one_hot_width_p6
  attribute \src "verilog/bsg_assembler.v:533.16-533.22"
  wire width 3 output 2 \addr_o
  attribute \src "verilog/bsg_assembler.v:532.15-532.16"
  wire width 6 input 1 \i
  attribute \src "verilog/bsg_assembler.v:534.10-534.13"
  wire output 3 \v_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:539.3-544.4"
  cell \bsg_encode_one_hot_width_p8 \unaligned_align
    connect \addr_o \addr_o
    connect \i { 2'00 \i }
    connect \v_o \v_o
  end
end
attribute \src "verilog/bsg_assembler.v:485.1-521.10"
module \bsg_encode_one_hot_width_p8
  attribute \src "verilog/bsg_assembler.v:493.16-493.22"
  wire width 3 output 2 \addr_o
  attribute \src "verilog/bsg_assembler.v:497.14-497.27"
  wire width 4 \aligned_addrs
  attribute \src "verilog/bsg_assembler.v:498.14-498.24"
  wire \aligned_vs
  attribute \src "verilog/bsg_assembler.v:492.15-492.16"
  wire width 8 input 1 \i
  attribute \src "verilog/bsg_assembler.v:494.10-494.13"
  wire output 3 \v_o
  attribute \src "verilog/bsg_assembler.v:517.16-517.41"
  cell $or $or$verilog/bsg_assembler.v:517$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addr_o [2]
    connect \B \aligned_vs
    connect \Y \v_o
  end
  attribute \src "verilog/bsg_assembler.v:518.22-518.57"
  cell $or $or$verilog/bsg_assembler.v:518$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \aligned_addrs [1]
    connect \B \aligned_addrs [3]
    connect \Y \addr_o [1]
  end
  attribute \src "verilog/bsg_assembler.v:519.22-519.57"
  cell $or $or$verilog/bsg_assembler.v:519$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \aligned_addrs [0]
    connect \B \aligned_addrs [2]
    connect \Y \addr_o [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:501.3-506.4"
  cell \bsg_encode_one_hot_width_p4 \aligned_left
    connect \addr_o \aligned_addrs [1:0]
    connect \i \i [3:0]
    connect \v_o \aligned_vs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:510.3-515.4"
  cell \bsg_encode_one_hot_width_p4 \aligned_right
    connect \addr_o \aligned_addrs [3:2]
    connect \i \i [7:4]
    connect \v_o \addr_o [2]
  end
end
attribute \src "verilog/bsg_assembler.v:51.1-141.10"
module \bsg_make_2D_array_width_p16_items_p5
  attribute \src "verilog/bsg_assembler.v:57.16-57.17"
  wire width 80 input 1 \i
  attribute \src "verilog/bsg_assembler.v:58.17-58.18"
  wire width 80 output 2 \o
  connect \o \i
end
attribute \src "verilog/bsg_assembler.v:2574.1-2648.10"
module \bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0
  attribute \src "verilog/bsg_assembler.v:2595.23-2595.25"
  wire \N5
  attribute \src "verilog/bsg_assembler.v:2595.26-2595.28"
  wire \N7
  attribute \src "verilog/bsg_assembler.v:2595.29-2595.31"
  wire \N8
  attribute \src "verilog/bsg_assembler.v:2596.14-2596.17"
  wire width 32 \mem
  attribute \src "verilog/bsg_assembler.v:2588.15-2588.23"
  wire input 7 \r_addr_i
  attribute \src "verilog/bsg_assembler.v:2589.17-2589.25"
  wire width 16 output 8 \r_data_o
  attribute \src "verilog/bsg_assembler.v:2593.9-2593.14"
  wire input 6 \r_v_i
  attribute \src "verilog/bsg_assembler.v:2586.15-2586.23"
  wire input 4 \w_addr_i
  attribute \src "verilog/bsg_assembler.v:2590.9-2590.16"
  wire input 1 \w_clk_i
  attribute \src "verilog/bsg_assembler.v:2587.16-2587.24"
  wire width 16 input 5 \w_data_i
  attribute \src "verilog/bsg_assembler.v:2591.9-2591.18"
  wire input 2 \w_reset_i
  attribute \src "verilog/bsg_assembler.v:2592.9-2592.14"
  wire input 3 \w_v_i
  attribute \src "verilog/bsg_assembler.v:2638.3-2645.6"
  cell $dffe $auto$ff.cc:266:slice$1802
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \w_clk_i
    connect \D \w_data_i
    connect \EN \N8
    connect \Q \mem [31:16]
  end
  attribute \src "verilog/bsg_assembler.v:2638.3-2645.6"
  cell $dffe $auto$ff.cc:266:slice$1803
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \w_clk_i
    connect \D \w_data_i
    connect \EN \N7
    connect \Q \mem [15:0]
  end
  attribute \src "verilog/bsg_assembler.v:2630.15-2630.27"
  cell $not $not$verilog/bsg_assembler.v:2630$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_addr_i
    connect \Y \N5
  end
  attribute \src "verilog/bsg_assembler.v:2597.25-2598.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2597$1696
    parameter \WIDTH 1
    connect \A \mem [15]
    connect \B \mem [31]
    connect \S \r_addr_i
    connect \Y \r_data_o [15]
  end
  attribute \src "verilog/bsg_assembler.v:2600.25-2601.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2600$1698
    parameter \WIDTH 1
    connect \A \mem [14]
    connect \B \mem [30]
    connect \S \r_addr_i
    connect \Y \r_data_o [14]
  end
  attribute \src "verilog/bsg_assembler.v:2602.25-2603.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2602$1700
    parameter \WIDTH 1
    connect \A \mem [13]
    connect \B \mem [29]
    connect \S \r_addr_i
    connect \Y \r_data_o [13]
  end
  attribute \src "verilog/bsg_assembler.v:2604.25-2605.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2604$1702
    parameter \WIDTH 1
    connect \A \mem [12]
    connect \B \mem [28]
    connect \S \r_addr_i
    connect \Y \r_data_o [12]
  end
  attribute \src "verilog/bsg_assembler.v:2606.25-2607.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2606$1704
    parameter \WIDTH 1
    connect \A \mem [11]
    connect \B \mem [27]
    connect \S \r_addr_i
    connect \Y \r_data_o [11]
  end
  attribute \src "verilog/bsg_assembler.v:2608.25-2609.45"
  cell $mux $ternary$verilog/bsg_assembler.v:2608$1706
    parameter \WIDTH 1
    connect \A \mem [10]
    connect \B \mem [26]
    connect \S \r_addr_i
    connect \Y \r_data_o [10]
  end
  attribute \src "verilog/bsg_assembler.v:2610.24-2611.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2610$1708
    parameter \WIDTH 1
    connect \A \mem [9]
    connect \B \mem [25]
    connect \S \r_addr_i
    connect \Y \r_data_o [9]
  end
  attribute \src "verilog/bsg_assembler.v:2612.24-2613.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2612$1710
    parameter \WIDTH 1
    connect \A \mem [8]
    connect \B \mem [24]
    connect \S \r_addr_i
    connect \Y \r_data_o [8]
  end
  attribute \src "verilog/bsg_assembler.v:2614.24-2615.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2614$1712
    parameter \WIDTH 1
    connect \A \mem [7]
    connect \B \mem [23]
    connect \S \r_addr_i
    connect \Y \r_data_o [7]
  end
  attribute \src "verilog/bsg_assembler.v:2616.24-2617.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2616$1714
    parameter \WIDTH 1
    connect \A \mem [6]
    connect \B \mem [22]
    connect \S \r_addr_i
    connect \Y \r_data_o [6]
  end
  attribute \src "verilog/bsg_assembler.v:2618.24-2619.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2618$1716
    parameter \WIDTH 1
    connect \A \mem [5]
    connect \B \mem [21]
    connect \S \r_addr_i
    connect \Y \r_data_o [5]
  end
  attribute \src "verilog/bsg_assembler.v:2620.24-2621.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2620$1718
    parameter \WIDTH 1
    connect \A \mem [4]
    connect \B \mem [20]
    connect \S \r_addr_i
    connect \Y \r_data_o [4]
  end
  attribute \src "verilog/bsg_assembler.v:2622.24-2623.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2622$1720
    parameter \WIDTH 1
    connect \A \mem [3]
    connect \B \mem [19]
    connect \S \r_addr_i
    connect \Y \r_data_o [3]
  end
  attribute \src "verilog/bsg_assembler.v:2624.24-2625.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2624$1722
    parameter \WIDTH 1
    connect \A \mem [2]
    connect \B \mem [18]
    connect \S \r_addr_i
    connect \Y \r_data_o [2]
  end
  attribute \src "verilog/bsg_assembler.v:2626.24-2627.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2626$1724
    parameter \WIDTH 1
    connect \A \mem [1]
    connect \B \mem [17]
    connect \S \r_addr_i
    connect \Y \r_data_o [1]
  end
  attribute \src "verilog/bsg_assembler.v:2628.24-2629.44"
  cell $mux $ternary$verilog/bsg_assembler.v:2628$1726
    parameter \WIDTH 1
    connect \A \mem [0]
    connect \B \mem [16]
    connect \S \r_addr_i
    connect \Y \r_data_o [0]
  end
  attribute \src "verilog/bsg_assembler.v:2631.23-2632.50"
  cell $mux $ternary$verilog/bsg_assembler.v:2631$1730
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { \w_addr_i \N5 }
    connect \S \w_v_i
    connect \Y { \N8 \N7 }
  end
end
attribute \src "verilog/bsg_assembler.v:2652.1-2688.10"
module \bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0
  attribute \src "verilog/bsg_assembler.v:2666.15-2666.23"
  wire input 7 \r_addr_i
  attribute \src "verilog/bsg_assembler.v:2667.17-2667.25"
  wire width 16 output 8 \r_data_o
  attribute \src "verilog/bsg_assembler.v:2671.9-2671.14"
  wire input 6 \r_v_i
  attribute \src "verilog/bsg_assembler.v:2664.15-2664.23"
  wire input 4 \w_addr_i
  attribute \src "verilog/bsg_assembler.v:2668.9-2668.16"
  wire input 1 \w_clk_i
  attribute \src "verilog/bsg_assembler.v:2665.16-2665.24"
  wire width 16 input 5 \w_data_i
  attribute \src "verilog/bsg_assembler.v:2669.9-2669.18"
  wire input 2 \w_reset_i
  attribute \src "verilog/bsg_assembler.v:2670.9-2670.14"
  wire input 3 \w_v_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2675.3-2685.4"
  cell \bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0 \synth
    connect \r_addr_i \r_addr_i
    connect \r_data_o \r_data_o
    connect \r_v_i \r_v_i
    connect \w_addr_i \w_addr_i
    connect \w_clk_i \w_clk_i
    connect \w_data_i \w_data_i
    connect \w_reset_i \w_reset_i
    connect \w_v_i \w_v_i
  end
end
attribute \src "verilog/bsg_assembler.v:145.1-161.10"
module \bsg_rotate_right_width_p10
  attribute \src "verilog/bsg_assembler.v:156.8-156.30"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_1
  attribute \src "verilog/bsg_assembler.v:158.72-158.95"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_10
  attribute \src "verilog/bsg_assembler.v:156.31-156.53"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_2
  attribute \src "verilog/bsg_assembler.v:156.54-156.76"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_3
  attribute \src "verilog/bsg_assembler.v:157.3-157.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_4
  attribute \src "verilog/bsg_assembler.v:157.26-157.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_5
  attribute \src "verilog/bsg_assembler.v:157.49-157.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_6
  attribute \src "verilog/bsg_assembler.v:158.3-158.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_7
  attribute \src "verilog/bsg_assembler.v:158.26-158.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_8
  attribute \src "verilog/bsg_assembler.v:158.49-158.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_9
  attribute \src "verilog/bsg_assembler.v:152.15-152.21"
  wire width 10 input 1 \data_i
  attribute \src "verilog/bsg_assembler.v:154.16-154.17"
  wire width 10 output 3 \o
  attribute \src "verilog/bsg_assembler.v:153.15-153.20"
  wire width 4 input 2 \rot_i
  attribute \src "verilog/bsg_assembler.v:159.259-159.286"
  cell $shr $shr$verilog/bsg_assembler.v:159$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 20
    connect \A { \data_i \data_i }
    connect \B \rot_i
    connect \Y { \SYNOPSYS_UNCONNECTED_1 \SYNOPSYS_UNCONNECTED_2 \SYNOPSYS_UNCONNECTED_3 \SYNOPSYS_UNCONNECTED_4 \SYNOPSYS_UNCONNECTED_5 \SYNOPSYS_UNCONNECTED_6 \SYNOPSYS_UNCONNECTED_7 \SYNOPSYS_UNCONNECTED_8 \SYNOPSYS_UNCONNECTED_9 \SYNOPSYS_UNCONNECTED_10 \o }
  end
end
attribute \src "verilog/bsg_assembler.v:624.1-639.10"
module \bsg_rotate_right_width_p5
  attribute \src "verilog/bsg_assembler.v:635.8-635.30"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_1
  attribute \src "verilog/bsg_assembler.v:635.31-635.53"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_2
  attribute \src "verilog/bsg_assembler.v:635.54-635.76"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_3
  attribute \src "verilog/bsg_assembler.v:636.3-636.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_4
  attribute \src "verilog/bsg_assembler.v:636.26-636.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_5
  attribute \src "verilog/bsg_assembler.v:631.15-631.21"
  wire width 5 input 1 \data_i
  attribute \src "verilog/bsg_assembler.v:633.16-633.17"
  wire width 5 output 3 \o
  attribute \src "verilog/bsg_assembler.v:632.15-632.20"
  wire width 3 input 2 \rot_i
  attribute \src "verilog/bsg_assembler.v:637.138-637.165"
  cell $shr $shr$verilog/bsg_assembler.v:637$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A { \data_i \data_i }
    connect \B \rot_i
    connect \Y { \SYNOPSYS_UNCONNECTED_1 \SYNOPSYS_UNCONNECTED_2 \SYNOPSYS_UNCONNECTED_3 \SYNOPSYS_UNCONNECTED_4 \SYNOPSYS_UNCONNECTED_5 \o }
  end
end
attribute \src "verilog/bsg_assembler.v:968.1-2570.10"
module \bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512
  attribute \src "verilog/bsg_assembler.v:1118.16-1118.23"
  wire $and$verilog/bsg_assembler.v:1118$248_Y
  attribute \src "verilog/bsg_assembler.v:1127.16-1127.23"
  wire $and$verilog/bsg_assembler.v:1127$258_Y
  attribute \src "verilog/bsg_assembler.v:1127.27-1127.34"
  wire $and$verilog/bsg_assembler.v:1127$259_Y
  attribute \src "verilog/bsg_assembler.v:1134.29-1134.54"
  wire $and$verilog/bsg_assembler.v:1134$268_Y
  attribute \src "verilog/bsg_assembler.v:1138.16-1138.25"
  wire $and$verilog/bsg_assembler.v:1138$273_Y
  attribute \src "verilog/bsg_assembler.v:1141.16-1141.41"
  wire $and$verilog/bsg_assembler.v:1141$277_Y
  attribute \src "verilog/bsg_assembler.v:1143.16-1143.41"
  wire $and$verilog/bsg_assembler.v:1143$280_Y
  attribute \src "verilog/bsg_assembler.v:1146.16-1146.57"
  wire $and$verilog/bsg_assembler.v:1146$284_Y
  attribute \src "verilog/bsg_assembler.v:1153.23-1156.54"
  wire $ternary$verilog/bsg_assembler.v:1153$296_Y
  attribute \src "verilog/bsg_assembler.v:1154.23-1156.54"
  wire $ternary$verilog/bsg_assembler.v:1154$295_Y
  attribute \src "verilog/bsg_assembler.v:1155.23-1156.54"
  wire $ternary$verilog/bsg_assembler.v:1155$294_Y
  attribute \src "verilog/bsg_assembler.v:1156.23-1156.54"
  wire $ternary$verilog/bsg_assembler.v:1156$293_Y
  attribute \src "verilog/bsg_assembler.v:1163.23-1166.54"
  wire $ternary$verilog/bsg_assembler.v:1163$301_Y
  attribute \src "verilog/bsg_assembler.v:1164.23-1166.54"
  wire $ternary$verilog/bsg_assembler.v:1164$300_Y
  attribute \src "verilog/bsg_assembler.v:1165.23-1166.54"
  wire $ternary$verilog/bsg_assembler.v:1165$299_Y
  attribute \src "verilog/bsg_assembler.v:1166.23-1166.54"
  wire $ternary$verilog/bsg_assembler.v:1166$298_Y
  attribute \src "verilog/bsg_assembler.v:1168.23-1171.54"
  wire $ternary$verilog/bsg_assembler.v:1168$306_Y
  attribute \src "verilog/bsg_assembler.v:1169.23-1171.54"
  wire $ternary$verilog/bsg_assembler.v:1169$305_Y
  attribute \src "verilog/bsg_assembler.v:1170.23-1171.54"
  wire $ternary$verilog/bsg_assembler.v:1170$304_Y
  attribute \src "verilog/bsg_assembler.v:1171.23-1171.54"
  wire $ternary$verilog/bsg_assembler.v:1171$303_Y
  attribute \src "verilog/bsg_assembler.v:1173.23-1176.54"
  wire $ternary$verilog/bsg_assembler.v:1173$311_Y
  attribute \src "verilog/bsg_assembler.v:1174.23-1176.54"
  wire $ternary$verilog/bsg_assembler.v:1174$310_Y
  attribute \src "verilog/bsg_assembler.v:1175.23-1176.54"
  wire $ternary$verilog/bsg_assembler.v:1175$309_Y
  attribute \src "verilog/bsg_assembler.v:1176.23-1176.54"
  wire $ternary$verilog/bsg_assembler.v:1176$308_Y
  attribute \src "verilog/bsg_assembler.v:1178.23-1181.54"
  wire $ternary$verilog/bsg_assembler.v:1178$316_Y
  attribute \src "verilog/bsg_assembler.v:1179.23-1181.54"
  wire $ternary$verilog/bsg_assembler.v:1179$315_Y
  attribute \src "verilog/bsg_assembler.v:1180.23-1181.54"
  wire $ternary$verilog/bsg_assembler.v:1180$314_Y
  attribute \src "verilog/bsg_assembler.v:1181.23-1181.54"
  wire $ternary$verilog/bsg_assembler.v:1181$313_Y
  attribute \src "verilog/bsg_assembler.v:1183.28-1186.59"
  wire $ternary$verilog/bsg_assembler.v:1183$321_Y
  attribute \src "verilog/bsg_assembler.v:1184.28-1186.59"
  wire $ternary$verilog/bsg_assembler.v:1184$320_Y
  attribute \src "verilog/bsg_assembler.v:1185.28-1186.59"
  wire $ternary$verilog/bsg_assembler.v:1185$319_Y
  attribute \src "verilog/bsg_assembler.v:1186.28-1186.59"
  wire $ternary$verilog/bsg_assembler.v:1186$318_Y
  attribute \src "verilog/bsg_assembler.v:1188.28-1191.59"
  wire $ternary$verilog/bsg_assembler.v:1188$326_Y
  attribute \src "verilog/bsg_assembler.v:1189.28-1191.59"
  wire $ternary$verilog/bsg_assembler.v:1189$325_Y
  attribute \src "verilog/bsg_assembler.v:1190.28-1191.59"
  wire $ternary$verilog/bsg_assembler.v:1190$324_Y
  attribute \src "verilog/bsg_assembler.v:1191.28-1191.59"
  wire $ternary$verilog/bsg_assembler.v:1191$323_Y
  attribute \src "verilog/bsg_assembler.v:1193.28-1196.59"
  wire $ternary$verilog/bsg_assembler.v:1193$331_Y
  attribute \src "verilog/bsg_assembler.v:1194.28-1196.59"
  wire $ternary$verilog/bsg_assembler.v:1194$330_Y
  attribute \src "verilog/bsg_assembler.v:1195.28-1196.59"
  wire $ternary$verilog/bsg_assembler.v:1195$329_Y
  attribute \src "verilog/bsg_assembler.v:1196.28-1196.59"
  wire $ternary$verilog/bsg_assembler.v:1196$328_Y
  attribute \src "verilog/bsg_assembler.v:1198.28-1201.59"
  wire $ternary$verilog/bsg_assembler.v:1198$336_Y
  attribute \src "verilog/bsg_assembler.v:1199.28-1201.59"
  wire $ternary$verilog/bsg_assembler.v:1199$335_Y
  attribute \src "verilog/bsg_assembler.v:1200.28-1201.59"
  wire $ternary$verilog/bsg_assembler.v:1200$334_Y
  attribute \src "verilog/bsg_assembler.v:1201.28-1201.59"
  wire $ternary$verilog/bsg_assembler.v:1201$333_Y
  attribute \src "verilog/bsg_assembler.v:1203.28-1206.59"
  wire $ternary$verilog/bsg_assembler.v:1203$341_Y
  attribute \src "verilog/bsg_assembler.v:1204.28-1206.59"
  wire $ternary$verilog/bsg_assembler.v:1204$340_Y
  attribute \src "verilog/bsg_assembler.v:1205.28-1206.59"
  wire $ternary$verilog/bsg_assembler.v:1205$339_Y
  attribute \src "verilog/bsg_assembler.v:1206.28-1206.59"
  wire $ternary$verilog/bsg_assembler.v:1206$338_Y
  attribute \src "verilog/bsg_assembler.v:1208.28-1211.59"
  wire $ternary$verilog/bsg_assembler.v:1208$346_Y
  attribute \src "verilog/bsg_assembler.v:1209.28-1211.59"
  wire $ternary$verilog/bsg_assembler.v:1209$345_Y
  attribute \src "verilog/bsg_assembler.v:1210.28-1211.59"
  wire $ternary$verilog/bsg_assembler.v:1210$344_Y
  attribute \src "verilog/bsg_assembler.v:1211.28-1211.59"
  wire $ternary$verilog/bsg_assembler.v:1211$343_Y
  attribute \src "verilog/bsg_assembler.v:1213.28-1216.59"
  wire $ternary$verilog/bsg_assembler.v:1213$351_Y
  attribute \src "verilog/bsg_assembler.v:1214.28-1216.59"
  wire $ternary$verilog/bsg_assembler.v:1214$350_Y
  attribute \src "verilog/bsg_assembler.v:1215.28-1216.59"
  wire $ternary$verilog/bsg_assembler.v:1215$349_Y
  attribute \src "verilog/bsg_assembler.v:1216.28-1216.59"
  wire $ternary$verilog/bsg_assembler.v:1216$348_Y
  attribute \src "verilog/bsg_assembler.v:1218.28-1221.59"
  wire $ternary$verilog/bsg_assembler.v:1218$356_Y
  attribute \src "verilog/bsg_assembler.v:1219.28-1221.59"
  wire $ternary$verilog/bsg_assembler.v:1219$355_Y
  attribute \src "verilog/bsg_assembler.v:1220.28-1221.59"
  wire $ternary$verilog/bsg_assembler.v:1220$354_Y
  attribute \src "verilog/bsg_assembler.v:1221.28-1221.59"
  wire $ternary$verilog/bsg_assembler.v:1221$353_Y
  attribute \src "verilog/bsg_assembler.v:1223.28-1226.59"
  wire $ternary$verilog/bsg_assembler.v:1223$361_Y
  attribute \src "verilog/bsg_assembler.v:1224.28-1226.59"
  wire $ternary$verilog/bsg_assembler.v:1224$360_Y
  attribute \src "verilog/bsg_assembler.v:1225.28-1226.59"
  wire $ternary$verilog/bsg_assembler.v:1225$359_Y
  attribute \src "verilog/bsg_assembler.v:1226.28-1226.59"
  wire $ternary$verilog/bsg_assembler.v:1226$358_Y
  attribute \src "verilog/bsg_assembler.v:1228.28-1231.59"
  wire $ternary$verilog/bsg_assembler.v:1228$366_Y
  attribute \src "verilog/bsg_assembler.v:1229.28-1231.59"
  wire $ternary$verilog/bsg_assembler.v:1229$365_Y
  attribute \src "verilog/bsg_assembler.v:1230.28-1231.59"
  wire $ternary$verilog/bsg_assembler.v:1230$364_Y
  attribute \src "verilog/bsg_assembler.v:1231.28-1231.59"
  wire $ternary$verilog/bsg_assembler.v:1231$363_Y
  attribute \src "verilog/bsg_assembler.v:1233.28-1236.59"
  wire $ternary$verilog/bsg_assembler.v:1233$371_Y
  attribute \src "verilog/bsg_assembler.v:1234.28-1236.59"
  wire $ternary$verilog/bsg_assembler.v:1234$370_Y
  attribute \src "verilog/bsg_assembler.v:1235.28-1236.59"
  wire $ternary$verilog/bsg_assembler.v:1235$369_Y
  attribute \src "verilog/bsg_assembler.v:1236.28-1236.59"
  wire $ternary$verilog/bsg_assembler.v:1236$368_Y
  attribute \src "verilog/bsg_assembler.v:1238.28-1241.59"
  wire $ternary$verilog/bsg_assembler.v:1238$376_Y
  attribute \src "verilog/bsg_assembler.v:1239.28-1241.59"
  wire $ternary$verilog/bsg_assembler.v:1239$375_Y
  attribute \src "verilog/bsg_assembler.v:1240.28-1241.59"
  wire $ternary$verilog/bsg_assembler.v:1240$374_Y
  attribute \src "verilog/bsg_assembler.v:1241.28-1241.59"
  wire $ternary$verilog/bsg_assembler.v:1241$373_Y
  attribute \src "verilog/bsg_assembler.v:1243.28-1246.59"
  wire $ternary$verilog/bsg_assembler.v:1243$381_Y
  attribute \src "verilog/bsg_assembler.v:1244.28-1246.59"
  wire $ternary$verilog/bsg_assembler.v:1244$380_Y
  attribute \src "verilog/bsg_assembler.v:1245.28-1246.59"
  wire $ternary$verilog/bsg_assembler.v:1245$379_Y
  attribute \src "verilog/bsg_assembler.v:1246.28-1246.59"
  wire $ternary$verilog/bsg_assembler.v:1246$378_Y
  attribute \src "verilog/bsg_assembler.v:1248.28-1251.59"
  wire $ternary$verilog/bsg_assembler.v:1248$386_Y
  attribute \src "verilog/bsg_assembler.v:1249.28-1251.59"
  wire $ternary$verilog/bsg_assembler.v:1249$385_Y
  attribute \src "verilog/bsg_assembler.v:1250.28-1251.59"
  wire $ternary$verilog/bsg_assembler.v:1250$384_Y
  attribute \src "verilog/bsg_assembler.v:1251.28-1251.59"
  wire $ternary$verilog/bsg_assembler.v:1251$383_Y
  attribute \src "verilog/bsg_assembler.v:1253.28-1256.59"
  wire $ternary$verilog/bsg_assembler.v:1253$391_Y
  attribute \src "verilog/bsg_assembler.v:1254.28-1256.59"
  wire $ternary$verilog/bsg_assembler.v:1254$390_Y
  attribute \src "verilog/bsg_assembler.v:1255.28-1256.59"
  wire $ternary$verilog/bsg_assembler.v:1255$389_Y
  attribute \src "verilog/bsg_assembler.v:1256.28-1256.59"
  wire $ternary$verilog/bsg_assembler.v:1256$388_Y
  attribute \src "verilog/bsg_assembler.v:1258.28-1261.59"
  wire $ternary$verilog/bsg_assembler.v:1258$396_Y
  attribute \src "verilog/bsg_assembler.v:1259.28-1261.59"
  wire $ternary$verilog/bsg_assembler.v:1259$395_Y
  attribute \src "verilog/bsg_assembler.v:1260.28-1261.59"
  wire $ternary$verilog/bsg_assembler.v:1260$394_Y
  attribute \src "verilog/bsg_assembler.v:1261.28-1261.59"
  wire $ternary$verilog/bsg_assembler.v:1261$393_Y
  attribute \src "verilog/bsg_assembler.v:1263.28-1266.59"
  wire $ternary$verilog/bsg_assembler.v:1263$401_Y
  attribute \src "verilog/bsg_assembler.v:1264.28-1266.59"
  wire $ternary$verilog/bsg_assembler.v:1264$400_Y
  attribute \src "verilog/bsg_assembler.v:1265.28-1266.59"
  wire $ternary$verilog/bsg_assembler.v:1265$399_Y
  attribute \src "verilog/bsg_assembler.v:1266.28-1266.59"
  wire $ternary$verilog/bsg_assembler.v:1266$398_Y
  attribute \src "verilog/bsg_assembler.v:1268.28-1271.59"
  wire $ternary$verilog/bsg_assembler.v:1268$406_Y
  attribute \src "verilog/bsg_assembler.v:1269.28-1271.59"
  wire $ternary$verilog/bsg_assembler.v:1269$405_Y
  attribute \src "verilog/bsg_assembler.v:1270.28-1271.59"
  wire $ternary$verilog/bsg_assembler.v:1270$404_Y
  attribute \src "verilog/bsg_assembler.v:1271.28-1271.59"
  wire $ternary$verilog/bsg_assembler.v:1271$403_Y
  attribute \src "verilog/bsg_assembler.v:1273.28-1276.59"
  wire $ternary$verilog/bsg_assembler.v:1273$411_Y
  attribute \src "verilog/bsg_assembler.v:1274.28-1276.59"
  wire $ternary$verilog/bsg_assembler.v:1274$410_Y
  attribute \src "verilog/bsg_assembler.v:1275.28-1276.59"
  wire $ternary$verilog/bsg_assembler.v:1275$409_Y
  attribute \src "verilog/bsg_assembler.v:1276.28-1276.59"
  wire $ternary$verilog/bsg_assembler.v:1276$408_Y
  attribute \src "verilog/bsg_assembler.v:1278.28-1281.59"
  wire $ternary$verilog/bsg_assembler.v:1278$416_Y
  attribute \src "verilog/bsg_assembler.v:1279.28-1281.59"
  wire $ternary$verilog/bsg_assembler.v:1279$415_Y
  attribute \src "verilog/bsg_assembler.v:1280.28-1281.59"
  wire $ternary$verilog/bsg_assembler.v:1280$414_Y
  attribute \src "verilog/bsg_assembler.v:1281.28-1281.59"
  wire $ternary$verilog/bsg_assembler.v:1281$413_Y
  attribute \src "verilog/bsg_assembler.v:1283.28-1286.59"
  wire $ternary$verilog/bsg_assembler.v:1283$421_Y
  attribute \src "verilog/bsg_assembler.v:1284.28-1286.59"
  wire $ternary$verilog/bsg_assembler.v:1284$420_Y
  attribute \src "verilog/bsg_assembler.v:1285.28-1286.59"
  wire $ternary$verilog/bsg_assembler.v:1285$419_Y
  attribute \src "verilog/bsg_assembler.v:1286.28-1286.59"
  wire $ternary$verilog/bsg_assembler.v:1286$418_Y
  attribute \src "verilog/bsg_assembler.v:1288.28-1291.59"
  wire $ternary$verilog/bsg_assembler.v:1288$426_Y
  attribute \src "verilog/bsg_assembler.v:1289.28-1291.59"
  wire $ternary$verilog/bsg_assembler.v:1289$425_Y
  attribute \src "verilog/bsg_assembler.v:1290.28-1291.59"
  wire $ternary$verilog/bsg_assembler.v:1290$424_Y
  attribute \src "verilog/bsg_assembler.v:1291.28-1291.59"
  wire $ternary$verilog/bsg_assembler.v:1291$423_Y
  attribute \src "verilog/bsg_assembler.v:1293.28-1296.59"
  wire $ternary$verilog/bsg_assembler.v:1293$431_Y
  attribute \src "verilog/bsg_assembler.v:1294.28-1296.59"
  wire $ternary$verilog/bsg_assembler.v:1294$430_Y
  attribute \src "verilog/bsg_assembler.v:1295.28-1296.59"
  wire $ternary$verilog/bsg_assembler.v:1295$429_Y
  attribute \src "verilog/bsg_assembler.v:1296.28-1296.59"
  wire $ternary$verilog/bsg_assembler.v:1296$428_Y
  attribute \src "verilog/bsg_assembler.v:1298.28-1301.59"
  wire $ternary$verilog/bsg_assembler.v:1298$436_Y
  attribute \src "verilog/bsg_assembler.v:1299.28-1301.59"
  wire $ternary$verilog/bsg_assembler.v:1299$435_Y
  attribute \src "verilog/bsg_assembler.v:1300.28-1301.59"
  wire $ternary$verilog/bsg_assembler.v:1300$434_Y
  attribute \src "verilog/bsg_assembler.v:1301.28-1301.59"
  wire $ternary$verilog/bsg_assembler.v:1301$433_Y
  attribute \src "verilog/bsg_assembler.v:1303.28-1306.59"
  wire $ternary$verilog/bsg_assembler.v:1303$441_Y
  attribute \src "verilog/bsg_assembler.v:1304.28-1306.59"
  wire $ternary$verilog/bsg_assembler.v:1304$440_Y
  attribute \src "verilog/bsg_assembler.v:1305.28-1306.59"
  wire $ternary$verilog/bsg_assembler.v:1305$439_Y
  attribute \src "verilog/bsg_assembler.v:1306.28-1306.59"
  wire $ternary$verilog/bsg_assembler.v:1306$438_Y
  attribute \src "verilog/bsg_assembler.v:1308.28-1311.59"
  wire $ternary$verilog/bsg_assembler.v:1308$446_Y
  attribute \src "verilog/bsg_assembler.v:1309.28-1311.59"
  wire $ternary$verilog/bsg_assembler.v:1309$445_Y
  attribute \src "verilog/bsg_assembler.v:1310.28-1311.59"
  wire $ternary$verilog/bsg_assembler.v:1310$444_Y
  attribute \src "verilog/bsg_assembler.v:1311.28-1311.59"
  wire $ternary$verilog/bsg_assembler.v:1311$443_Y
  attribute \src "verilog/bsg_assembler.v:1313.28-1316.59"
  wire $ternary$verilog/bsg_assembler.v:1313$451_Y
  attribute \src "verilog/bsg_assembler.v:1314.28-1316.59"
  wire $ternary$verilog/bsg_assembler.v:1314$450_Y
  attribute \src "verilog/bsg_assembler.v:1315.28-1316.59"
  wire $ternary$verilog/bsg_assembler.v:1315$449_Y
  attribute \src "verilog/bsg_assembler.v:1316.28-1316.59"
  wire $ternary$verilog/bsg_assembler.v:1316$448_Y
  attribute \src "verilog/bsg_assembler.v:1318.28-1321.59"
  wire $ternary$verilog/bsg_assembler.v:1318$456_Y
  attribute \src "verilog/bsg_assembler.v:1319.28-1321.59"
  wire $ternary$verilog/bsg_assembler.v:1319$455_Y
  attribute \src "verilog/bsg_assembler.v:1320.28-1321.59"
  wire $ternary$verilog/bsg_assembler.v:1320$454_Y
  attribute \src "verilog/bsg_assembler.v:1321.28-1321.59"
  wire $ternary$verilog/bsg_assembler.v:1321$453_Y
  attribute \src "verilog/bsg_assembler.v:1323.28-1326.59"
  wire $ternary$verilog/bsg_assembler.v:1323$461_Y
  attribute \src "verilog/bsg_assembler.v:1324.28-1326.59"
  wire $ternary$verilog/bsg_assembler.v:1324$460_Y
  attribute \src "verilog/bsg_assembler.v:1325.28-1326.59"
  wire $ternary$verilog/bsg_assembler.v:1325$459_Y
  attribute \src "verilog/bsg_assembler.v:1326.28-1326.59"
  wire $ternary$verilog/bsg_assembler.v:1326$458_Y
  attribute \src "verilog/bsg_assembler.v:1328.28-1331.59"
  wire $ternary$verilog/bsg_assembler.v:1328$466_Y
  attribute \src "verilog/bsg_assembler.v:1329.28-1331.59"
  wire $ternary$verilog/bsg_assembler.v:1329$465_Y
  attribute \src "verilog/bsg_assembler.v:1330.28-1331.59"
  wire $ternary$verilog/bsg_assembler.v:1330$464_Y
  attribute \src "verilog/bsg_assembler.v:1331.28-1331.59"
  wire $ternary$verilog/bsg_assembler.v:1331$463_Y
  attribute \src "verilog/bsg_assembler.v:1333.28-1336.59"
  wire $ternary$verilog/bsg_assembler.v:1333$471_Y
  attribute \src "verilog/bsg_assembler.v:1334.28-1336.59"
  wire $ternary$verilog/bsg_assembler.v:1334$470_Y
  attribute \src "verilog/bsg_assembler.v:1335.28-1336.59"
  wire $ternary$verilog/bsg_assembler.v:1335$469_Y
  attribute \src "verilog/bsg_assembler.v:1336.28-1336.59"
  wire $ternary$verilog/bsg_assembler.v:1336$468_Y
  attribute \src "verilog/bsg_assembler.v:1338.28-1341.59"
  wire $ternary$verilog/bsg_assembler.v:1338$476_Y
  attribute \src "verilog/bsg_assembler.v:1339.28-1341.59"
  wire $ternary$verilog/bsg_assembler.v:1339$475_Y
  attribute \src "verilog/bsg_assembler.v:1340.28-1341.59"
  wire $ternary$verilog/bsg_assembler.v:1340$474_Y
  attribute \src "verilog/bsg_assembler.v:1341.28-1341.59"
  wire $ternary$verilog/bsg_assembler.v:1341$473_Y
  attribute \src "verilog/bsg_assembler.v:1343.28-1346.59"
  wire $ternary$verilog/bsg_assembler.v:1343$481_Y
  attribute \src "verilog/bsg_assembler.v:1344.28-1346.59"
  wire $ternary$verilog/bsg_assembler.v:1344$480_Y
  attribute \src "verilog/bsg_assembler.v:1345.28-1346.59"
  wire $ternary$verilog/bsg_assembler.v:1345$479_Y
  attribute \src "verilog/bsg_assembler.v:1346.28-1346.59"
  wire $ternary$verilog/bsg_assembler.v:1346$478_Y
  attribute \src "verilog/bsg_assembler.v:1348.28-1351.59"
  wire $ternary$verilog/bsg_assembler.v:1348$486_Y
  attribute \src "verilog/bsg_assembler.v:1349.28-1351.59"
  wire $ternary$verilog/bsg_assembler.v:1349$485_Y
  attribute \src "verilog/bsg_assembler.v:1350.28-1351.59"
  wire $ternary$verilog/bsg_assembler.v:1350$484_Y
  attribute \src "verilog/bsg_assembler.v:1351.28-1351.59"
  wire $ternary$verilog/bsg_assembler.v:1351$483_Y
  attribute \src "verilog/bsg_assembler.v:1353.28-1356.59"
  wire $ternary$verilog/bsg_assembler.v:1353$491_Y
  attribute \src "verilog/bsg_assembler.v:1354.28-1356.59"
  wire $ternary$verilog/bsg_assembler.v:1354$490_Y
  attribute \src "verilog/bsg_assembler.v:1355.28-1356.59"
  wire $ternary$verilog/bsg_assembler.v:1355$489_Y
  attribute \src "verilog/bsg_assembler.v:1356.28-1356.59"
  wire $ternary$verilog/bsg_assembler.v:1356$488_Y
  attribute \src "verilog/bsg_assembler.v:1358.28-1361.59"
  wire $ternary$verilog/bsg_assembler.v:1358$496_Y
  attribute \src "verilog/bsg_assembler.v:1359.28-1361.59"
  wire $ternary$verilog/bsg_assembler.v:1359$495_Y
  attribute \src "verilog/bsg_assembler.v:1360.28-1361.59"
  wire $ternary$verilog/bsg_assembler.v:1360$494_Y
  attribute \src "verilog/bsg_assembler.v:1361.28-1361.59"
  wire $ternary$verilog/bsg_assembler.v:1361$493_Y
  attribute \src "verilog/bsg_assembler.v:1363.28-1366.59"
  wire $ternary$verilog/bsg_assembler.v:1363$501_Y
  attribute \src "verilog/bsg_assembler.v:1364.28-1366.59"
  wire $ternary$verilog/bsg_assembler.v:1364$500_Y
  attribute \src "verilog/bsg_assembler.v:1365.28-1366.59"
  wire $ternary$verilog/bsg_assembler.v:1365$499_Y
  attribute \src "verilog/bsg_assembler.v:1366.28-1366.59"
  wire $ternary$verilog/bsg_assembler.v:1366$498_Y
  attribute \src "verilog/bsg_assembler.v:1368.28-1371.59"
  wire $ternary$verilog/bsg_assembler.v:1368$506_Y
  attribute \src "verilog/bsg_assembler.v:1369.28-1371.59"
  wire $ternary$verilog/bsg_assembler.v:1369$505_Y
  attribute \src "verilog/bsg_assembler.v:1370.28-1371.59"
  wire $ternary$verilog/bsg_assembler.v:1370$504_Y
  attribute \src "verilog/bsg_assembler.v:1371.28-1371.59"
  wire $ternary$verilog/bsg_assembler.v:1371$503_Y
  attribute \src "verilog/bsg_assembler.v:1373.28-1376.59"
  wire $ternary$verilog/bsg_assembler.v:1373$511_Y
  attribute \src "verilog/bsg_assembler.v:1374.28-1376.59"
  wire $ternary$verilog/bsg_assembler.v:1374$510_Y
  attribute \src "verilog/bsg_assembler.v:1375.28-1376.59"
  wire $ternary$verilog/bsg_assembler.v:1375$509_Y
  attribute \src "verilog/bsg_assembler.v:1376.28-1376.59"
  wire $ternary$verilog/bsg_assembler.v:1376$508_Y
  attribute \src "verilog/bsg_assembler.v:1378.28-1381.59"
  wire $ternary$verilog/bsg_assembler.v:1378$516_Y
  attribute \src "verilog/bsg_assembler.v:1379.28-1381.59"
  wire $ternary$verilog/bsg_assembler.v:1379$515_Y
  attribute \src "verilog/bsg_assembler.v:1380.28-1381.59"
  wire $ternary$verilog/bsg_assembler.v:1380$514_Y
  attribute \src "verilog/bsg_assembler.v:1381.28-1381.59"
  wire $ternary$verilog/bsg_assembler.v:1381$513_Y
  attribute \src "verilog/bsg_assembler.v:1383.28-1386.59"
  wire $ternary$verilog/bsg_assembler.v:1383$521_Y
  attribute \src "verilog/bsg_assembler.v:1384.28-1386.59"
  wire $ternary$verilog/bsg_assembler.v:1384$520_Y
  attribute \src "verilog/bsg_assembler.v:1385.28-1386.59"
  wire $ternary$verilog/bsg_assembler.v:1385$519_Y
  attribute \src "verilog/bsg_assembler.v:1386.28-1386.59"
  wire $ternary$verilog/bsg_assembler.v:1386$518_Y
  attribute \src "verilog/bsg_assembler.v:1388.28-1391.59"
  wire $ternary$verilog/bsg_assembler.v:1388$526_Y
  attribute \src "verilog/bsg_assembler.v:1389.28-1391.59"
  wire $ternary$verilog/bsg_assembler.v:1389$525_Y
  attribute \src "verilog/bsg_assembler.v:1390.28-1391.59"
  wire $ternary$verilog/bsg_assembler.v:1390$524_Y
  attribute \src "verilog/bsg_assembler.v:1391.28-1391.59"
  wire $ternary$verilog/bsg_assembler.v:1391$523_Y
  attribute \src "verilog/bsg_assembler.v:1393.28-1396.59"
  wire $ternary$verilog/bsg_assembler.v:1393$531_Y
  attribute \src "verilog/bsg_assembler.v:1394.28-1396.59"
  wire $ternary$verilog/bsg_assembler.v:1394$530_Y
  attribute \src "verilog/bsg_assembler.v:1395.28-1396.59"
  wire $ternary$verilog/bsg_assembler.v:1395$529_Y
  attribute \src "verilog/bsg_assembler.v:1396.28-1396.59"
  wire $ternary$verilog/bsg_assembler.v:1396$528_Y
  attribute \src "verilog/bsg_assembler.v:1398.28-1401.59"
  wire $ternary$verilog/bsg_assembler.v:1398$536_Y
  attribute \src "verilog/bsg_assembler.v:1399.28-1401.59"
  wire $ternary$verilog/bsg_assembler.v:1399$535_Y
  attribute \src "verilog/bsg_assembler.v:1400.28-1401.59"
  wire $ternary$verilog/bsg_assembler.v:1400$534_Y
  attribute \src "verilog/bsg_assembler.v:1401.28-1401.59"
  wire $ternary$verilog/bsg_assembler.v:1401$533_Y
  attribute \src "verilog/bsg_assembler.v:1403.28-1406.59"
  wire $ternary$verilog/bsg_assembler.v:1403$541_Y
  attribute \src "verilog/bsg_assembler.v:1404.28-1406.59"
  wire $ternary$verilog/bsg_assembler.v:1404$540_Y
  attribute \src "verilog/bsg_assembler.v:1405.28-1406.59"
  wire $ternary$verilog/bsg_assembler.v:1405$539_Y
  attribute \src "verilog/bsg_assembler.v:1406.28-1406.59"
  wire $ternary$verilog/bsg_assembler.v:1406$538_Y
  attribute \src "verilog/bsg_assembler.v:1408.28-1411.59"
  wire $ternary$verilog/bsg_assembler.v:1408$546_Y
  attribute \src "verilog/bsg_assembler.v:1409.28-1411.59"
  wire $ternary$verilog/bsg_assembler.v:1409$545_Y
  attribute \src "verilog/bsg_assembler.v:1410.28-1411.59"
  wire $ternary$verilog/bsg_assembler.v:1410$544_Y
  attribute \src "verilog/bsg_assembler.v:1411.28-1411.59"
  wire $ternary$verilog/bsg_assembler.v:1411$543_Y
  attribute \src "verilog/bsg_assembler.v:1413.28-1416.59"
  wire $ternary$verilog/bsg_assembler.v:1413$551_Y
  attribute \src "verilog/bsg_assembler.v:1414.28-1416.59"
  wire $ternary$verilog/bsg_assembler.v:1414$550_Y
  attribute \src "verilog/bsg_assembler.v:1415.28-1416.59"
  wire $ternary$verilog/bsg_assembler.v:1415$549_Y
  attribute \src "verilog/bsg_assembler.v:1416.28-1416.59"
  wire $ternary$verilog/bsg_assembler.v:1416$548_Y
  attribute \src "verilog/bsg_assembler.v:1418.28-1421.59"
  wire $ternary$verilog/bsg_assembler.v:1418$556_Y
  attribute \src "verilog/bsg_assembler.v:1419.28-1421.59"
  wire $ternary$verilog/bsg_assembler.v:1419$555_Y
  attribute \src "verilog/bsg_assembler.v:1420.28-1421.59"
  wire $ternary$verilog/bsg_assembler.v:1420$554_Y
  attribute \src "verilog/bsg_assembler.v:1421.28-1421.59"
  wire $ternary$verilog/bsg_assembler.v:1421$553_Y
  attribute \src "verilog/bsg_assembler.v:1423.28-1426.59"
  wire $ternary$verilog/bsg_assembler.v:1423$561_Y
  attribute \src "verilog/bsg_assembler.v:1424.28-1426.59"
  wire $ternary$verilog/bsg_assembler.v:1424$560_Y
  attribute \src "verilog/bsg_assembler.v:1425.28-1426.59"
  wire $ternary$verilog/bsg_assembler.v:1425$559_Y
  attribute \src "verilog/bsg_assembler.v:1426.28-1426.59"
  wire $ternary$verilog/bsg_assembler.v:1426$558_Y
  attribute \src "verilog/bsg_assembler.v:1428.28-1431.59"
  wire $ternary$verilog/bsg_assembler.v:1428$566_Y
  attribute \src "verilog/bsg_assembler.v:1429.28-1431.59"
  wire $ternary$verilog/bsg_assembler.v:1429$565_Y
  attribute \src "verilog/bsg_assembler.v:1430.28-1431.59"
  wire $ternary$verilog/bsg_assembler.v:1430$564_Y
  attribute \src "verilog/bsg_assembler.v:1431.28-1431.59"
  wire $ternary$verilog/bsg_assembler.v:1431$563_Y
  attribute \src "verilog/bsg_assembler.v:1433.28-1436.59"
  wire $ternary$verilog/bsg_assembler.v:1433$571_Y
  attribute \src "verilog/bsg_assembler.v:1434.28-1436.59"
  wire $ternary$verilog/bsg_assembler.v:1434$570_Y
  attribute \src "verilog/bsg_assembler.v:1435.28-1436.59"
  wire $ternary$verilog/bsg_assembler.v:1435$569_Y
  attribute \src "verilog/bsg_assembler.v:1436.28-1436.59"
  wire $ternary$verilog/bsg_assembler.v:1436$568_Y
  attribute \src "verilog/bsg_assembler.v:1438.28-1441.59"
  wire $ternary$verilog/bsg_assembler.v:1438$576_Y
  attribute \src "verilog/bsg_assembler.v:1439.28-1441.59"
  wire $ternary$verilog/bsg_assembler.v:1439$575_Y
  attribute \src "verilog/bsg_assembler.v:1440.28-1441.59"
  wire $ternary$verilog/bsg_assembler.v:1440$574_Y
  attribute \src "verilog/bsg_assembler.v:1441.28-1441.59"
  wire $ternary$verilog/bsg_assembler.v:1441$573_Y
  attribute \src "verilog/bsg_assembler.v:1443.28-1446.59"
  wire $ternary$verilog/bsg_assembler.v:1443$581_Y
  attribute \src "verilog/bsg_assembler.v:1444.28-1446.59"
  wire $ternary$verilog/bsg_assembler.v:1444$580_Y
  attribute \src "verilog/bsg_assembler.v:1445.28-1446.59"
  wire $ternary$verilog/bsg_assembler.v:1445$579_Y
  attribute \src "verilog/bsg_assembler.v:1446.28-1446.59"
  wire $ternary$verilog/bsg_assembler.v:1446$578_Y
  attribute \src "verilog/bsg_assembler.v:1448.28-1451.59"
  wire $ternary$verilog/bsg_assembler.v:1448$586_Y
  attribute \src "verilog/bsg_assembler.v:1449.28-1451.59"
  wire $ternary$verilog/bsg_assembler.v:1449$585_Y
  attribute \src "verilog/bsg_assembler.v:1450.28-1451.59"
  wire $ternary$verilog/bsg_assembler.v:1450$584_Y
  attribute \src "verilog/bsg_assembler.v:1451.28-1451.59"
  wire $ternary$verilog/bsg_assembler.v:1451$583_Y
  attribute \src "verilog/bsg_assembler.v:1453.28-1456.59"
  wire $ternary$verilog/bsg_assembler.v:1453$591_Y
  attribute \src "verilog/bsg_assembler.v:1454.28-1456.59"
  wire $ternary$verilog/bsg_assembler.v:1454$590_Y
  attribute \src "verilog/bsg_assembler.v:1455.28-1456.59"
  wire $ternary$verilog/bsg_assembler.v:1455$589_Y
  attribute \src "verilog/bsg_assembler.v:1456.28-1456.59"
  wire $ternary$verilog/bsg_assembler.v:1456$588_Y
  attribute \src "verilog/bsg_assembler.v:1458.28-1461.59"
  wire $ternary$verilog/bsg_assembler.v:1458$596_Y
  attribute \src "verilog/bsg_assembler.v:1459.28-1461.59"
  wire $ternary$verilog/bsg_assembler.v:1459$595_Y
  attribute \src "verilog/bsg_assembler.v:1460.28-1461.59"
  wire $ternary$verilog/bsg_assembler.v:1460$594_Y
  attribute \src "verilog/bsg_assembler.v:1461.28-1461.59"
  wire $ternary$verilog/bsg_assembler.v:1461$593_Y
  attribute \src "verilog/bsg_assembler.v:1463.28-1466.59"
  wire $ternary$verilog/bsg_assembler.v:1463$601_Y
  attribute \src "verilog/bsg_assembler.v:1464.28-1466.59"
  wire $ternary$verilog/bsg_assembler.v:1464$600_Y
  attribute \src "verilog/bsg_assembler.v:1465.28-1466.59"
  wire $ternary$verilog/bsg_assembler.v:1465$599_Y
  attribute \src "verilog/bsg_assembler.v:1466.28-1466.59"
  wire $ternary$verilog/bsg_assembler.v:1466$598_Y
  attribute \src "verilog/bsg_assembler.v:1468.28-1471.59"
  wire $ternary$verilog/bsg_assembler.v:1468$606_Y
  attribute \src "verilog/bsg_assembler.v:1469.28-1471.59"
  wire $ternary$verilog/bsg_assembler.v:1469$605_Y
  attribute \src "verilog/bsg_assembler.v:1470.28-1471.59"
  wire $ternary$verilog/bsg_assembler.v:1470$604_Y
  attribute \src "verilog/bsg_assembler.v:1471.28-1471.59"
  wire $ternary$verilog/bsg_assembler.v:1471$603_Y
  attribute \src "verilog/bsg_assembler.v:1473.28-1476.59"
  wire $ternary$verilog/bsg_assembler.v:1473$611_Y
  attribute \src "verilog/bsg_assembler.v:1474.28-1476.59"
  wire $ternary$verilog/bsg_assembler.v:1474$610_Y
  attribute \src "verilog/bsg_assembler.v:1475.28-1476.59"
  wire $ternary$verilog/bsg_assembler.v:1475$609_Y
  attribute \src "verilog/bsg_assembler.v:1476.28-1476.59"
  wire $ternary$verilog/bsg_assembler.v:1476$608_Y
  attribute \src "verilog/bsg_assembler.v:1478.28-1481.59"
  wire $ternary$verilog/bsg_assembler.v:1478$616_Y
  attribute \src "verilog/bsg_assembler.v:1479.28-1481.59"
  wire $ternary$verilog/bsg_assembler.v:1479$615_Y
  attribute \src "verilog/bsg_assembler.v:1480.28-1481.59"
  wire $ternary$verilog/bsg_assembler.v:1480$614_Y
  attribute \src "verilog/bsg_assembler.v:1481.28-1481.59"
  wire $ternary$verilog/bsg_assembler.v:1481$613_Y
  attribute \src "verilog/bsg_assembler.v:1483.28-1486.59"
  wire $ternary$verilog/bsg_assembler.v:1483$621_Y
  attribute \src "verilog/bsg_assembler.v:1484.28-1486.59"
  wire $ternary$verilog/bsg_assembler.v:1484$620_Y
  attribute \src "verilog/bsg_assembler.v:1485.28-1486.59"
  wire $ternary$verilog/bsg_assembler.v:1485$619_Y
  attribute \src "verilog/bsg_assembler.v:1486.28-1486.59"
  wire $ternary$verilog/bsg_assembler.v:1486$618_Y
  attribute \src "verilog/bsg_assembler.v:1488.28-1491.59"
  wire $ternary$verilog/bsg_assembler.v:1488$626_Y
  attribute \src "verilog/bsg_assembler.v:1489.28-1491.59"
  wire $ternary$verilog/bsg_assembler.v:1489$625_Y
  attribute \src "verilog/bsg_assembler.v:1490.28-1491.59"
  wire $ternary$verilog/bsg_assembler.v:1490$624_Y
  attribute \src "verilog/bsg_assembler.v:1491.28-1491.59"
  wire $ternary$verilog/bsg_assembler.v:1491$623_Y
  attribute \src "verilog/bsg_assembler.v:1493.28-1496.59"
  wire $ternary$verilog/bsg_assembler.v:1493$631_Y
  attribute \src "verilog/bsg_assembler.v:1494.28-1496.59"
  wire $ternary$verilog/bsg_assembler.v:1494$630_Y
  attribute \src "verilog/bsg_assembler.v:1495.28-1496.59"
  wire $ternary$verilog/bsg_assembler.v:1495$629_Y
  attribute \src "verilog/bsg_assembler.v:1496.28-1496.59"
  wire $ternary$verilog/bsg_assembler.v:1496$628_Y
  attribute \src "verilog/bsg_assembler.v:1498.28-1501.59"
  wire $ternary$verilog/bsg_assembler.v:1498$636_Y
  attribute \src "verilog/bsg_assembler.v:1499.28-1501.59"
  wire $ternary$verilog/bsg_assembler.v:1499$635_Y
  attribute \src "verilog/bsg_assembler.v:1500.28-1501.59"
  wire $ternary$verilog/bsg_assembler.v:1500$634_Y
  attribute \src "verilog/bsg_assembler.v:1501.28-1501.59"
  wire $ternary$verilog/bsg_assembler.v:1501$633_Y
  attribute \src "verilog/bsg_assembler.v:1503.28-1506.59"
  wire $ternary$verilog/bsg_assembler.v:1503$641_Y
  attribute \src "verilog/bsg_assembler.v:1504.28-1506.59"
  wire $ternary$verilog/bsg_assembler.v:1504$640_Y
  attribute \src "verilog/bsg_assembler.v:1505.28-1506.59"
  wire $ternary$verilog/bsg_assembler.v:1505$639_Y
  attribute \src "verilog/bsg_assembler.v:1506.28-1506.59"
  wire $ternary$verilog/bsg_assembler.v:1506$638_Y
  attribute \src "verilog/bsg_assembler.v:1508.28-1511.59"
  wire $ternary$verilog/bsg_assembler.v:1508$646_Y
  attribute \src "verilog/bsg_assembler.v:1509.28-1511.59"
  wire $ternary$verilog/bsg_assembler.v:1509$645_Y
  attribute \src "verilog/bsg_assembler.v:1510.28-1511.59"
  wire $ternary$verilog/bsg_assembler.v:1510$644_Y
  attribute \src "verilog/bsg_assembler.v:1511.28-1511.59"
  wire $ternary$verilog/bsg_assembler.v:1511$643_Y
  attribute \src "verilog/bsg_assembler.v:1513.28-1516.59"
  wire $ternary$verilog/bsg_assembler.v:1513$651_Y
  attribute \src "verilog/bsg_assembler.v:1514.28-1516.59"
  wire $ternary$verilog/bsg_assembler.v:1514$650_Y
  attribute \src "verilog/bsg_assembler.v:1515.28-1516.59"
  wire $ternary$verilog/bsg_assembler.v:1515$649_Y
  attribute \src "verilog/bsg_assembler.v:1516.28-1516.59"
  wire $ternary$verilog/bsg_assembler.v:1516$648_Y
  attribute \src "verilog/bsg_assembler.v:1518.28-1521.59"
  wire $ternary$verilog/bsg_assembler.v:1518$656_Y
  attribute \src "verilog/bsg_assembler.v:1519.28-1521.59"
  wire $ternary$verilog/bsg_assembler.v:1519$655_Y
  attribute \src "verilog/bsg_assembler.v:1520.28-1521.59"
  wire $ternary$verilog/bsg_assembler.v:1520$654_Y
  attribute \src "verilog/bsg_assembler.v:1521.28-1521.59"
  wire $ternary$verilog/bsg_assembler.v:1521$653_Y
  attribute \src "verilog/bsg_assembler.v:1523.28-1526.59"
  wire $ternary$verilog/bsg_assembler.v:1523$661_Y
  attribute \src "verilog/bsg_assembler.v:1524.28-1526.59"
  wire $ternary$verilog/bsg_assembler.v:1524$660_Y
  attribute \src "verilog/bsg_assembler.v:1525.28-1526.59"
  wire $ternary$verilog/bsg_assembler.v:1525$659_Y
  attribute \src "verilog/bsg_assembler.v:1526.28-1526.59"
  wire $ternary$verilog/bsg_assembler.v:1526$658_Y
  attribute \src "verilog/bsg_assembler.v:1528.28-1531.59"
  wire $ternary$verilog/bsg_assembler.v:1528$666_Y
  attribute \src "verilog/bsg_assembler.v:1529.28-1531.59"
  wire $ternary$verilog/bsg_assembler.v:1529$665_Y
  attribute \src "verilog/bsg_assembler.v:1530.28-1531.59"
  wire $ternary$verilog/bsg_assembler.v:1530$664_Y
  attribute \src "verilog/bsg_assembler.v:1531.28-1531.59"
  wire $ternary$verilog/bsg_assembler.v:1531$663_Y
  attribute \src "verilog/bsg_assembler.v:1533.27-1536.57"
  wire $ternary$verilog/bsg_assembler.v:1533$671_Y
  attribute \src "verilog/bsg_assembler.v:1534.27-1536.57"
  wire $ternary$verilog/bsg_assembler.v:1534$670_Y
  attribute \src "verilog/bsg_assembler.v:1535.27-1536.57"
  wire $ternary$verilog/bsg_assembler.v:1535$669_Y
  attribute \src "verilog/bsg_assembler.v:1536.27-1536.57"
  wire $ternary$verilog/bsg_assembler.v:1536$668_Y
  attribute \src "verilog/bsg_assembler.v:1538.27-1541.57"
  wire $ternary$verilog/bsg_assembler.v:1538$676_Y
  attribute \src "verilog/bsg_assembler.v:1539.27-1541.57"
  wire $ternary$verilog/bsg_assembler.v:1539$675_Y
  attribute \src "verilog/bsg_assembler.v:1540.27-1541.57"
  wire $ternary$verilog/bsg_assembler.v:1540$674_Y
  attribute \src "verilog/bsg_assembler.v:1541.27-1541.57"
  wire $ternary$verilog/bsg_assembler.v:1541$673_Y
  attribute \src "verilog/bsg_assembler.v:1543.27-1546.57"
  wire $ternary$verilog/bsg_assembler.v:1543$681_Y
  attribute \src "verilog/bsg_assembler.v:1544.27-1546.57"
  wire $ternary$verilog/bsg_assembler.v:1544$680_Y
  attribute \src "verilog/bsg_assembler.v:1545.27-1546.57"
  wire $ternary$verilog/bsg_assembler.v:1545$679_Y
  attribute \src "verilog/bsg_assembler.v:1546.27-1546.57"
  wire $ternary$verilog/bsg_assembler.v:1546$678_Y
  attribute \src "verilog/bsg_assembler.v:1548.27-1551.57"
  wire $ternary$verilog/bsg_assembler.v:1548$686_Y
  attribute \src "verilog/bsg_assembler.v:1549.27-1551.57"
  wire $ternary$verilog/bsg_assembler.v:1549$685_Y
  attribute \src "verilog/bsg_assembler.v:1550.27-1551.57"
  wire $ternary$verilog/bsg_assembler.v:1550$684_Y
  attribute \src "verilog/bsg_assembler.v:1551.27-1551.57"
  wire $ternary$verilog/bsg_assembler.v:1551$683_Y
  attribute \src "verilog/bsg_assembler.v:1553.27-1556.57"
  wire $ternary$verilog/bsg_assembler.v:1553$691_Y
  attribute \src "verilog/bsg_assembler.v:1554.27-1556.57"
  wire $ternary$verilog/bsg_assembler.v:1554$690_Y
  attribute \src "verilog/bsg_assembler.v:1555.27-1556.57"
  wire $ternary$verilog/bsg_assembler.v:1555$689_Y
  attribute \src "verilog/bsg_assembler.v:1556.27-1556.57"
  wire $ternary$verilog/bsg_assembler.v:1556$688_Y
  attribute \src "verilog/bsg_assembler.v:1558.27-1561.57"
  wire $ternary$verilog/bsg_assembler.v:1558$696_Y
  attribute \src "verilog/bsg_assembler.v:1559.27-1561.57"
  wire $ternary$verilog/bsg_assembler.v:1559$695_Y
  attribute \src "verilog/bsg_assembler.v:1560.27-1561.57"
  wire $ternary$verilog/bsg_assembler.v:1560$694_Y
  attribute \src "verilog/bsg_assembler.v:1561.27-1561.57"
  wire $ternary$verilog/bsg_assembler.v:1561$693_Y
  attribute \src "verilog/bsg_assembler.v:1563.27-1566.57"
  wire $ternary$verilog/bsg_assembler.v:1563$701_Y
  attribute \src "verilog/bsg_assembler.v:1564.27-1566.57"
  wire $ternary$verilog/bsg_assembler.v:1564$700_Y
  attribute \src "verilog/bsg_assembler.v:1565.27-1566.57"
  wire $ternary$verilog/bsg_assembler.v:1565$699_Y
  attribute \src "verilog/bsg_assembler.v:1566.27-1566.57"
  wire $ternary$verilog/bsg_assembler.v:1566$698_Y
  attribute \src "verilog/bsg_assembler.v:1568.27-1571.57"
  wire $ternary$verilog/bsg_assembler.v:1568$706_Y
  attribute \src "verilog/bsg_assembler.v:1569.27-1571.57"
  wire $ternary$verilog/bsg_assembler.v:1569$705_Y
  attribute \src "verilog/bsg_assembler.v:1570.27-1571.57"
  wire $ternary$verilog/bsg_assembler.v:1570$704_Y
  attribute \src "verilog/bsg_assembler.v:1571.27-1571.57"
  wire $ternary$verilog/bsg_assembler.v:1571$703_Y
  attribute \src "verilog/bsg_assembler.v:1573.27-1576.57"
  wire $ternary$verilog/bsg_assembler.v:1573$711_Y
  attribute \src "verilog/bsg_assembler.v:1574.27-1576.57"
  wire $ternary$verilog/bsg_assembler.v:1574$710_Y
  attribute \src "verilog/bsg_assembler.v:1575.27-1576.57"
  wire $ternary$verilog/bsg_assembler.v:1575$709_Y
  attribute \src "verilog/bsg_assembler.v:1576.27-1576.57"
  wire $ternary$verilog/bsg_assembler.v:1576$708_Y
  attribute \src "verilog/bsg_assembler.v:1578.27-1581.57"
  wire $ternary$verilog/bsg_assembler.v:1578$716_Y
  attribute \src "verilog/bsg_assembler.v:1579.27-1581.57"
  wire $ternary$verilog/bsg_assembler.v:1579$715_Y
  attribute \src "verilog/bsg_assembler.v:1580.27-1581.57"
  wire $ternary$verilog/bsg_assembler.v:1580$714_Y
  attribute \src "verilog/bsg_assembler.v:1581.27-1581.57"
  wire $ternary$verilog/bsg_assembler.v:1581$713_Y
  attribute \src "verilog/bsg_assembler.v:1583.24-1586.54"
  wire $ternary$verilog/bsg_assembler.v:1583$721_Y
  attribute \src "verilog/bsg_assembler.v:1584.24-1586.54"
  wire $ternary$verilog/bsg_assembler.v:1584$720_Y
  attribute \src "verilog/bsg_assembler.v:1585.24-1586.54"
  wire $ternary$verilog/bsg_assembler.v:1585$719_Y
  attribute \src "verilog/bsg_assembler.v:1586.24-1586.54"
  wire $ternary$verilog/bsg_assembler.v:1586$718_Y
  attribute \src "verilog/bsg_assembler.v:1588.24-1591.54"
  wire $ternary$verilog/bsg_assembler.v:1588$726_Y
  attribute \src "verilog/bsg_assembler.v:1589.24-1591.54"
  wire $ternary$verilog/bsg_assembler.v:1589$725_Y
  attribute \src "verilog/bsg_assembler.v:1590.24-1591.54"
  wire $ternary$verilog/bsg_assembler.v:1590$724_Y
  attribute \src "verilog/bsg_assembler.v:1591.24-1591.54"
  wire $ternary$verilog/bsg_assembler.v:1591$723_Y
  attribute \src "verilog/bsg_assembler.v:1593.24-1596.54"
  wire $ternary$verilog/bsg_assembler.v:1593$731_Y
  attribute \src "verilog/bsg_assembler.v:1594.24-1596.54"
  wire $ternary$verilog/bsg_assembler.v:1594$730_Y
  attribute \src "verilog/bsg_assembler.v:1595.24-1596.54"
  wire $ternary$verilog/bsg_assembler.v:1595$729_Y
  attribute \src "verilog/bsg_assembler.v:1596.24-1596.54"
  wire $ternary$verilog/bsg_assembler.v:1596$728_Y
  attribute \src "verilog/bsg_assembler.v:1598.24-1601.54"
  wire $ternary$verilog/bsg_assembler.v:1598$736_Y
  attribute \src "verilog/bsg_assembler.v:1599.24-1601.54"
  wire $ternary$verilog/bsg_assembler.v:1599$735_Y
  attribute \src "verilog/bsg_assembler.v:1600.24-1601.54"
  wire $ternary$verilog/bsg_assembler.v:1600$734_Y
  attribute \src "verilog/bsg_assembler.v:1601.24-1601.54"
  wire $ternary$verilog/bsg_assembler.v:1601$733_Y
  attribute \src "verilog/bsg_assembler.v:1603.24-1606.54"
  wire $ternary$verilog/bsg_assembler.v:1603$741_Y
  attribute \src "verilog/bsg_assembler.v:1604.24-1606.54"
  wire $ternary$verilog/bsg_assembler.v:1604$740_Y
  attribute \src "verilog/bsg_assembler.v:1605.24-1606.54"
  wire $ternary$verilog/bsg_assembler.v:1605$739_Y
  attribute \src "verilog/bsg_assembler.v:1606.24-1606.54"
  wire $ternary$verilog/bsg_assembler.v:1606$738_Y
  attribute \src "verilog/bsg_assembler.v:1608.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1608$751_Y
  attribute \src "verilog/bsg_assembler.v:1609.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1609$750_Y
  attribute \src "verilog/bsg_assembler.v:1610.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1610$749_Y
  attribute \src "verilog/bsg_assembler.v:1611.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1611$748_Y
  attribute \src "verilog/bsg_assembler.v:1612.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1612$747_Y
  attribute \src "verilog/bsg_assembler.v:1613.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1613$746_Y
  attribute \src "verilog/bsg_assembler.v:1614.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1614$745_Y
  attribute \src "verilog/bsg_assembler.v:1615.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1615$744_Y
  attribute \src "verilog/bsg_assembler.v:1616.22-1616.52"
  wire $ternary$verilog/bsg_assembler.v:1616$743_Y
  attribute \src "verilog/bsg_assembler.v:1628.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1628$761_Y
  attribute \src "verilog/bsg_assembler.v:1629.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1629$760_Y
  attribute \src "verilog/bsg_assembler.v:1630.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1630$759_Y
  attribute \src "verilog/bsg_assembler.v:1631.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1631$758_Y
  attribute \src "verilog/bsg_assembler.v:1632.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1632$757_Y
  attribute \src "verilog/bsg_assembler.v:1633.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1633$756_Y
  attribute \src "verilog/bsg_assembler.v:1634.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1634$755_Y
  attribute \src "verilog/bsg_assembler.v:1635.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1635$754_Y
  attribute \src "verilog/bsg_assembler.v:1636.22-1636.52"
  wire $ternary$verilog/bsg_assembler.v:1636$753_Y
  attribute \src "verilog/bsg_assembler.v:1638.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1638$771_Y
  attribute \src "verilog/bsg_assembler.v:1639.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1639$770_Y
  attribute \src "verilog/bsg_assembler.v:1640.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1640$769_Y
  attribute \src "verilog/bsg_assembler.v:1641.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1641$768_Y
  attribute \src "verilog/bsg_assembler.v:1642.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1642$767_Y
  attribute \src "verilog/bsg_assembler.v:1643.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1643$766_Y
  attribute \src "verilog/bsg_assembler.v:1644.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1644$765_Y
  attribute \src "verilog/bsg_assembler.v:1645.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1645$764_Y
  attribute \src "verilog/bsg_assembler.v:1646.22-1646.52"
  wire $ternary$verilog/bsg_assembler.v:1646$763_Y
  attribute \src "verilog/bsg_assembler.v:1648.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1648$781_Y
  attribute \src "verilog/bsg_assembler.v:1649.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1649$780_Y
  attribute \src "verilog/bsg_assembler.v:1650.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1650$779_Y
  attribute \src "verilog/bsg_assembler.v:1651.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1651$778_Y
  attribute \src "verilog/bsg_assembler.v:1652.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1652$777_Y
  attribute \src "verilog/bsg_assembler.v:1653.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1653$776_Y
  attribute \src "verilog/bsg_assembler.v:1654.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1654$775_Y
  attribute \src "verilog/bsg_assembler.v:1655.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1655$774_Y
  attribute \src "verilog/bsg_assembler.v:1656.22-1656.52"
  wire $ternary$verilog/bsg_assembler.v:1656$773_Y
  attribute \src "verilog/bsg_assembler.v:1658.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1658$791_Y
  attribute \src "verilog/bsg_assembler.v:1659.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1659$790_Y
  attribute \src "verilog/bsg_assembler.v:1660.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1660$789_Y
  attribute \src "verilog/bsg_assembler.v:1661.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1661$788_Y
  attribute \src "verilog/bsg_assembler.v:1662.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1662$787_Y
  attribute \src "verilog/bsg_assembler.v:1663.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1663$786_Y
  attribute \src "verilog/bsg_assembler.v:1664.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1664$785_Y
  attribute \src "verilog/bsg_assembler.v:1665.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1665$784_Y
  attribute \src "verilog/bsg_assembler.v:1666.22-1666.52"
  wire $ternary$verilog/bsg_assembler.v:1666$783_Y
  attribute \src "verilog/bsg_assembler.v:1668.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1668$801_Y
  attribute \src "verilog/bsg_assembler.v:1669.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1669$800_Y
  attribute \src "verilog/bsg_assembler.v:1670.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1670$799_Y
  attribute \src "verilog/bsg_assembler.v:1671.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1671$798_Y
  attribute \src "verilog/bsg_assembler.v:1672.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1672$797_Y
  attribute \src "verilog/bsg_assembler.v:1673.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1673$796_Y
  attribute \src "verilog/bsg_assembler.v:1674.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1674$795_Y
  attribute \src "verilog/bsg_assembler.v:1675.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1675$794_Y
  attribute \src "verilog/bsg_assembler.v:1676.22-1676.52"
  wire $ternary$verilog/bsg_assembler.v:1676$793_Y
  attribute \src "verilog/bsg_assembler.v:1678.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1678$811_Y
  attribute \src "verilog/bsg_assembler.v:1679.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1679$810_Y
  attribute \src "verilog/bsg_assembler.v:1680.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1680$809_Y
  attribute \src "verilog/bsg_assembler.v:1681.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1681$808_Y
  attribute \src "verilog/bsg_assembler.v:1682.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1682$807_Y
  attribute \src "verilog/bsg_assembler.v:1683.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1683$806_Y
  attribute \src "verilog/bsg_assembler.v:1684.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1684$805_Y
  attribute \src "verilog/bsg_assembler.v:1685.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1685$804_Y
  attribute \src "verilog/bsg_assembler.v:1686.22-1686.52"
  wire $ternary$verilog/bsg_assembler.v:1686$803_Y
  attribute \src "verilog/bsg_assembler.v:1688.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1688$821_Y
  attribute \src "verilog/bsg_assembler.v:1689.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1689$820_Y
  attribute \src "verilog/bsg_assembler.v:1690.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1690$819_Y
  attribute \src "verilog/bsg_assembler.v:1691.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1691$818_Y
  attribute \src "verilog/bsg_assembler.v:1692.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1692$817_Y
  attribute \src "verilog/bsg_assembler.v:1693.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1693$816_Y
  attribute \src "verilog/bsg_assembler.v:1694.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1694$815_Y
  attribute \src "verilog/bsg_assembler.v:1695.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1695$814_Y
  attribute \src "verilog/bsg_assembler.v:1696.22-1696.52"
  wire $ternary$verilog/bsg_assembler.v:1696$813_Y
  attribute \src "verilog/bsg_assembler.v:1698.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1698$831_Y
  attribute \src "verilog/bsg_assembler.v:1699.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1699$830_Y
  attribute \src "verilog/bsg_assembler.v:1700.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1700$829_Y
  attribute \src "verilog/bsg_assembler.v:1701.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1701$828_Y
  attribute \src "verilog/bsg_assembler.v:1702.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1702$827_Y
  attribute \src "verilog/bsg_assembler.v:1703.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1703$826_Y
  attribute \src "verilog/bsg_assembler.v:1704.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1704$825_Y
  attribute \src "verilog/bsg_assembler.v:1705.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1705$824_Y
  attribute \src "verilog/bsg_assembler.v:1706.22-1706.52"
  wire $ternary$verilog/bsg_assembler.v:1706$823_Y
  attribute \src "verilog/bsg_assembler.v:1708.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1708$841_Y
  attribute \src "verilog/bsg_assembler.v:1709.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1709$840_Y
  attribute \src "verilog/bsg_assembler.v:1710.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1710$839_Y
  attribute \src "verilog/bsg_assembler.v:1711.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1711$838_Y
  attribute \src "verilog/bsg_assembler.v:1712.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1712$837_Y
  attribute \src "verilog/bsg_assembler.v:1713.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1713$836_Y
  attribute \src "verilog/bsg_assembler.v:1714.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1714$835_Y
  attribute \src "verilog/bsg_assembler.v:1715.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1715$834_Y
  attribute \src "verilog/bsg_assembler.v:1716.22-1716.52"
  wire $ternary$verilog/bsg_assembler.v:1716$833_Y
  attribute \src "verilog/bsg_assembler.v:1718.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1718$851_Y
  attribute \src "verilog/bsg_assembler.v:1719.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1719$850_Y
  attribute \src "verilog/bsg_assembler.v:1720.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1720$849_Y
  attribute \src "verilog/bsg_assembler.v:1721.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1721$848_Y
  attribute \src "verilog/bsg_assembler.v:1722.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1722$847_Y
  attribute \src "verilog/bsg_assembler.v:1723.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1723$846_Y
  attribute \src "verilog/bsg_assembler.v:1724.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1724$845_Y
  attribute \src "verilog/bsg_assembler.v:1725.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1725$844_Y
  attribute \src "verilog/bsg_assembler.v:1726.24-1726.54"
  wire $ternary$verilog/bsg_assembler.v:1726$843_Y
  attribute \src "verilog/bsg_assembler.v:1728.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1728$861_Y
  attribute \src "verilog/bsg_assembler.v:1729.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1729$860_Y
  attribute \src "verilog/bsg_assembler.v:1730.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1730$859_Y
  attribute \src "verilog/bsg_assembler.v:1731.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1731$858_Y
  attribute \src "verilog/bsg_assembler.v:1732.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1732$857_Y
  attribute \src "verilog/bsg_assembler.v:1733.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1733$856_Y
  attribute \src "verilog/bsg_assembler.v:1734.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1734$855_Y
  attribute \src "verilog/bsg_assembler.v:1735.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1735$854_Y
  attribute \src "verilog/bsg_assembler.v:1736.24-1736.54"
  wire $ternary$verilog/bsg_assembler.v:1736$853_Y
  attribute \src "verilog/bsg_assembler.v:1738.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1738$871_Y
  attribute \src "verilog/bsg_assembler.v:1739.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1739$870_Y
  attribute \src "verilog/bsg_assembler.v:1740.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1740$869_Y
  attribute \src "verilog/bsg_assembler.v:1741.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1741$868_Y
  attribute \src "verilog/bsg_assembler.v:1742.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1742$867_Y
  attribute \src "verilog/bsg_assembler.v:1743.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1743$866_Y
  attribute \src "verilog/bsg_assembler.v:1744.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1744$865_Y
  attribute \src "verilog/bsg_assembler.v:1745.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1745$864_Y
  attribute \src "verilog/bsg_assembler.v:1746.24-1746.54"
  wire $ternary$verilog/bsg_assembler.v:1746$863_Y
  attribute \src "verilog/bsg_assembler.v:1748.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1748$881_Y
  attribute \src "verilog/bsg_assembler.v:1749.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1749$880_Y
  attribute \src "verilog/bsg_assembler.v:1750.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1750$879_Y
  attribute \src "verilog/bsg_assembler.v:1751.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1751$878_Y
  attribute \src "verilog/bsg_assembler.v:1752.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1752$877_Y
  attribute \src "verilog/bsg_assembler.v:1753.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1753$876_Y
  attribute \src "verilog/bsg_assembler.v:1754.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1754$875_Y
  attribute \src "verilog/bsg_assembler.v:1755.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1755$874_Y
  attribute \src "verilog/bsg_assembler.v:1756.24-1756.54"
  wire $ternary$verilog/bsg_assembler.v:1756$873_Y
  attribute \src "verilog/bsg_assembler.v:1758.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1758$891_Y
  attribute \src "verilog/bsg_assembler.v:1759.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1759$890_Y
  attribute \src "verilog/bsg_assembler.v:1760.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1760$889_Y
  attribute \src "verilog/bsg_assembler.v:1761.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1761$888_Y
  attribute \src "verilog/bsg_assembler.v:1762.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1762$887_Y
  attribute \src "verilog/bsg_assembler.v:1763.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1763$886_Y
  attribute \src "verilog/bsg_assembler.v:1764.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1764$885_Y
  attribute \src "verilog/bsg_assembler.v:1765.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1765$884_Y
  attribute \src "verilog/bsg_assembler.v:1766.24-1766.54"
  wire $ternary$verilog/bsg_assembler.v:1766$883_Y
  attribute \src "verilog/bsg_assembler.v:1768.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1768$901_Y
  attribute \src "verilog/bsg_assembler.v:1769.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1769$900_Y
  attribute \src "verilog/bsg_assembler.v:1770.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1770$899_Y
  attribute \src "verilog/bsg_assembler.v:1771.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1771$898_Y
  attribute \src "verilog/bsg_assembler.v:1772.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1772$897_Y
  attribute \src "verilog/bsg_assembler.v:1773.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1773$896_Y
  attribute \src "verilog/bsg_assembler.v:1774.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1774$895_Y
  attribute \src "verilog/bsg_assembler.v:1775.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1775$894_Y
  attribute \src "verilog/bsg_assembler.v:1776.25-1776.55"
  wire $ternary$verilog/bsg_assembler.v:1776$893_Y
  attribute \src "verilog/bsg_assembler.v:1778.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1778$911_Y
  attribute \src "verilog/bsg_assembler.v:1779.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1779$910_Y
  attribute \src "verilog/bsg_assembler.v:1780.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1780$909_Y
  attribute \src "verilog/bsg_assembler.v:1781.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1781$908_Y
  attribute \src "verilog/bsg_assembler.v:1782.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1782$907_Y
  attribute \src "verilog/bsg_assembler.v:1783.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1783$906_Y
  attribute \src "verilog/bsg_assembler.v:1784.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1784$905_Y
  attribute \src "verilog/bsg_assembler.v:1785.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1785$904_Y
  attribute \src "verilog/bsg_assembler.v:1786.25-1786.55"
  wire $ternary$verilog/bsg_assembler.v:1786$903_Y
  attribute \src "verilog/bsg_assembler.v:1788.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1788$921_Y
  attribute \src "verilog/bsg_assembler.v:1789.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1789$920_Y
  attribute \src "verilog/bsg_assembler.v:1790.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1790$919_Y
  attribute \src "verilog/bsg_assembler.v:1791.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1791$918_Y
  attribute \src "verilog/bsg_assembler.v:1792.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1792$917_Y
  attribute \src "verilog/bsg_assembler.v:1793.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1793$916_Y
  attribute \src "verilog/bsg_assembler.v:1794.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1794$915_Y
  attribute \src "verilog/bsg_assembler.v:1795.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1795$914_Y
  attribute \src "verilog/bsg_assembler.v:1796.25-1796.55"
  wire $ternary$verilog/bsg_assembler.v:1796$913_Y
  attribute \src "verilog/bsg_assembler.v:1798.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1798$931_Y
  attribute \src "verilog/bsg_assembler.v:1799.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1799$930_Y
  attribute \src "verilog/bsg_assembler.v:1800.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1800$929_Y
  attribute \src "verilog/bsg_assembler.v:1801.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1801$928_Y
  attribute \src "verilog/bsg_assembler.v:1802.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1802$927_Y
  attribute \src "verilog/bsg_assembler.v:1803.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1803$926_Y
  attribute \src "verilog/bsg_assembler.v:1804.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1804$925_Y
  attribute \src "verilog/bsg_assembler.v:1805.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1805$924_Y
  attribute \src "verilog/bsg_assembler.v:1806.25-1806.55"
  wire $ternary$verilog/bsg_assembler.v:1806$923_Y
  attribute \src "verilog/bsg_assembler.v:1808.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1808$941_Y
  attribute \src "verilog/bsg_assembler.v:1809.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1809$940_Y
  attribute \src "verilog/bsg_assembler.v:1810.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1810$939_Y
  attribute \src "verilog/bsg_assembler.v:1811.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1811$938_Y
  attribute \src "verilog/bsg_assembler.v:1812.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1812$937_Y
  attribute \src "verilog/bsg_assembler.v:1813.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1813$936_Y
  attribute \src "verilog/bsg_assembler.v:1814.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1814$935_Y
  attribute \src "verilog/bsg_assembler.v:1815.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1815$934_Y
  attribute \src "verilog/bsg_assembler.v:1816.25-1816.55"
  wire $ternary$verilog/bsg_assembler.v:1816$933_Y
  attribute \src "verilog/bsg_assembler.v:1818.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1818$951_Y
  attribute \src "verilog/bsg_assembler.v:1819.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1819$950_Y
  attribute \src "verilog/bsg_assembler.v:1820.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1820$949_Y
  attribute \src "verilog/bsg_assembler.v:1821.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1821$948_Y
  attribute \src "verilog/bsg_assembler.v:1822.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1822$947_Y
  attribute \src "verilog/bsg_assembler.v:1823.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1823$946_Y
  attribute \src "verilog/bsg_assembler.v:1824.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1824$945_Y
  attribute \src "verilog/bsg_assembler.v:1825.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1825$944_Y
  attribute \src "verilog/bsg_assembler.v:1826.25-1826.55"
  wire $ternary$verilog/bsg_assembler.v:1826$943_Y
  attribute \src "verilog/bsg_assembler.v:1828.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1828$961_Y
  attribute \src "verilog/bsg_assembler.v:1829.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1829$960_Y
  attribute \src "verilog/bsg_assembler.v:1830.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1830$959_Y
  attribute \src "verilog/bsg_assembler.v:1831.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1831$958_Y
  attribute \src "verilog/bsg_assembler.v:1832.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1832$957_Y
  attribute \src "verilog/bsg_assembler.v:1833.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1833$956_Y
  attribute \src "verilog/bsg_assembler.v:1834.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1834$955_Y
  attribute \src "verilog/bsg_assembler.v:1835.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1835$954_Y
  attribute \src "verilog/bsg_assembler.v:1836.25-1836.55"
  wire $ternary$verilog/bsg_assembler.v:1836$953_Y
  attribute \src "verilog/bsg_assembler.v:1838.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1838$971_Y
  attribute \src "verilog/bsg_assembler.v:1839.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1839$970_Y
  attribute \src "verilog/bsg_assembler.v:1840.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1840$969_Y
  attribute \src "verilog/bsg_assembler.v:1841.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1841$968_Y
  attribute \src "verilog/bsg_assembler.v:1842.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1842$967_Y
  attribute \src "verilog/bsg_assembler.v:1843.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1843$966_Y
  attribute \src "verilog/bsg_assembler.v:1844.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1844$965_Y
  attribute \src "verilog/bsg_assembler.v:1845.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1845$964_Y
  attribute \src "verilog/bsg_assembler.v:1846.25-1846.55"
  wire $ternary$verilog/bsg_assembler.v:1846$963_Y
  attribute \src "verilog/bsg_assembler.v:1848.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1848$981_Y
  attribute \src "verilog/bsg_assembler.v:1849.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1849$980_Y
  attribute \src "verilog/bsg_assembler.v:1850.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1850$979_Y
  attribute \src "verilog/bsg_assembler.v:1851.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1851$978_Y
  attribute \src "verilog/bsg_assembler.v:1852.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1852$977_Y
  attribute \src "verilog/bsg_assembler.v:1853.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1853$976_Y
  attribute \src "verilog/bsg_assembler.v:1854.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1854$975_Y
  attribute \src "verilog/bsg_assembler.v:1855.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1855$974_Y
  attribute \src "verilog/bsg_assembler.v:1856.25-1856.55"
  wire $ternary$verilog/bsg_assembler.v:1856$973_Y
  attribute \src "verilog/bsg_assembler.v:1858.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1858$991_Y
  attribute \src "verilog/bsg_assembler.v:1859.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1859$990_Y
  attribute \src "verilog/bsg_assembler.v:1860.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1860$989_Y
  attribute \src "verilog/bsg_assembler.v:1861.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1861$988_Y
  attribute \src "verilog/bsg_assembler.v:1862.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1862$987_Y
  attribute \src "verilog/bsg_assembler.v:1863.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1863$986_Y
  attribute \src "verilog/bsg_assembler.v:1864.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1864$985_Y
  attribute \src "verilog/bsg_assembler.v:1865.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1865$984_Y
  attribute \src "verilog/bsg_assembler.v:1866.25-1866.55"
  wire $ternary$verilog/bsg_assembler.v:1866$983_Y
  attribute \src "verilog/bsg_assembler.v:1868.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1868$1001_Y
  attribute \src "verilog/bsg_assembler.v:1869.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1869$1000_Y
  attribute \src "verilog/bsg_assembler.v:1870.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1870$999_Y
  attribute \src "verilog/bsg_assembler.v:1871.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1871$998_Y
  attribute \src "verilog/bsg_assembler.v:1872.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1872$997_Y
  attribute \src "verilog/bsg_assembler.v:1873.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1873$996_Y
  attribute \src "verilog/bsg_assembler.v:1874.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1874$995_Y
  attribute \src "verilog/bsg_assembler.v:1875.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1875$994_Y
  attribute \src "verilog/bsg_assembler.v:1876.25-1876.55"
  wire $ternary$verilog/bsg_assembler.v:1876$993_Y
  attribute \src "verilog/bsg_assembler.v:1878.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1878$1011_Y
  attribute \src "verilog/bsg_assembler.v:1879.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1879$1010_Y
  attribute \src "verilog/bsg_assembler.v:1880.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1880$1009_Y
  attribute \src "verilog/bsg_assembler.v:1881.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1881$1008_Y
  attribute \src "verilog/bsg_assembler.v:1882.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1882$1007_Y
  attribute \src "verilog/bsg_assembler.v:1883.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1883$1006_Y
  attribute \src "verilog/bsg_assembler.v:1884.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1884$1005_Y
  attribute \src "verilog/bsg_assembler.v:1885.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1885$1004_Y
  attribute \src "verilog/bsg_assembler.v:1886.25-1886.55"
  wire $ternary$verilog/bsg_assembler.v:1886$1003_Y
  attribute \src "verilog/bsg_assembler.v:1888.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1888$1021_Y
  attribute \src "verilog/bsg_assembler.v:1889.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1889$1020_Y
  attribute \src "verilog/bsg_assembler.v:1890.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1890$1019_Y
  attribute \src "verilog/bsg_assembler.v:1891.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1891$1018_Y
  attribute \src "verilog/bsg_assembler.v:1892.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1892$1017_Y
  attribute \src "verilog/bsg_assembler.v:1893.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1893$1016_Y
  attribute \src "verilog/bsg_assembler.v:1894.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1894$1015_Y
  attribute \src "verilog/bsg_assembler.v:1895.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1895$1014_Y
  attribute \src "verilog/bsg_assembler.v:1896.25-1896.55"
  wire $ternary$verilog/bsg_assembler.v:1896$1013_Y
  attribute \src "verilog/bsg_assembler.v:1898.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1898$1031_Y
  attribute \src "verilog/bsg_assembler.v:1899.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1899$1030_Y
  attribute \src "verilog/bsg_assembler.v:1900.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1900$1029_Y
  attribute \src "verilog/bsg_assembler.v:1901.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1901$1028_Y
  attribute \src "verilog/bsg_assembler.v:1902.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1902$1027_Y
  attribute \src "verilog/bsg_assembler.v:1903.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1903$1026_Y
  attribute \src "verilog/bsg_assembler.v:1904.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1904$1025_Y
  attribute \src "verilog/bsg_assembler.v:1905.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1905$1024_Y
  attribute \src "verilog/bsg_assembler.v:1906.25-1906.55"
  wire $ternary$verilog/bsg_assembler.v:1906$1023_Y
  attribute \src "verilog/bsg_assembler.v:1908.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1908$1041_Y
  attribute \src "verilog/bsg_assembler.v:1909.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1909$1040_Y
  attribute \src "verilog/bsg_assembler.v:1910.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1910$1039_Y
  attribute \src "verilog/bsg_assembler.v:1911.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1911$1038_Y
  attribute \src "verilog/bsg_assembler.v:1912.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1912$1037_Y
  attribute \src "verilog/bsg_assembler.v:1913.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1913$1036_Y
  attribute \src "verilog/bsg_assembler.v:1914.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1914$1035_Y
  attribute \src "verilog/bsg_assembler.v:1915.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1915$1034_Y
  attribute \src "verilog/bsg_assembler.v:1916.25-1916.55"
  wire $ternary$verilog/bsg_assembler.v:1916$1033_Y
  attribute \src "verilog/bsg_assembler.v:1918.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1918$1051_Y
  attribute \src "verilog/bsg_assembler.v:1919.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1919$1050_Y
  attribute \src "verilog/bsg_assembler.v:1920.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1920$1049_Y
  attribute \src "verilog/bsg_assembler.v:1921.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1921$1048_Y
  attribute \src "verilog/bsg_assembler.v:1922.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1922$1047_Y
  attribute \src "verilog/bsg_assembler.v:1923.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1923$1046_Y
  attribute \src "verilog/bsg_assembler.v:1924.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1924$1045_Y
  attribute \src "verilog/bsg_assembler.v:1925.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1925$1044_Y
  attribute \src "verilog/bsg_assembler.v:1926.25-1926.55"
  wire $ternary$verilog/bsg_assembler.v:1926$1043_Y
  attribute \src "verilog/bsg_assembler.v:1928.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1928$1061_Y
  attribute \src "verilog/bsg_assembler.v:1929.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1929$1060_Y
  attribute \src "verilog/bsg_assembler.v:1930.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1930$1059_Y
  attribute \src "verilog/bsg_assembler.v:1931.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1931$1058_Y
  attribute \src "verilog/bsg_assembler.v:1932.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1932$1057_Y
  attribute \src "verilog/bsg_assembler.v:1933.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1933$1056_Y
  attribute \src "verilog/bsg_assembler.v:1934.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1934$1055_Y
  attribute \src "verilog/bsg_assembler.v:1935.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1935$1054_Y
  attribute \src "verilog/bsg_assembler.v:1936.25-1936.55"
  wire $ternary$verilog/bsg_assembler.v:1936$1053_Y
  attribute \src "verilog/bsg_assembler.v:1938.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1938$1071_Y
  attribute \src "verilog/bsg_assembler.v:1939.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1939$1070_Y
  attribute \src "verilog/bsg_assembler.v:1940.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1940$1069_Y
  attribute \src "verilog/bsg_assembler.v:1941.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1941$1068_Y
  attribute \src "verilog/bsg_assembler.v:1942.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1942$1067_Y
  attribute \src "verilog/bsg_assembler.v:1943.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1943$1066_Y
  attribute \src "verilog/bsg_assembler.v:1944.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1944$1065_Y
  attribute \src "verilog/bsg_assembler.v:1945.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1945$1064_Y
  attribute \src "verilog/bsg_assembler.v:1946.25-1946.55"
  wire $ternary$verilog/bsg_assembler.v:1946$1063_Y
  attribute \src "verilog/bsg_assembler.v:1948.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1948$1081_Y
  attribute \src "verilog/bsg_assembler.v:1949.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1949$1080_Y
  attribute \src "verilog/bsg_assembler.v:1950.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1950$1079_Y
  attribute \src "verilog/bsg_assembler.v:1951.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1951$1078_Y
  attribute \src "verilog/bsg_assembler.v:1952.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1952$1077_Y
  attribute \src "verilog/bsg_assembler.v:1953.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1953$1076_Y
  attribute \src "verilog/bsg_assembler.v:1954.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1954$1075_Y
  attribute \src "verilog/bsg_assembler.v:1955.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1955$1074_Y
  attribute \src "verilog/bsg_assembler.v:1956.25-1956.55"
  wire $ternary$verilog/bsg_assembler.v:1956$1073_Y
  attribute \src "verilog/bsg_assembler.v:1958.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1958$1091_Y
  attribute \src "verilog/bsg_assembler.v:1959.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1959$1090_Y
  attribute \src "verilog/bsg_assembler.v:1960.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1960$1089_Y
  attribute \src "verilog/bsg_assembler.v:1961.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1961$1088_Y
  attribute \src "verilog/bsg_assembler.v:1962.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1962$1087_Y
  attribute \src "verilog/bsg_assembler.v:1963.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1963$1086_Y
  attribute \src "verilog/bsg_assembler.v:1964.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1964$1085_Y
  attribute \src "verilog/bsg_assembler.v:1965.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1965$1084_Y
  attribute \src "verilog/bsg_assembler.v:1966.25-1966.55"
  wire $ternary$verilog/bsg_assembler.v:1966$1083_Y
  attribute \src "verilog/bsg_assembler.v:1968.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1968$1101_Y
  attribute \src "verilog/bsg_assembler.v:1969.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1969$1100_Y
  attribute \src "verilog/bsg_assembler.v:1970.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1970$1099_Y
  attribute \src "verilog/bsg_assembler.v:1971.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1971$1098_Y
  attribute \src "verilog/bsg_assembler.v:1972.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1972$1097_Y
  attribute \src "verilog/bsg_assembler.v:1973.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1973$1096_Y
  attribute \src "verilog/bsg_assembler.v:1974.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1974$1095_Y
  attribute \src "verilog/bsg_assembler.v:1975.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1975$1094_Y
  attribute \src "verilog/bsg_assembler.v:1976.25-1976.55"
  wire $ternary$verilog/bsg_assembler.v:1976$1093_Y
  attribute \src "verilog/bsg_assembler.v:1978.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1978$1111_Y
  attribute \src "verilog/bsg_assembler.v:1979.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1979$1110_Y
  attribute \src "verilog/bsg_assembler.v:1980.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1980$1109_Y
  attribute \src "verilog/bsg_assembler.v:1981.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1981$1108_Y
  attribute \src "verilog/bsg_assembler.v:1982.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1982$1107_Y
  attribute \src "verilog/bsg_assembler.v:1983.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1983$1106_Y
  attribute \src "verilog/bsg_assembler.v:1984.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1984$1105_Y
  attribute \src "verilog/bsg_assembler.v:1985.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1985$1104_Y
  attribute \src "verilog/bsg_assembler.v:1986.25-1986.55"
  wire $ternary$verilog/bsg_assembler.v:1986$1103_Y
  attribute \src "verilog/bsg_assembler.v:1988.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1988$1121_Y
  attribute \src "verilog/bsg_assembler.v:1989.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1989$1120_Y
  attribute \src "verilog/bsg_assembler.v:1990.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1990$1119_Y
  attribute \src "verilog/bsg_assembler.v:1991.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1991$1118_Y
  attribute \src "verilog/bsg_assembler.v:1992.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1992$1117_Y
  attribute \src "verilog/bsg_assembler.v:1993.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1993$1116_Y
  attribute \src "verilog/bsg_assembler.v:1994.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1994$1115_Y
  attribute \src "verilog/bsg_assembler.v:1995.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1995$1114_Y
  attribute \src "verilog/bsg_assembler.v:1996.25-1996.55"
  wire $ternary$verilog/bsg_assembler.v:1996$1113_Y
  attribute \src "verilog/bsg_assembler.v:1998.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:1998$1131_Y
  attribute \src "verilog/bsg_assembler.v:1999.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:1999$1130_Y
  attribute \src "verilog/bsg_assembler.v:2000.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2000$1129_Y
  attribute \src "verilog/bsg_assembler.v:2001.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2001$1128_Y
  attribute \src "verilog/bsg_assembler.v:2002.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2002$1127_Y
  attribute \src "verilog/bsg_assembler.v:2003.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2003$1126_Y
  attribute \src "verilog/bsg_assembler.v:2004.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2004$1125_Y
  attribute \src "verilog/bsg_assembler.v:2005.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2005$1124_Y
  attribute \src "verilog/bsg_assembler.v:2006.25-2006.55"
  wire $ternary$verilog/bsg_assembler.v:2006$1123_Y
  attribute \src "verilog/bsg_assembler.v:2008.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2008$1141_Y
  attribute \src "verilog/bsg_assembler.v:2009.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2009$1140_Y
  attribute \src "verilog/bsg_assembler.v:2010.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2010$1139_Y
  attribute \src "verilog/bsg_assembler.v:2011.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2011$1138_Y
  attribute \src "verilog/bsg_assembler.v:2012.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2012$1137_Y
  attribute \src "verilog/bsg_assembler.v:2013.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2013$1136_Y
  attribute \src "verilog/bsg_assembler.v:2014.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2014$1135_Y
  attribute \src "verilog/bsg_assembler.v:2015.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2015$1134_Y
  attribute \src "verilog/bsg_assembler.v:2016.25-2016.55"
  wire $ternary$verilog/bsg_assembler.v:2016$1133_Y
  attribute \src "verilog/bsg_assembler.v:2018.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2018$1151_Y
  attribute \src "verilog/bsg_assembler.v:2019.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2019$1150_Y
  attribute \src "verilog/bsg_assembler.v:2020.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2020$1149_Y
  attribute \src "verilog/bsg_assembler.v:2021.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2021$1148_Y
  attribute \src "verilog/bsg_assembler.v:2022.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2022$1147_Y
  attribute \src "verilog/bsg_assembler.v:2023.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2023$1146_Y
  attribute \src "verilog/bsg_assembler.v:2024.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2024$1145_Y
  attribute \src "verilog/bsg_assembler.v:2025.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2025$1144_Y
  attribute \src "verilog/bsg_assembler.v:2026.25-2026.55"
  wire $ternary$verilog/bsg_assembler.v:2026$1143_Y
  attribute \src "verilog/bsg_assembler.v:2028.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2028$1161_Y
  attribute \src "verilog/bsg_assembler.v:2029.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2029$1160_Y
  attribute \src "verilog/bsg_assembler.v:2030.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2030$1159_Y
  attribute \src "verilog/bsg_assembler.v:2031.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2031$1158_Y
  attribute \src "verilog/bsg_assembler.v:2032.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2032$1157_Y
  attribute \src "verilog/bsg_assembler.v:2033.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2033$1156_Y
  attribute \src "verilog/bsg_assembler.v:2034.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2034$1155_Y
  attribute \src "verilog/bsg_assembler.v:2035.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2035$1154_Y
  attribute \src "verilog/bsg_assembler.v:2036.25-2036.55"
  wire $ternary$verilog/bsg_assembler.v:2036$1153_Y
  attribute \src "verilog/bsg_assembler.v:2038.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2038$1171_Y
  attribute \src "verilog/bsg_assembler.v:2039.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2039$1170_Y
  attribute \src "verilog/bsg_assembler.v:2040.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2040$1169_Y
  attribute \src "verilog/bsg_assembler.v:2041.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2041$1168_Y
  attribute \src "verilog/bsg_assembler.v:2042.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2042$1167_Y
  attribute \src "verilog/bsg_assembler.v:2043.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2043$1166_Y
  attribute \src "verilog/bsg_assembler.v:2044.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2044$1165_Y
  attribute \src "verilog/bsg_assembler.v:2045.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2045$1164_Y
  attribute \src "verilog/bsg_assembler.v:2046.25-2046.55"
  wire $ternary$verilog/bsg_assembler.v:2046$1163_Y
  attribute \src "verilog/bsg_assembler.v:2048.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2048$1181_Y
  attribute \src "verilog/bsg_assembler.v:2049.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2049$1180_Y
  attribute \src "verilog/bsg_assembler.v:2050.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2050$1179_Y
  attribute \src "verilog/bsg_assembler.v:2051.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2051$1178_Y
  attribute \src "verilog/bsg_assembler.v:2052.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2052$1177_Y
  attribute \src "verilog/bsg_assembler.v:2053.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2053$1176_Y
  attribute \src "verilog/bsg_assembler.v:2054.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2054$1175_Y
  attribute \src "verilog/bsg_assembler.v:2055.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2055$1174_Y
  attribute \src "verilog/bsg_assembler.v:2056.25-2056.55"
  wire $ternary$verilog/bsg_assembler.v:2056$1173_Y
  attribute \src "verilog/bsg_assembler.v:2058.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2058$1191_Y
  attribute \src "verilog/bsg_assembler.v:2059.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2059$1190_Y
  attribute \src "verilog/bsg_assembler.v:2060.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2060$1189_Y
  attribute \src "verilog/bsg_assembler.v:2061.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2061$1188_Y
  attribute \src "verilog/bsg_assembler.v:2062.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2062$1187_Y
  attribute \src "verilog/bsg_assembler.v:2063.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2063$1186_Y
  attribute \src "verilog/bsg_assembler.v:2064.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2064$1185_Y
  attribute \src "verilog/bsg_assembler.v:2065.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2065$1184_Y
  attribute \src "verilog/bsg_assembler.v:2066.25-2066.55"
  wire $ternary$verilog/bsg_assembler.v:2066$1183_Y
  attribute \src "verilog/bsg_assembler.v:2068.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2068$1201_Y
  attribute \src "verilog/bsg_assembler.v:2069.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2069$1200_Y
  attribute \src "verilog/bsg_assembler.v:2070.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2070$1199_Y
  attribute \src "verilog/bsg_assembler.v:2071.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2071$1198_Y
  attribute \src "verilog/bsg_assembler.v:2072.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2072$1197_Y
  attribute \src "verilog/bsg_assembler.v:2073.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2073$1196_Y
  attribute \src "verilog/bsg_assembler.v:2074.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2074$1195_Y
  attribute \src "verilog/bsg_assembler.v:2075.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2075$1194_Y
  attribute \src "verilog/bsg_assembler.v:2076.25-2076.55"
  wire $ternary$verilog/bsg_assembler.v:2076$1193_Y
  attribute \src "verilog/bsg_assembler.v:2078.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2078$1211_Y
  attribute \src "verilog/bsg_assembler.v:2079.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2079$1210_Y
  attribute \src "verilog/bsg_assembler.v:2080.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2080$1209_Y
  attribute \src "verilog/bsg_assembler.v:2081.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2081$1208_Y
  attribute \src "verilog/bsg_assembler.v:2082.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2082$1207_Y
  attribute \src "verilog/bsg_assembler.v:2083.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2083$1206_Y
  attribute \src "verilog/bsg_assembler.v:2084.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2084$1205_Y
  attribute \src "verilog/bsg_assembler.v:2085.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2085$1204_Y
  attribute \src "verilog/bsg_assembler.v:2086.25-2086.55"
  wire $ternary$verilog/bsg_assembler.v:2086$1203_Y
  attribute \src "verilog/bsg_assembler.v:2088.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2088$1221_Y
  attribute \src "verilog/bsg_assembler.v:2089.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2089$1220_Y
  attribute \src "verilog/bsg_assembler.v:2090.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2090$1219_Y
  attribute \src "verilog/bsg_assembler.v:2091.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2091$1218_Y
  attribute \src "verilog/bsg_assembler.v:2092.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2092$1217_Y
  attribute \src "verilog/bsg_assembler.v:2093.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2093$1216_Y
  attribute \src "verilog/bsg_assembler.v:2094.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2094$1215_Y
  attribute \src "verilog/bsg_assembler.v:2095.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2095$1214_Y
  attribute \src "verilog/bsg_assembler.v:2096.25-2096.55"
  wire $ternary$verilog/bsg_assembler.v:2096$1213_Y
  attribute \src "verilog/bsg_assembler.v:2098.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2098$1231_Y
  attribute \src "verilog/bsg_assembler.v:2099.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2099$1230_Y
  attribute \src "verilog/bsg_assembler.v:2100.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2100$1229_Y
  attribute \src "verilog/bsg_assembler.v:2101.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2101$1228_Y
  attribute \src "verilog/bsg_assembler.v:2102.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2102$1227_Y
  attribute \src "verilog/bsg_assembler.v:2103.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2103$1226_Y
  attribute \src "verilog/bsg_assembler.v:2104.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2104$1225_Y
  attribute \src "verilog/bsg_assembler.v:2105.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2105$1224_Y
  attribute \src "verilog/bsg_assembler.v:2106.25-2106.55"
  wire $ternary$verilog/bsg_assembler.v:2106$1223_Y
  attribute \src "verilog/bsg_assembler.v:2108.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2108$1241_Y
  attribute \src "verilog/bsg_assembler.v:2109.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2109$1240_Y
  attribute \src "verilog/bsg_assembler.v:2110.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2110$1239_Y
  attribute \src "verilog/bsg_assembler.v:2111.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2111$1238_Y
  attribute \src "verilog/bsg_assembler.v:2112.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2112$1237_Y
  attribute \src "verilog/bsg_assembler.v:2113.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2113$1236_Y
  attribute \src "verilog/bsg_assembler.v:2114.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2114$1235_Y
  attribute \src "verilog/bsg_assembler.v:2115.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2115$1234_Y
  attribute \src "verilog/bsg_assembler.v:2116.25-2116.55"
  wire $ternary$verilog/bsg_assembler.v:2116$1233_Y
  attribute \src "verilog/bsg_assembler.v:2118.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2118$1251_Y
  attribute \src "verilog/bsg_assembler.v:2119.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2119$1250_Y
  attribute \src "verilog/bsg_assembler.v:2120.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2120$1249_Y
  attribute \src "verilog/bsg_assembler.v:2121.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2121$1248_Y
  attribute \src "verilog/bsg_assembler.v:2122.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2122$1247_Y
  attribute \src "verilog/bsg_assembler.v:2123.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2123$1246_Y
  attribute \src "verilog/bsg_assembler.v:2124.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2124$1245_Y
  attribute \src "verilog/bsg_assembler.v:2125.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2125$1244_Y
  attribute \src "verilog/bsg_assembler.v:2126.25-2126.55"
  wire $ternary$verilog/bsg_assembler.v:2126$1243_Y
  attribute \src "verilog/bsg_assembler.v:2128.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2128$1261_Y
  attribute \src "verilog/bsg_assembler.v:2129.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2129$1260_Y
  attribute \src "verilog/bsg_assembler.v:2130.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2130$1259_Y
  attribute \src "verilog/bsg_assembler.v:2131.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2131$1258_Y
  attribute \src "verilog/bsg_assembler.v:2132.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2132$1257_Y
  attribute \src "verilog/bsg_assembler.v:2133.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2133$1256_Y
  attribute \src "verilog/bsg_assembler.v:2134.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2134$1255_Y
  attribute \src "verilog/bsg_assembler.v:2135.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2135$1254_Y
  attribute \src "verilog/bsg_assembler.v:2136.25-2136.55"
  wire $ternary$verilog/bsg_assembler.v:2136$1253_Y
  attribute \src "verilog/bsg_assembler.v:2138.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2138$1271_Y
  attribute \src "verilog/bsg_assembler.v:2139.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2139$1270_Y
  attribute \src "verilog/bsg_assembler.v:2140.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2140$1269_Y
  attribute \src "verilog/bsg_assembler.v:2141.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2141$1268_Y
  attribute \src "verilog/bsg_assembler.v:2142.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2142$1267_Y
  attribute \src "verilog/bsg_assembler.v:2143.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2143$1266_Y
  attribute \src "verilog/bsg_assembler.v:2144.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2144$1265_Y
  attribute \src "verilog/bsg_assembler.v:2145.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2145$1264_Y
  attribute \src "verilog/bsg_assembler.v:2146.25-2146.55"
  wire $ternary$verilog/bsg_assembler.v:2146$1263_Y
  attribute \src "verilog/bsg_assembler.v:2148.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2148$1281_Y
  attribute \src "verilog/bsg_assembler.v:2149.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2149$1280_Y
  attribute \src "verilog/bsg_assembler.v:2150.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2150$1279_Y
  attribute \src "verilog/bsg_assembler.v:2151.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2151$1278_Y
  attribute \src "verilog/bsg_assembler.v:2152.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2152$1277_Y
  attribute \src "verilog/bsg_assembler.v:2153.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2153$1276_Y
  attribute \src "verilog/bsg_assembler.v:2154.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2154$1275_Y
  attribute \src "verilog/bsg_assembler.v:2155.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2155$1274_Y
  attribute \src "verilog/bsg_assembler.v:2156.25-2156.55"
  wire $ternary$verilog/bsg_assembler.v:2156$1273_Y
  attribute \src "verilog/bsg_assembler.v:2158.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2158$1291_Y
  attribute \src "verilog/bsg_assembler.v:2159.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2159$1290_Y
  attribute \src "verilog/bsg_assembler.v:2160.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2160$1289_Y
  attribute \src "verilog/bsg_assembler.v:2161.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2161$1288_Y
  attribute \src "verilog/bsg_assembler.v:2162.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2162$1287_Y
  attribute \src "verilog/bsg_assembler.v:2163.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2163$1286_Y
  attribute \src "verilog/bsg_assembler.v:2164.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2164$1285_Y
  attribute \src "verilog/bsg_assembler.v:2165.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2165$1284_Y
  attribute \src "verilog/bsg_assembler.v:2166.25-2166.55"
  wire $ternary$verilog/bsg_assembler.v:2166$1283_Y
  attribute \src "verilog/bsg_assembler.v:2168.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2168$1301_Y
  attribute \src "verilog/bsg_assembler.v:2169.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2169$1300_Y
  attribute \src "verilog/bsg_assembler.v:2170.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2170$1299_Y
  attribute \src "verilog/bsg_assembler.v:2171.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2171$1298_Y
  attribute \src "verilog/bsg_assembler.v:2172.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2172$1297_Y
  attribute \src "verilog/bsg_assembler.v:2173.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2173$1296_Y
  attribute \src "verilog/bsg_assembler.v:2174.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2174$1295_Y
  attribute \src "verilog/bsg_assembler.v:2175.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2175$1294_Y
  attribute \src "verilog/bsg_assembler.v:2176.25-2176.55"
  wire $ternary$verilog/bsg_assembler.v:2176$1293_Y
  attribute \src "verilog/bsg_assembler.v:2178.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2178$1311_Y
  attribute \src "verilog/bsg_assembler.v:2179.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2179$1310_Y
  attribute \src "verilog/bsg_assembler.v:2180.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2180$1309_Y
  attribute \src "verilog/bsg_assembler.v:2181.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2181$1308_Y
  attribute \src "verilog/bsg_assembler.v:2182.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2182$1307_Y
  attribute \src "verilog/bsg_assembler.v:2183.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2183$1306_Y
  attribute \src "verilog/bsg_assembler.v:2184.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2184$1305_Y
  attribute \src "verilog/bsg_assembler.v:2185.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2185$1304_Y
  attribute \src "verilog/bsg_assembler.v:2186.25-2186.55"
  wire $ternary$verilog/bsg_assembler.v:2186$1303_Y
  attribute \src "verilog/bsg_assembler.v:2188.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2188$1321_Y
  attribute \src "verilog/bsg_assembler.v:2189.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2189$1320_Y
  attribute \src "verilog/bsg_assembler.v:2190.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2190$1319_Y
  attribute \src "verilog/bsg_assembler.v:2191.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2191$1318_Y
  attribute \src "verilog/bsg_assembler.v:2192.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2192$1317_Y
  attribute \src "verilog/bsg_assembler.v:2193.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2193$1316_Y
  attribute \src "verilog/bsg_assembler.v:2194.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2194$1315_Y
  attribute \src "verilog/bsg_assembler.v:2195.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2195$1314_Y
  attribute \src "verilog/bsg_assembler.v:2196.25-2196.55"
  wire $ternary$verilog/bsg_assembler.v:2196$1313_Y
  attribute \src "verilog/bsg_assembler.v:2198.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2198$1331_Y
  attribute \src "verilog/bsg_assembler.v:2199.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2199$1330_Y
  attribute \src "verilog/bsg_assembler.v:2200.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2200$1329_Y
  attribute \src "verilog/bsg_assembler.v:2201.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2201$1328_Y
  attribute \src "verilog/bsg_assembler.v:2202.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2202$1327_Y
  attribute \src "verilog/bsg_assembler.v:2203.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2203$1326_Y
  attribute \src "verilog/bsg_assembler.v:2204.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2204$1325_Y
  attribute \src "verilog/bsg_assembler.v:2205.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2205$1324_Y
  attribute \src "verilog/bsg_assembler.v:2206.25-2206.55"
  wire $ternary$verilog/bsg_assembler.v:2206$1323_Y
  attribute \src "verilog/bsg_assembler.v:2208.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2208$1341_Y
  attribute \src "verilog/bsg_assembler.v:2209.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2209$1340_Y
  attribute \src "verilog/bsg_assembler.v:2210.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2210$1339_Y
  attribute \src "verilog/bsg_assembler.v:2211.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2211$1338_Y
  attribute \src "verilog/bsg_assembler.v:2212.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2212$1337_Y
  attribute \src "verilog/bsg_assembler.v:2213.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2213$1336_Y
  attribute \src "verilog/bsg_assembler.v:2214.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2214$1335_Y
  attribute \src "verilog/bsg_assembler.v:2215.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2215$1334_Y
  attribute \src "verilog/bsg_assembler.v:2216.25-2216.55"
  wire $ternary$verilog/bsg_assembler.v:2216$1333_Y
  attribute \src "verilog/bsg_assembler.v:2218.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2218$1351_Y
  attribute \src "verilog/bsg_assembler.v:2219.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2219$1350_Y
  attribute \src "verilog/bsg_assembler.v:2220.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2220$1349_Y
  attribute \src "verilog/bsg_assembler.v:2221.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2221$1348_Y
  attribute \src "verilog/bsg_assembler.v:2222.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2222$1347_Y
  attribute \src "verilog/bsg_assembler.v:2223.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2223$1346_Y
  attribute \src "verilog/bsg_assembler.v:2224.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2224$1345_Y
  attribute \src "verilog/bsg_assembler.v:2225.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2225$1344_Y
  attribute \src "verilog/bsg_assembler.v:2226.25-2226.55"
  wire $ternary$verilog/bsg_assembler.v:2226$1343_Y
  attribute \src "verilog/bsg_assembler.v:2228.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2228$1361_Y
  attribute \src "verilog/bsg_assembler.v:2229.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2229$1360_Y
  attribute \src "verilog/bsg_assembler.v:2230.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2230$1359_Y
  attribute \src "verilog/bsg_assembler.v:2231.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2231$1358_Y
  attribute \src "verilog/bsg_assembler.v:2232.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2232$1357_Y
  attribute \src "verilog/bsg_assembler.v:2233.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2233$1356_Y
  attribute \src "verilog/bsg_assembler.v:2234.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2234$1355_Y
  attribute \src "verilog/bsg_assembler.v:2235.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2235$1354_Y
  attribute \src "verilog/bsg_assembler.v:2236.25-2236.55"
  wire $ternary$verilog/bsg_assembler.v:2236$1353_Y
  attribute \src "verilog/bsg_assembler.v:2238.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2238$1371_Y
  attribute \src "verilog/bsg_assembler.v:2239.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2239$1370_Y
  attribute \src "verilog/bsg_assembler.v:2240.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2240$1369_Y
  attribute \src "verilog/bsg_assembler.v:2241.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2241$1368_Y
  attribute \src "verilog/bsg_assembler.v:2242.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2242$1367_Y
  attribute \src "verilog/bsg_assembler.v:2243.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2243$1366_Y
  attribute \src "verilog/bsg_assembler.v:2244.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2244$1365_Y
  attribute \src "verilog/bsg_assembler.v:2245.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2245$1364_Y
  attribute \src "verilog/bsg_assembler.v:2246.25-2246.55"
  wire $ternary$verilog/bsg_assembler.v:2246$1363_Y
  attribute \src "verilog/bsg_assembler.v:2248.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2248$1381_Y
  attribute \src "verilog/bsg_assembler.v:2249.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2249$1380_Y
  attribute \src "verilog/bsg_assembler.v:2250.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2250$1379_Y
  attribute \src "verilog/bsg_assembler.v:2251.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2251$1378_Y
  attribute \src "verilog/bsg_assembler.v:2252.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2252$1377_Y
  attribute \src "verilog/bsg_assembler.v:2253.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2253$1376_Y
  attribute \src "verilog/bsg_assembler.v:2254.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2254$1375_Y
  attribute \src "verilog/bsg_assembler.v:2255.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2255$1374_Y
  attribute \src "verilog/bsg_assembler.v:2256.25-2256.55"
  wire $ternary$verilog/bsg_assembler.v:2256$1373_Y
  attribute \src "verilog/bsg_assembler.v:2258.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2258$1391_Y
  attribute \src "verilog/bsg_assembler.v:2259.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2259$1390_Y
  attribute \src "verilog/bsg_assembler.v:2260.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2260$1389_Y
  attribute \src "verilog/bsg_assembler.v:2261.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2261$1388_Y
  attribute \src "verilog/bsg_assembler.v:2262.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2262$1387_Y
  attribute \src "verilog/bsg_assembler.v:2263.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2263$1386_Y
  attribute \src "verilog/bsg_assembler.v:2264.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2264$1385_Y
  attribute \src "verilog/bsg_assembler.v:2265.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2265$1384_Y
  attribute \src "verilog/bsg_assembler.v:2266.25-2266.55"
  wire $ternary$verilog/bsg_assembler.v:2266$1383_Y
  attribute \src "verilog/bsg_assembler.v:2268.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2268$1401_Y
  attribute \src "verilog/bsg_assembler.v:2269.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2269$1400_Y
  attribute \src "verilog/bsg_assembler.v:2270.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2270$1399_Y
  attribute \src "verilog/bsg_assembler.v:2271.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2271$1398_Y
  attribute \src "verilog/bsg_assembler.v:2272.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2272$1397_Y
  attribute \src "verilog/bsg_assembler.v:2273.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2273$1396_Y
  attribute \src "verilog/bsg_assembler.v:2274.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2274$1395_Y
  attribute \src "verilog/bsg_assembler.v:2275.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2275$1394_Y
  attribute \src "verilog/bsg_assembler.v:2276.25-2276.55"
  wire $ternary$verilog/bsg_assembler.v:2276$1393_Y
  attribute \src "verilog/bsg_assembler.v:2278.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2278$1411_Y
  attribute \src "verilog/bsg_assembler.v:2279.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2279$1410_Y
  attribute \src "verilog/bsg_assembler.v:2280.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2280$1409_Y
  attribute \src "verilog/bsg_assembler.v:2281.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2281$1408_Y
  attribute \src "verilog/bsg_assembler.v:2282.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2282$1407_Y
  attribute \src "verilog/bsg_assembler.v:2283.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2283$1406_Y
  attribute \src "verilog/bsg_assembler.v:2284.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2284$1405_Y
  attribute \src "verilog/bsg_assembler.v:2285.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2285$1404_Y
  attribute \src "verilog/bsg_assembler.v:2286.25-2286.55"
  wire $ternary$verilog/bsg_assembler.v:2286$1403_Y
  attribute \src "verilog/bsg_assembler.v:2288.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2288$1421_Y
  attribute \src "verilog/bsg_assembler.v:2289.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2289$1420_Y
  attribute \src "verilog/bsg_assembler.v:2290.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2290$1419_Y
  attribute \src "verilog/bsg_assembler.v:2291.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2291$1418_Y
  attribute \src "verilog/bsg_assembler.v:2292.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2292$1417_Y
  attribute \src "verilog/bsg_assembler.v:2293.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2293$1416_Y
  attribute \src "verilog/bsg_assembler.v:2294.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2294$1415_Y
  attribute \src "verilog/bsg_assembler.v:2295.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2295$1414_Y
  attribute \src "verilog/bsg_assembler.v:2296.25-2296.55"
  wire $ternary$verilog/bsg_assembler.v:2296$1413_Y
  attribute \src "verilog/bsg_assembler.v:2298.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2298$1431_Y
  attribute \src "verilog/bsg_assembler.v:2299.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2299$1430_Y
  attribute \src "verilog/bsg_assembler.v:2300.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2300$1429_Y
  attribute \src "verilog/bsg_assembler.v:2301.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2301$1428_Y
  attribute \src "verilog/bsg_assembler.v:2302.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2302$1427_Y
  attribute \src "verilog/bsg_assembler.v:2303.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2303$1426_Y
  attribute \src "verilog/bsg_assembler.v:2304.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2304$1425_Y
  attribute \src "verilog/bsg_assembler.v:2305.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2305$1424_Y
  attribute \src "verilog/bsg_assembler.v:2306.25-2306.55"
  wire $ternary$verilog/bsg_assembler.v:2306$1423_Y
  attribute \src "verilog/bsg_assembler.v:2308.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2308$1441_Y
  attribute \src "verilog/bsg_assembler.v:2309.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2309$1440_Y
  attribute \src "verilog/bsg_assembler.v:2310.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2310$1439_Y
  attribute \src "verilog/bsg_assembler.v:2311.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2311$1438_Y
  attribute \src "verilog/bsg_assembler.v:2312.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2312$1437_Y
  attribute \src "verilog/bsg_assembler.v:2313.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2313$1436_Y
  attribute \src "verilog/bsg_assembler.v:2314.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2314$1435_Y
  attribute \src "verilog/bsg_assembler.v:2315.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2315$1434_Y
  attribute \src "verilog/bsg_assembler.v:2316.25-2316.55"
  wire $ternary$verilog/bsg_assembler.v:2316$1433_Y
  attribute \src "verilog/bsg_assembler.v:2318.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2318$1451_Y
  attribute \src "verilog/bsg_assembler.v:2319.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2319$1450_Y
  attribute \src "verilog/bsg_assembler.v:2320.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2320$1449_Y
  attribute \src "verilog/bsg_assembler.v:2321.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2321$1448_Y
  attribute \src "verilog/bsg_assembler.v:2322.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2322$1447_Y
  attribute \src "verilog/bsg_assembler.v:2323.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2323$1446_Y
  attribute \src "verilog/bsg_assembler.v:2324.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2324$1445_Y
  attribute \src "verilog/bsg_assembler.v:2325.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2325$1444_Y
  attribute \src "verilog/bsg_assembler.v:2326.25-2326.55"
  wire $ternary$verilog/bsg_assembler.v:2326$1443_Y
  attribute \src "verilog/bsg_assembler.v:2328.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2328$1461_Y
  attribute \src "verilog/bsg_assembler.v:2329.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2329$1460_Y
  attribute \src "verilog/bsg_assembler.v:2330.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2330$1459_Y
  attribute \src "verilog/bsg_assembler.v:2331.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2331$1458_Y
  attribute \src "verilog/bsg_assembler.v:2332.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2332$1457_Y
  attribute \src "verilog/bsg_assembler.v:2333.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2333$1456_Y
  attribute \src "verilog/bsg_assembler.v:2334.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2334$1455_Y
  attribute \src "verilog/bsg_assembler.v:2335.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2335$1454_Y
  attribute \src "verilog/bsg_assembler.v:2336.25-2336.55"
  wire $ternary$verilog/bsg_assembler.v:2336$1453_Y
  attribute \src "verilog/bsg_assembler.v:2338.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2338$1471_Y
  attribute \src "verilog/bsg_assembler.v:2339.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2339$1470_Y
  attribute \src "verilog/bsg_assembler.v:2340.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2340$1469_Y
  attribute \src "verilog/bsg_assembler.v:2341.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2341$1468_Y
  attribute \src "verilog/bsg_assembler.v:2342.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2342$1467_Y
  attribute \src "verilog/bsg_assembler.v:2343.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2343$1466_Y
  attribute \src "verilog/bsg_assembler.v:2344.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2344$1465_Y
  attribute \src "verilog/bsg_assembler.v:2345.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2345$1464_Y
  attribute \src "verilog/bsg_assembler.v:2346.25-2346.55"
  wire $ternary$verilog/bsg_assembler.v:2346$1463_Y
  attribute \src "verilog/bsg_assembler.v:2348.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2348$1481_Y
  attribute \src "verilog/bsg_assembler.v:2349.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2349$1480_Y
  attribute \src "verilog/bsg_assembler.v:2350.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2350$1479_Y
  attribute \src "verilog/bsg_assembler.v:2351.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2351$1478_Y
  attribute \src "verilog/bsg_assembler.v:2352.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2352$1477_Y
  attribute \src "verilog/bsg_assembler.v:2353.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2353$1476_Y
  attribute \src "verilog/bsg_assembler.v:2354.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2354$1475_Y
  attribute \src "verilog/bsg_assembler.v:2355.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2355$1474_Y
  attribute \src "verilog/bsg_assembler.v:2356.25-2356.55"
  wire $ternary$verilog/bsg_assembler.v:2356$1473_Y
  attribute \src "verilog/bsg_assembler.v:2358.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2358$1491_Y
  attribute \src "verilog/bsg_assembler.v:2359.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2359$1490_Y
  attribute \src "verilog/bsg_assembler.v:2360.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2360$1489_Y
  attribute \src "verilog/bsg_assembler.v:2361.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2361$1488_Y
  attribute \src "verilog/bsg_assembler.v:2362.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2362$1487_Y
  attribute \src "verilog/bsg_assembler.v:2363.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2363$1486_Y
  attribute \src "verilog/bsg_assembler.v:2364.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2364$1485_Y
  attribute \src "verilog/bsg_assembler.v:2365.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2365$1484_Y
  attribute \src "verilog/bsg_assembler.v:2366.25-2366.55"
  wire $ternary$verilog/bsg_assembler.v:2366$1483_Y
  attribute \src "verilog/bsg_assembler.v:2368.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2368$1501_Y
  attribute \src "verilog/bsg_assembler.v:2369.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2369$1500_Y
  attribute \src "verilog/bsg_assembler.v:2370.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2370$1499_Y
  attribute \src "verilog/bsg_assembler.v:2371.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2371$1498_Y
  attribute \src "verilog/bsg_assembler.v:2372.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2372$1497_Y
  attribute \src "verilog/bsg_assembler.v:2373.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2373$1496_Y
  attribute \src "verilog/bsg_assembler.v:2374.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2374$1495_Y
  attribute \src "verilog/bsg_assembler.v:2375.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2375$1494_Y
  attribute \src "verilog/bsg_assembler.v:2376.25-2376.55"
  wire $ternary$verilog/bsg_assembler.v:2376$1493_Y
  attribute \src "verilog/bsg_assembler.v:2378.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2378$1511_Y
  attribute \src "verilog/bsg_assembler.v:2379.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2379$1510_Y
  attribute \src "verilog/bsg_assembler.v:2380.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2380$1509_Y
  attribute \src "verilog/bsg_assembler.v:2381.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2381$1508_Y
  attribute \src "verilog/bsg_assembler.v:2382.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2382$1507_Y
  attribute \src "verilog/bsg_assembler.v:2383.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2383$1506_Y
  attribute \src "verilog/bsg_assembler.v:2384.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2384$1505_Y
  attribute \src "verilog/bsg_assembler.v:2385.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2385$1504_Y
  attribute \src "verilog/bsg_assembler.v:2386.25-2386.55"
  wire $ternary$verilog/bsg_assembler.v:2386$1503_Y
  attribute \src "verilog/bsg_assembler.v:2388.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2388$1521_Y
  attribute \src "verilog/bsg_assembler.v:2389.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2389$1520_Y
  attribute \src "verilog/bsg_assembler.v:2390.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2390$1519_Y
  attribute \src "verilog/bsg_assembler.v:2391.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2391$1518_Y
  attribute \src "verilog/bsg_assembler.v:2392.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2392$1517_Y
  attribute \src "verilog/bsg_assembler.v:2393.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2393$1516_Y
  attribute \src "verilog/bsg_assembler.v:2394.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2394$1515_Y
  attribute \src "verilog/bsg_assembler.v:2395.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2395$1514_Y
  attribute \src "verilog/bsg_assembler.v:2396.25-2396.55"
  wire $ternary$verilog/bsg_assembler.v:2396$1513_Y
  attribute \src "verilog/bsg_assembler.v:2398.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2398$1531_Y
  attribute \src "verilog/bsg_assembler.v:2399.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2399$1530_Y
  attribute \src "verilog/bsg_assembler.v:2400.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2400$1529_Y
  attribute \src "verilog/bsg_assembler.v:2401.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2401$1528_Y
  attribute \src "verilog/bsg_assembler.v:2402.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2402$1527_Y
  attribute \src "verilog/bsg_assembler.v:2403.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2403$1526_Y
  attribute \src "verilog/bsg_assembler.v:2404.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2404$1525_Y
  attribute \src "verilog/bsg_assembler.v:2405.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2405$1524_Y
  attribute \src "verilog/bsg_assembler.v:2406.25-2406.55"
  wire $ternary$verilog/bsg_assembler.v:2406$1523_Y
  attribute \src "verilog/bsg_assembler.v:2408.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2408$1541_Y
  attribute \src "verilog/bsg_assembler.v:2409.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2409$1540_Y
  attribute \src "verilog/bsg_assembler.v:2410.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2410$1539_Y
  attribute \src "verilog/bsg_assembler.v:2411.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2411$1538_Y
  attribute \src "verilog/bsg_assembler.v:2412.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2412$1537_Y
  attribute \src "verilog/bsg_assembler.v:2413.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2413$1536_Y
  attribute \src "verilog/bsg_assembler.v:2414.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2414$1535_Y
  attribute \src "verilog/bsg_assembler.v:2415.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2415$1534_Y
  attribute \src "verilog/bsg_assembler.v:2416.25-2416.55"
  wire $ternary$verilog/bsg_assembler.v:2416$1533_Y
  attribute \src "verilog/bsg_assembler.v:2418.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2418$1551_Y
  attribute \src "verilog/bsg_assembler.v:2419.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2419$1550_Y
  attribute \src "verilog/bsg_assembler.v:2420.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2420$1549_Y
  attribute \src "verilog/bsg_assembler.v:2421.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2421$1548_Y
  attribute \src "verilog/bsg_assembler.v:2422.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2422$1547_Y
  attribute \src "verilog/bsg_assembler.v:2423.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2423$1546_Y
  attribute \src "verilog/bsg_assembler.v:2424.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2424$1545_Y
  attribute \src "verilog/bsg_assembler.v:2425.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2425$1544_Y
  attribute \src "verilog/bsg_assembler.v:2426.25-2426.55"
  wire $ternary$verilog/bsg_assembler.v:2426$1543_Y
  attribute \src "verilog/bsg_assembler.v:2428.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2428$1561_Y
  attribute \src "verilog/bsg_assembler.v:2429.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2429$1560_Y
  attribute \src "verilog/bsg_assembler.v:2430.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2430$1559_Y
  attribute \src "verilog/bsg_assembler.v:2431.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2431$1558_Y
  attribute \src "verilog/bsg_assembler.v:2432.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2432$1557_Y
  attribute \src "verilog/bsg_assembler.v:2433.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2433$1556_Y
  attribute \src "verilog/bsg_assembler.v:2434.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2434$1555_Y
  attribute \src "verilog/bsg_assembler.v:2435.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2435$1554_Y
  attribute \src "verilog/bsg_assembler.v:2436.25-2436.55"
  wire $ternary$verilog/bsg_assembler.v:2436$1553_Y
  attribute \src "verilog/bsg_assembler.v:2438.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2438$1571_Y
  attribute \src "verilog/bsg_assembler.v:2439.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2439$1570_Y
  attribute \src "verilog/bsg_assembler.v:2440.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2440$1569_Y
  attribute \src "verilog/bsg_assembler.v:2441.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2441$1568_Y
  attribute \src "verilog/bsg_assembler.v:2442.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2442$1567_Y
  attribute \src "verilog/bsg_assembler.v:2443.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2443$1566_Y
  attribute \src "verilog/bsg_assembler.v:2444.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2444$1565_Y
  attribute \src "verilog/bsg_assembler.v:2445.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2445$1564_Y
  attribute \src "verilog/bsg_assembler.v:2446.25-2446.55"
  wire $ternary$verilog/bsg_assembler.v:2446$1563_Y
  attribute \src "verilog/bsg_assembler.v:2448.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2448$1581_Y
  attribute \src "verilog/bsg_assembler.v:2449.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2449$1580_Y
  attribute \src "verilog/bsg_assembler.v:2450.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2450$1579_Y
  attribute \src "verilog/bsg_assembler.v:2451.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2451$1578_Y
  attribute \src "verilog/bsg_assembler.v:2452.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2452$1577_Y
  attribute \src "verilog/bsg_assembler.v:2453.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2453$1576_Y
  attribute \src "verilog/bsg_assembler.v:2454.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2454$1575_Y
  attribute \src "verilog/bsg_assembler.v:2455.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2455$1574_Y
  attribute \src "verilog/bsg_assembler.v:2456.25-2456.55"
  wire $ternary$verilog/bsg_assembler.v:2456$1573_Y
  attribute \src "verilog/bsg_assembler.v:2458.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2458$1591_Y
  attribute \src "verilog/bsg_assembler.v:2459.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2459$1590_Y
  attribute \src "verilog/bsg_assembler.v:2460.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2460$1589_Y
  attribute \src "verilog/bsg_assembler.v:2461.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2461$1588_Y
  attribute \src "verilog/bsg_assembler.v:2462.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2462$1587_Y
  attribute \src "verilog/bsg_assembler.v:2463.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2463$1586_Y
  attribute \src "verilog/bsg_assembler.v:2464.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2464$1585_Y
  attribute \src "verilog/bsg_assembler.v:2465.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2465$1584_Y
  attribute \src "verilog/bsg_assembler.v:2466.25-2466.55"
  wire $ternary$verilog/bsg_assembler.v:2466$1583_Y
  attribute \src "verilog/bsg_assembler.v:2468.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2468$1601_Y
  attribute \src "verilog/bsg_assembler.v:2469.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2469$1600_Y
  attribute \src "verilog/bsg_assembler.v:2470.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2470$1599_Y
  attribute \src "verilog/bsg_assembler.v:2471.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2471$1598_Y
  attribute \src "verilog/bsg_assembler.v:2472.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2472$1597_Y
  attribute \src "verilog/bsg_assembler.v:2473.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2473$1596_Y
  attribute \src "verilog/bsg_assembler.v:2474.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2474$1595_Y
  attribute \src "verilog/bsg_assembler.v:2475.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2475$1594_Y
  attribute \src "verilog/bsg_assembler.v:2476.24-2476.53"
  wire $ternary$verilog/bsg_assembler.v:2476$1593_Y
  attribute \src "verilog/bsg_assembler.v:2478.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2478$1611_Y
  attribute \src "verilog/bsg_assembler.v:2479.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2479$1610_Y
  attribute \src "verilog/bsg_assembler.v:2480.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2480$1609_Y
  attribute \src "verilog/bsg_assembler.v:2481.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2481$1608_Y
  attribute \src "verilog/bsg_assembler.v:2482.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2482$1607_Y
  attribute \src "verilog/bsg_assembler.v:2483.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2483$1606_Y
  attribute \src "verilog/bsg_assembler.v:2484.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2484$1605_Y
  attribute \src "verilog/bsg_assembler.v:2485.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2485$1604_Y
  attribute \src "verilog/bsg_assembler.v:2486.24-2486.53"
  wire $ternary$verilog/bsg_assembler.v:2486$1603_Y
  attribute \src "verilog/bsg_assembler.v:2488.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2488$1621_Y
  attribute \src "verilog/bsg_assembler.v:2489.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2489$1620_Y
  attribute \src "verilog/bsg_assembler.v:2490.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2490$1619_Y
  attribute \src "verilog/bsg_assembler.v:2491.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2491$1618_Y
  attribute \src "verilog/bsg_assembler.v:2492.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2492$1617_Y
  attribute \src "verilog/bsg_assembler.v:2493.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2493$1616_Y
  attribute \src "verilog/bsg_assembler.v:2494.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2494$1615_Y
  attribute \src "verilog/bsg_assembler.v:2495.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2495$1614_Y
  attribute \src "verilog/bsg_assembler.v:2496.24-2496.53"
  wire $ternary$verilog/bsg_assembler.v:2496$1613_Y
  attribute \src "verilog/bsg_assembler.v:2498.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2498$1631_Y
  attribute \src "verilog/bsg_assembler.v:2499.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2499$1630_Y
  attribute \src "verilog/bsg_assembler.v:2500.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2500$1629_Y
  attribute \src "verilog/bsg_assembler.v:2501.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2501$1628_Y
  attribute \src "verilog/bsg_assembler.v:2502.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2502$1627_Y
  attribute \src "verilog/bsg_assembler.v:2503.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2503$1626_Y
  attribute \src "verilog/bsg_assembler.v:2504.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2504$1625_Y
  attribute \src "verilog/bsg_assembler.v:2505.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2505$1624_Y
  attribute \src "verilog/bsg_assembler.v:2506.24-2506.53"
  wire $ternary$verilog/bsg_assembler.v:2506$1623_Y
  attribute \src "verilog/bsg_assembler.v:2508.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2508$1641_Y
  attribute \src "verilog/bsg_assembler.v:2509.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2509$1640_Y
  attribute \src "verilog/bsg_assembler.v:2510.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2510$1639_Y
  attribute \src "verilog/bsg_assembler.v:2511.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2511$1638_Y
  attribute \src "verilog/bsg_assembler.v:2512.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2512$1637_Y
  attribute \src "verilog/bsg_assembler.v:2513.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2513$1636_Y
  attribute \src "verilog/bsg_assembler.v:2514.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2514$1635_Y
  attribute \src "verilog/bsg_assembler.v:2515.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2515$1634_Y
  attribute \src "verilog/bsg_assembler.v:2516.24-2516.53"
  wire $ternary$verilog/bsg_assembler.v:2516$1633_Y
  attribute \src "verilog/bsg_assembler.v:2518.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2518$1651_Y
  attribute \src "verilog/bsg_assembler.v:2519.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2519$1650_Y
  attribute \src "verilog/bsg_assembler.v:2520.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2520$1649_Y
  attribute \src "verilog/bsg_assembler.v:2521.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2521$1648_Y
  attribute \src "verilog/bsg_assembler.v:2522.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2522$1647_Y
  attribute \src "verilog/bsg_assembler.v:2523.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2523$1646_Y
  attribute \src "verilog/bsg_assembler.v:2524.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2524$1645_Y
  attribute \src "verilog/bsg_assembler.v:2525.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2525$1644_Y
  attribute \src "verilog/bsg_assembler.v:2526.24-2526.53"
  wire $ternary$verilog/bsg_assembler.v:2526$1643_Y
  attribute \src "verilog/bsg_assembler.v:2528.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2528$1661_Y
  attribute \src "verilog/bsg_assembler.v:2529.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2529$1660_Y
  attribute \src "verilog/bsg_assembler.v:2530.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2530$1659_Y
  attribute \src "verilog/bsg_assembler.v:2531.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2531$1658_Y
  attribute \src "verilog/bsg_assembler.v:2532.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2532$1657_Y
  attribute \src "verilog/bsg_assembler.v:2533.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2533$1656_Y
  attribute \src "verilog/bsg_assembler.v:2534.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2534$1655_Y
  attribute \src "verilog/bsg_assembler.v:2535.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2535$1654_Y
  attribute \src "verilog/bsg_assembler.v:2536.24-2536.53"
  wire $ternary$verilog/bsg_assembler.v:2536$1653_Y
  attribute \src "verilog/bsg_assembler.v:2538.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2538$1671_Y
  attribute \src "verilog/bsg_assembler.v:2539.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2539$1670_Y
  attribute \src "verilog/bsg_assembler.v:2540.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2540$1669_Y
  attribute \src "verilog/bsg_assembler.v:2541.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2541$1668_Y
  attribute \src "verilog/bsg_assembler.v:2542.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2542$1667_Y
  attribute \src "verilog/bsg_assembler.v:2543.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2543$1666_Y
  attribute \src "verilog/bsg_assembler.v:2544.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2544$1665_Y
  attribute \src "verilog/bsg_assembler.v:2545.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2545$1664_Y
  attribute \src "verilog/bsg_assembler.v:2546.24-2546.53"
  wire $ternary$verilog/bsg_assembler.v:2546$1663_Y
  attribute \src "verilog/bsg_assembler.v:2548.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2548$1681_Y
  attribute \src "verilog/bsg_assembler.v:2549.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2549$1680_Y
  attribute \src "verilog/bsg_assembler.v:2550.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2550$1679_Y
  attribute \src "verilog/bsg_assembler.v:2551.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2551$1678_Y
  attribute \src "verilog/bsg_assembler.v:2552.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2552$1677_Y
  attribute \src "verilog/bsg_assembler.v:2553.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2553$1676_Y
  attribute \src "verilog/bsg_assembler.v:2554.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2554$1675_Y
  attribute \src "verilog/bsg_assembler.v:2555.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2555$1674_Y
  attribute \src "verilog/bsg_assembler.v:2556.24-2556.53"
  wire $ternary$verilog/bsg_assembler.v:2556$1673_Y
  attribute \src "verilog/bsg_assembler.v:2558.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2558$1691_Y
  attribute \src "verilog/bsg_assembler.v:2559.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2559$1690_Y
  attribute \src "verilog/bsg_assembler.v:2560.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2560$1689_Y
  attribute \src "verilog/bsg_assembler.v:2561.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2561$1688_Y
  attribute \src "verilog/bsg_assembler.v:2562.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2562$1687_Y
  attribute \src "verilog/bsg_assembler.v:2563.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2563$1686_Y
  attribute \src "verilog/bsg_assembler.v:2564.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2564$1685_Y
  attribute \src "verilog/bsg_assembler.v:2565.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2565$1684_Y
  attribute \src "verilog/bsg_assembler.v:2566.24-2566.53"
  wire $ternary$verilog/bsg_assembler.v:2566$1683_Y
  attribute \src "verilog/bsg_assembler.v:995.8-995.10"
  wire \N0
  attribute \src "verilog/bsg_assembler.v:995.11-995.13"
  wire \N1
  attribute \src "verilog/bsg_assembler.v:995.38-995.41"
  wire \N10
  attribute \src "verilog/bsg_assembler.v:995.42-995.45"
  wire \N11
  attribute \src "verilog/bsg_assembler.v:995.46-995.49"
  wire \N12
  attribute \src "verilog/bsg_assembler.v:995.54-995.57"
  wire \N14
  attribute \src "verilog/bsg_assembler.v:995.14-995.16"
  wire \N2
  attribute \src "verilog/bsg_assembler.v:995.78-995.81"
  wire \N20
  attribute \src "verilog/bsg_assembler.v:995.82-995.85"
  wire \N21
  attribute \src "verilog/bsg_assembler.v:996.3-996.6"
  wire \N22
  attribute \src "verilog/bsg_assembler.v:996.7-996.10"
  wire \N23
  attribute \src "verilog/bsg_assembler.v:996.15-996.18"
  wire \N25
  attribute \src "verilog/bsg_assembler.v:996.19-996.22"
  wire \N26
  attribute \src "verilog/bsg_assembler.v:996.23-996.26"
  wire \N27
  attribute \src "verilog/bsg_assembler.v:996.27-996.30"
  wire \N28
  attribute \src "verilog/bsg_assembler.v:996.31-996.34"
  wire \N29
  attribute \src "verilog/bsg_assembler.v:996.35-996.38"
  wire \N30
  attribute \src "verilog/bsg_assembler.v:996.39-996.42"
  wire \N31
  attribute \src "verilog/bsg_assembler.v:996.43-996.46"
  wire \N32
  attribute \src "verilog/bsg_assembler.v:996.47-996.50"
  wire \N33
  attribute \src "verilog/bsg_assembler.v:996.51-996.54"
  wire \N34
  attribute \src "verilog/bsg_assembler.v:1052.20-1052.23"
  wire \N51
  attribute \src "verilog/bsg_assembler.v:1052.24-1052.27"
  wire \N52
  attribute \src "verilog/bsg_assembler.v:1052.28-1052.31"
  wire \N53
  attribute \src "verilog/bsg_assembler.v:1052.36-1052.39"
  wire \N55
  attribute \src "verilog/bsg_assembler.v:1052.40-1052.43"
  wire \N56
  attribute \src "verilog/bsg_assembler.v:990.9-990.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:1035.19-1035.34"
  wire \data_head_9__0_
  attribute \src "verilog/bsg_assembler.v:1033.20-1033.36"
  wire \data_head_9__10_
  attribute \src "verilog/bsg_assembler.v:1033.3-1033.19"
  wire \data_head_9__11_
  attribute \src "verilog/bsg_assembler.v:1032.71-1032.87"
  wire \data_head_9__12_
  attribute \src "verilog/bsg_assembler.v:1032.54-1032.70"
  wire \data_head_9__13_
  attribute \src "verilog/bsg_assembler.v:1032.37-1032.53"
  wire \data_head_9__14_
  attribute \src "verilog/bsg_assembler.v:1032.20-1032.36"
  wire \data_head_9__15_
  attribute \src "verilog/bsg_assembler.v:1032.3-1032.19"
  wire \data_head_9__16_
  attribute \src "verilog/bsg_assembler.v:1031.54-1031.70"
  wire \data_head_9__17_
  attribute \src "verilog/bsg_assembler.v:1031.37-1031.53"
  wire \data_head_9__18_
  attribute \src "verilog/bsg_assembler.v:1031.20-1031.36"
  wire \data_head_9__19_
  attribute \src "verilog/bsg_assembler.v:1035.3-1035.18"
  wire \data_head_9__1_
  attribute \src "verilog/bsg_assembler.v:1031.3-1031.19"
  wire \data_head_9__20_
  attribute \src "verilog/bsg_assembler.v:1030.71-1030.87"
  wire \data_head_9__21_
  attribute \src "verilog/bsg_assembler.v:1030.54-1030.70"
  wire \data_head_9__22_
  attribute \src "verilog/bsg_assembler.v:1030.37-1030.53"
  wire \data_head_9__23_
  attribute \src "verilog/bsg_assembler.v:1030.20-1030.36"
  wire \data_head_9__24_
  attribute \src "verilog/bsg_assembler.v:1030.3-1030.19"
  wire \data_head_9__25_
  attribute \src "verilog/bsg_assembler.v:1029.71-1029.87"
  wire \data_head_9__26_
  attribute \src "verilog/bsg_assembler.v:1029.54-1029.70"
  wire \data_head_9__27_
  attribute \src "verilog/bsg_assembler.v:1029.37-1029.53"
  wire \data_head_9__28_
  attribute \src "verilog/bsg_assembler.v:1029.20-1029.36"
  wire \data_head_9__29_
  attribute \src "verilog/bsg_assembler.v:1034.67-1034.82"
  wire \data_head_9__2_
  attribute \src "verilog/bsg_assembler.v:1029.3-1029.19"
  wire \data_head_9__30_
  attribute \src "verilog/bsg_assembler.v:1028.71-1028.87"
  wire \data_head_9__31_
  attribute \src "verilog/bsg_assembler.v:1028.54-1028.70"
  wire \data_head_9__32_
  attribute \src "verilog/bsg_assembler.v:1028.37-1028.53"
  wire \data_head_9__33_
  attribute \src "verilog/bsg_assembler.v:1028.20-1028.36"
  wire \data_head_9__34_
  attribute \src "verilog/bsg_assembler.v:1028.3-1028.19"
  wire \data_head_9__35_
  attribute \src "verilog/bsg_assembler.v:1027.54-1027.70"
  wire \data_head_9__36_
  attribute \src "verilog/bsg_assembler.v:1027.37-1027.53"
  wire \data_head_9__37_
  attribute \src "verilog/bsg_assembler.v:1027.20-1027.36"
  wire \data_head_9__38_
  attribute \src "verilog/bsg_assembler.v:1027.3-1027.19"
  wire \data_head_9__39_
  attribute \src "verilog/bsg_assembler.v:1034.51-1034.66"
  wire \data_head_9__3_
  attribute \src "verilog/bsg_assembler.v:1026.71-1026.87"
  wire \data_head_9__40_
  attribute \src "verilog/bsg_assembler.v:1026.54-1026.70"
  wire \data_head_9__41_
  attribute \src "verilog/bsg_assembler.v:1026.37-1026.53"
  wire \data_head_9__42_
  attribute \src "verilog/bsg_assembler.v:1026.20-1026.36"
  wire \data_head_9__43_
  attribute \src "verilog/bsg_assembler.v:1026.3-1026.19"
  wire \data_head_9__44_
  attribute \src "verilog/bsg_assembler.v:1025.71-1025.87"
  wire \data_head_9__45_
  attribute \src "verilog/bsg_assembler.v:1025.54-1025.70"
  wire \data_head_9__46_
  attribute \src "verilog/bsg_assembler.v:1025.37-1025.53"
  wire \data_head_9__47_
  attribute \src "verilog/bsg_assembler.v:1025.20-1025.36"
  wire \data_head_9__48_
  attribute \src "verilog/bsg_assembler.v:1025.3-1025.19"
  wire \data_head_9__49_
  attribute \src "verilog/bsg_assembler.v:1034.35-1034.50"
  wire \data_head_9__4_
  attribute \src "verilog/bsg_assembler.v:1024.54-1024.70"
  wire \data_head_9__50_
  attribute \src "verilog/bsg_assembler.v:1024.37-1024.53"
  wire \data_head_9__51_
  attribute \src "verilog/bsg_assembler.v:1024.20-1024.36"
  wire \data_head_9__52_
  attribute \src "verilog/bsg_assembler.v:1024.3-1024.19"
  wire \data_head_9__53_
  attribute \src "verilog/bsg_assembler.v:1023.71-1023.87"
  wire \data_head_9__54_
  attribute \src "verilog/bsg_assembler.v:1023.54-1023.70"
  wire \data_head_9__55_
  attribute \src "verilog/bsg_assembler.v:1023.37-1023.53"
  wire \data_head_9__56_
  attribute \src "verilog/bsg_assembler.v:1023.20-1023.36"
  wire \data_head_9__57_
  attribute \src "verilog/bsg_assembler.v:1023.3-1023.19"
  wire \data_head_9__58_
  attribute \src "verilog/bsg_assembler.v:1022.71-1022.87"
  wire \data_head_9__59_
  attribute \src "verilog/bsg_assembler.v:1034.19-1034.34"
  wire \data_head_9__5_
  attribute \src "verilog/bsg_assembler.v:1022.54-1022.70"
  wire \data_head_9__60_
  attribute \src "verilog/bsg_assembler.v:1022.37-1022.53"
  wire \data_head_9__61_
  attribute \src "verilog/bsg_assembler.v:1022.20-1022.36"
  wire \data_head_9__62_
  attribute \src "verilog/bsg_assembler.v:1022.3-1022.19"
  wire \data_head_9__63_
  attribute \src "verilog/bsg_assembler.v:1021.54-1021.70"
  wire \data_head_9__64_
  attribute \src "verilog/bsg_assembler.v:1021.37-1021.53"
  wire \data_head_9__65_
  attribute \src "verilog/bsg_assembler.v:1021.20-1021.36"
  wire \data_head_9__66_
  attribute \src "verilog/bsg_assembler.v:1021.3-1021.19"
  wire \data_head_9__67_
  attribute \src "verilog/bsg_assembler.v:1020.71-1020.87"
  wire \data_head_9__68_
  attribute \src "verilog/bsg_assembler.v:1020.54-1020.70"
  wire \data_head_9__69_
  attribute \src "verilog/bsg_assembler.v:1034.3-1034.18"
  wire \data_head_9__6_
  attribute \src "verilog/bsg_assembler.v:1020.37-1020.53"
  wire \data_head_9__70_
  attribute \src "verilog/bsg_assembler.v:1020.20-1020.36"
  wire \data_head_9__71_
  attribute \src "verilog/bsg_assembler.v:1020.3-1020.19"
  wire \data_head_9__72_
  attribute \src "verilog/bsg_assembler.v:1019.71-1019.87"
  wire \data_head_9__73_
  attribute \src "verilog/bsg_assembler.v:1019.54-1019.70"
  wire \data_head_9__74_
  attribute \src "verilog/bsg_assembler.v:1019.37-1019.53"
  wire \data_head_9__75_
  attribute \src "verilog/bsg_assembler.v:1019.20-1019.36"
  wire \data_head_9__76_
  attribute \src "verilog/bsg_assembler.v:1019.3-1019.19"
  wire \data_head_9__77_
  attribute \src "verilog/bsg_assembler.v:1018.71-1018.87"
  wire \data_head_9__78_
  attribute \src "verilog/bsg_assembler.v:1018.54-1018.70"
  wire \data_head_9__79_
  attribute \src "verilog/bsg_assembler.v:1033.69-1033.84"
  wire \data_head_9__7_
  attribute \src "verilog/bsg_assembler.v:1033.53-1033.68"
  wire \data_head_9__8_
  attribute \src "verilog/bsg_assembler.v:1033.37-1033.52"
  wire \data_head_9__9_
  attribute \src "verilog/bsg_assembler.v:983.17-983.23"
  wire width 160 input 4 \data_i
  attribute \src "verilog/bsg_assembler.v:1018.37-1018.53"
  wire \data_int_o_4__0_
  attribute \src "verilog/bsg_assembler.v:1016.21-1016.38"
  wire \data_int_o_4__10_
  attribute \src "verilog/bsg_assembler.v:1016.3-1016.20"
  wire \data_int_o_4__11_
  attribute \src "verilog/bsg_assembler.v:1015.57-1015.74"
  wire \data_int_o_4__12_
  attribute \src "verilog/bsg_assembler.v:1015.39-1015.56"
  wire \data_int_o_4__13_
  attribute \src "verilog/bsg_assembler.v:1015.21-1015.38"
  wire \data_int_o_4__14_
  attribute \src "verilog/bsg_assembler.v:1015.3-1015.20"
  wire \data_int_o_4__15_
  attribute \src "verilog/bsg_assembler.v:1014.75-1014.92"
  wire \data_int_o_4__16_
  attribute \src "verilog/bsg_assembler.v:1014.57-1014.74"
  wire \data_int_o_4__17_
  attribute \src "verilog/bsg_assembler.v:1014.39-1014.56"
  wire \data_int_o_4__18_
  attribute \src "verilog/bsg_assembler.v:1014.21-1014.38"
  wire \data_int_o_4__19_
  attribute \src "verilog/bsg_assembler.v:1018.20-1018.36"
  wire \data_int_o_4__1_
  attribute \src "verilog/bsg_assembler.v:1014.3-1014.20"
  wire \data_int_o_4__20_
  attribute \src "verilog/bsg_assembler.v:1013.57-1013.74"
  wire \data_int_o_4__21_
  attribute \src "verilog/bsg_assembler.v:1013.39-1013.56"
  wire \data_int_o_4__22_
  attribute \src "verilog/bsg_assembler.v:1013.21-1013.38"
  wire \data_int_o_4__23_
  attribute \src "verilog/bsg_assembler.v:1013.3-1013.20"
  wire \data_int_o_4__24_
  attribute \src "verilog/bsg_assembler.v:1012.75-1012.92"
  wire \data_int_o_4__25_
  attribute \src "verilog/bsg_assembler.v:1012.57-1012.74"
  wire \data_int_o_4__26_
  attribute \src "verilog/bsg_assembler.v:1012.39-1012.56"
  wire \data_int_o_4__27_
  attribute \src "verilog/bsg_assembler.v:1012.21-1012.38"
  wire \data_int_o_4__28_
  attribute \src "verilog/bsg_assembler.v:1012.3-1012.20"
  wire \data_int_o_4__29_
  attribute \src "verilog/bsg_assembler.v:1018.3-1018.19"
  wire \data_int_o_4__2_
  attribute \src "verilog/bsg_assembler.v:1011.57-1011.74"
  wire \data_int_o_4__30_
  attribute \src "verilog/bsg_assembler.v:1011.39-1011.56"
  wire \data_int_o_4__31_
  attribute \src "verilog/bsg_assembler.v:1011.21-1011.38"
  wire \data_int_o_4__32_
  attribute \src "verilog/bsg_assembler.v:1011.3-1011.20"
  wire \data_int_o_4__33_
  attribute \src "verilog/bsg_assembler.v:1010.75-1010.92"
  wire \data_int_o_4__34_
  attribute \src "verilog/bsg_assembler.v:1010.57-1010.74"
  wire \data_int_o_4__35_
  attribute \src "verilog/bsg_assembler.v:1010.39-1010.56"
  wire \data_int_o_4__36_
  attribute \src "verilog/bsg_assembler.v:1010.21-1010.38"
  wire \data_int_o_4__37_
  attribute \src "verilog/bsg_assembler.v:1010.3-1010.20"
  wire \data_int_o_4__38_
  attribute \src "verilog/bsg_assembler.v:1009.57-1009.74"
  wire \data_int_o_4__39_
  attribute \src "verilog/bsg_assembler.v:1017.54-1017.70"
  wire \data_int_o_4__3_
  attribute \src "verilog/bsg_assembler.v:1009.39-1009.56"
  wire \data_int_o_4__40_
  attribute \src "verilog/bsg_assembler.v:1009.21-1009.38"
  wire \data_int_o_4__41_
  attribute \src "verilog/bsg_assembler.v:1009.3-1009.20"
  wire \data_int_o_4__42_
  attribute \src "verilog/bsg_assembler.v:1008.57-1008.74"
  wire \data_int_o_4__43_
  attribute \src "verilog/bsg_assembler.v:1008.39-1008.56"
  wire \data_int_o_4__44_
  attribute \src "verilog/bsg_assembler.v:1008.21-1008.38"
  wire \data_int_o_4__45_
  attribute \src "verilog/bsg_assembler.v:1008.3-1008.20"
  wire \data_int_o_4__46_
  attribute \src "verilog/bsg_assembler.v:1007.75-1007.92"
  wire \data_int_o_4__47_
  attribute \src "verilog/bsg_assembler.v:1007.57-1007.74"
  wire \data_int_o_4__48_
  attribute \src "verilog/bsg_assembler.v:1007.39-1007.56"
  wire \data_int_o_4__49_
  attribute \src "verilog/bsg_assembler.v:1017.37-1017.53"
  wire \data_int_o_4__4_
  attribute \src "verilog/bsg_assembler.v:1007.21-1007.38"
  wire \data_int_o_4__50_
  attribute \src "verilog/bsg_assembler.v:1007.3-1007.20"
  wire \data_int_o_4__51_
  attribute \src "verilog/bsg_assembler.v:1006.57-1006.74"
  wire \data_int_o_4__52_
  attribute \src "verilog/bsg_assembler.v:1006.39-1006.56"
  wire \data_int_o_4__53_
  attribute \src "verilog/bsg_assembler.v:1006.21-1006.38"
  wire \data_int_o_4__54_
  attribute \src "verilog/bsg_assembler.v:1006.3-1006.20"
  wire \data_int_o_4__55_
  attribute \src "verilog/bsg_assembler.v:1005.75-1005.92"
  wire \data_int_o_4__56_
  attribute \src "verilog/bsg_assembler.v:1005.57-1005.74"
  wire \data_int_o_4__57_
  attribute \src "verilog/bsg_assembler.v:1005.39-1005.56"
  wire \data_int_o_4__58_
  attribute \src "verilog/bsg_assembler.v:1005.21-1005.38"
  wire \data_int_o_4__59_
  attribute \src "verilog/bsg_assembler.v:1017.20-1017.36"
  wire \data_int_o_4__5_
  attribute \src "verilog/bsg_assembler.v:1005.3-1005.20"
  wire \data_int_o_4__60_
  attribute \src "verilog/bsg_assembler.v:1004.57-1004.74"
  wire \data_int_o_4__61_
  attribute \src "verilog/bsg_assembler.v:1004.39-1004.56"
  wire \data_int_o_4__62_
  attribute \src "verilog/bsg_assembler.v:1004.21-1004.38"
  wire \data_int_o_4__63_
  attribute \src "verilog/bsg_assembler.v:1004.3-1004.20"
  wire \data_int_o_4__64_
  attribute \src "verilog/bsg_assembler.v:1003.75-1003.92"
  wire \data_int_o_4__65_
  attribute \src "verilog/bsg_assembler.v:1003.57-1003.74"
  wire \data_int_o_4__66_
  attribute \src "verilog/bsg_assembler.v:1003.39-1003.56"
  wire \data_int_o_4__67_
  attribute \src "verilog/bsg_assembler.v:1003.21-1003.38"
  wire \data_int_o_4__68_
  attribute \src "verilog/bsg_assembler.v:1003.3-1003.20"
  wire \data_int_o_4__69_
  attribute \src "verilog/bsg_assembler.v:1017.3-1017.19"
  wire \data_int_o_4__6_
  attribute \src "verilog/bsg_assembler.v:1002.57-1002.74"
  wire \data_int_o_4__70_
  attribute \src "verilog/bsg_assembler.v:1002.39-1002.56"
  wire \data_int_o_4__71_
  attribute \src "verilog/bsg_assembler.v:1002.21-1002.38"
  wire \data_int_o_4__72_
  attribute \src "verilog/bsg_assembler.v:1002.3-1002.20"
  wire \data_int_o_4__73_
  attribute \src "verilog/bsg_assembler.v:1001.75-1001.92"
  wire \data_int_o_4__74_
  attribute \src "verilog/bsg_assembler.v:1001.57-1001.74"
  wire \data_int_o_4__75_
  attribute \src "verilog/bsg_assembler.v:1001.39-1001.56"
  wire \data_int_o_4__76_
  attribute \src "verilog/bsg_assembler.v:1001.21-1001.38"
  wire \data_int_o_4__77_
  attribute \src "verilog/bsg_assembler.v:1001.3-1001.20"
  wire \data_int_o_4__78_
  attribute \src "verilog/bsg_assembler.v:1000.55-1000.72"
  wire \data_int_o_4__79_
  attribute \src "verilog/bsg_assembler.v:1016.73-1016.89"
  wire \data_int_o_4__7_
  attribute \src "verilog/bsg_assembler.v:1016.56-1016.72"
  wire \data_int_o_4__8_
  attribute \src "verilog/bsg_assembler.v:1016.39-1016.55"
  wire \data_int_o_4__9_
  attribute \src "verilog/bsg_assembler.v:988.17-988.23"
  wire width 80 output 9 \data_o
  attribute \src "verilog/bsg_assembler.v:994.22-994.33"
  wire width 80 \data_o_flat
  attribute \src "verilog/bsg_assembler.v:993.22-993.33"
  wire width 5 \go_channels
  attribute \src "verilog/bsg_assembler.v:1053.14-1053.20"
  wire width 3 \go_cnt
  attribute \src "verilog/bsg_assembler.v:985.15-985.31"
  wire width 4 input 6 \in_top_channel_i
  attribute \src "verilog/bsg_assembler.v:1035.35-1035.43"
  wire \n_0_net_
  attribute \src "verilog/bsg_assembler.v:1037.15-1037.26"
  wire \n_2_net__0_
  attribute \src "verilog/bsg_assembler.v:1037.3-1037.14"
  wire \n_2_net__1_
  attribute \src "verilog/bsg_assembler.v:1036.78-1036.89"
  wire \n_2_net__2_
  attribute \src "verilog/bsg_assembler.v:1036.66-1036.77"
  wire \n_2_net__3_
  attribute \src "verilog/bsg_assembler.v:1036.54-1036.65"
  wire \n_2_net__4_
  attribute \src "verilog/bsg_assembler.v:1037.75-1037.86"
  wire \n_3_net__0_
  attribute \src "verilog/bsg_assembler.v:1037.63-1037.74"
  wire \n_3_net__1_
  attribute \src "verilog/bsg_assembler.v:1037.51-1037.62"
  wire \n_3_net__2_
  attribute \src "verilog/bsg_assembler.v:1037.39-1037.50"
  wire \n_3_net__3_
  attribute \src "verilog/bsg_assembler.v:1037.27-1037.38"
  wire \n_3_net__4_
  attribute \src "verilog/bsg_assembler.v:1051.75-1051.86"
  wire \n_4_net__0_
  attribute \src "verilog/bsg_assembler.v:1050.29-1050.41"
  wire \n_4_net__10_
  attribute \src "verilog/bsg_assembler.v:1050.16-1050.28"
  wire \n_4_net__11_
  attribute \src "verilog/bsg_assembler.v:1050.3-1050.15"
  wire \n_4_net__12_
  attribute \src "verilog/bsg_assembler.v:1049.68-1049.80"
  wire \n_4_net__13_
  attribute \src "verilog/bsg_assembler.v:1049.55-1049.67"
  wire \n_4_net__14_
  attribute \src "verilog/bsg_assembler.v:1049.42-1049.54"
  wire \n_4_net__15_
  attribute \src "verilog/bsg_assembler.v:1049.29-1049.41"
  wire \n_4_net__16_
  attribute \src "verilog/bsg_assembler.v:1049.16-1049.28"
  wire \n_4_net__17_
  attribute \src "verilog/bsg_assembler.v:1049.3-1049.15"
  wire \n_4_net__18_
  attribute \src "verilog/bsg_assembler.v:1048.68-1048.80"
  wire \n_4_net__19_
  attribute \src "verilog/bsg_assembler.v:1051.63-1051.74"
  wire \n_4_net__1_
  attribute \src "verilog/bsg_assembler.v:1048.55-1048.67"
  wire \n_4_net__20_
  attribute \src "verilog/bsg_assembler.v:1048.42-1048.54"
  wire \n_4_net__21_
  attribute \src "verilog/bsg_assembler.v:1048.29-1048.41"
  wire \n_4_net__22_
  attribute \src "verilog/bsg_assembler.v:1048.16-1048.28"
  wire \n_4_net__23_
  attribute \src "verilog/bsg_assembler.v:1048.3-1048.15"
  wire \n_4_net__24_
  attribute \src "verilog/bsg_assembler.v:1047.81-1047.93"
  wire \n_4_net__25_
  attribute \src "verilog/bsg_assembler.v:1047.68-1047.80"
  wire \n_4_net__26_
  attribute \src "verilog/bsg_assembler.v:1047.55-1047.67"
  wire \n_4_net__27_
  attribute \src "verilog/bsg_assembler.v:1047.42-1047.54"
  wire \n_4_net__28_
  attribute \src "verilog/bsg_assembler.v:1047.29-1047.41"
  wire \n_4_net__29_
  attribute \src "verilog/bsg_assembler.v:1051.51-1051.62"
  wire \n_4_net__2_
  attribute \src "verilog/bsg_assembler.v:1047.16-1047.28"
  wire \n_4_net__30_
  attribute \src "verilog/bsg_assembler.v:1047.3-1047.15"
  wire \n_4_net__31_
  attribute \src "verilog/bsg_assembler.v:1046.68-1046.80"
  wire \n_4_net__32_
  attribute \src "verilog/bsg_assembler.v:1046.55-1046.67"
  wire \n_4_net__33_
  attribute \src "verilog/bsg_assembler.v:1046.42-1046.54"
  wire \n_4_net__34_
  attribute \src "verilog/bsg_assembler.v:1046.29-1046.41"
  wire \n_4_net__35_
  attribute \src "verilog/bsg_assembler.v:1046.16-1046.28"
  wire \n_4_net__36_
  attribute \src "verilog/bsg_assembler.v:1046.3-1046.15"
  wire \n_4_net__37_
  attribute \src "verilog/bsg_assembler.v:1045.68-1045.80"
  wire \n_4_net__38_
  attribute \src "verilog/bsg_assembler.v:1045.55-1045.67"
  wire \n_4_net__39_
  attribute \src "verilog/bsg_assembler.v:1051.39-1051.50"
  wire \n_4_net__3_
  attribute \src "verilog/bsg_assembler.v:1045.42-1045.54"
  wire \n_4_net__40_
  attribute \src "verilog/bsg_assembler.v:1045.29-1045.41"
  wire \n_4_net__41_
  attribute \src "verilog/bsg_assembler.v:1045.16-1045.28"
  wire \n_4_net__42_
  attribute \src "verilog/bsg_assembler.v:1045.3-1045.15"
  wire \n_4_net__43_
  attribute \src "verilog/bsg_assembler.v:1044.68-1044.80"
  wire \n_4_net__44_
  attribute \src "verilog/bsg_assembler.v:1044.55-1044.67"
  wire \n_4_net__45_
  attribute \src "verilog/bsg_assembler.v:1044.42-1044.54"
  wire \n_4_net__46_
  attribute \src "verilog/bsg_assembler.v:1044.29-1044.41"
  wire \n_4_net__47_
  attribute \src "verilog/bsg_assembler.v:1044.16-1044.28"
  wire \n_4_net__48_
  attribute \src "verilog/bsg_assembler.v:1044.3-1044.15"
  wire \n_4_net__49_
  attribute \src "verilog/bsg_assembler.v:1051.27-1051.38"
  wire \n_4_net__4_
  attribute \src "verilog/bsg_assembler.v:1043.68-1043.80"
  wire \n_4_net__50_
  attribute \src "verilog/bsg_assembler.v:1043.55-1043.67"
  wire \n_4_net__51_
  attribute \src "verilog/bsg_assembler.v:1043.42-1043.54"
  wire \n_4_net__52_
  attribute \src "verilog/bsg_assembler.v:1043.29-1043.41"
  wire \n_4_net__53_
  attribute \src "verilog/bsg_assembler.v:1043.16-1043.28"
  wire \n_4_net__54_
  attribute \src "verilog/bsg_assembler.v:1043.3-1043.15"
  wire \n_4_net__55_
  attribute \src "verilog/bsg_assembler.v:1042.68-1042.80"
  wire \n_4_net__56_
  attribute \src "verilog/bsg_assembler.v:1042.55-1042.67"
  wire \n_4_net__57_
  attribute \src "verilog/bsg_assembler.v:1042.42-1042.54"
  wire \n_4_net__58_
  attribute \src "verilog/bsg_assembler.v:1042.29-1042.41"
  wire \n_4_net__59_
  attribute \src "verilog/bsg_assembler.v:1051.15-1051.26"
  wire \n_4_net__5_
  attribute \src "verilog/bsg_assembler.v:1042.16-1042.28"
  wire \n_4_net__60_
  attribute \src "verilog/bsg_assembler.v:1042.3-1042.15"
  wire \n_4_net__61_
  attribute \src "verilog/bsg_assembler.v:1041.81-1041.93"
  wire \n_4_net__62_
  attribute \src "verilog/bsg_assembler.v:1041.68-1041.80"
  wire \n_4_net__63_
  attribute \src "verilog/bsg_assembler.v:1041.55-1041.67"
  wire \n_4_net__64_
  attribute \src "verilog/bsg_assembler.v:1041.42-1041.54"
  wire \n_4_net__65_
  attribute \src "verilog/bsg_assembler.v:1041.29-1041.41"
  wire \n_4_net__66_
  attribute \src "verilog/bsg_assembler.v:1041.16-1041.28"
  wire \n_4_net__67_
  attribute \src "verilog/bsg_assembler.v:1041.3-1041.15"
  wire \n_4_net__68_
  attribute \src "verilog/bsg_assembler.v:1040.68-1040.80"
  wire \n_4_net__69_
  attribute \src "verilog/bsg_assembler.v:1051.3-1051.14"
  wire \n_4_net__6_
  attribute \src "verilog/bsg_assembler.v:1040.55-1040.67"
  wire \n_4_net__70_
  attribute \src "verilog/bsg_assembler.v:1040.42-1040.54"
  wire \n_4_net__71_
  attribute \src "verilog/bsg_assembler.v:1040.29-1040.41"
  wire \n_4_net__72_
  attribute \src "verilog/bsg_assembler.v:1040.16-1040.28"
  wire \n_4_net__73_
  attribute \src "verilog/bsg_assembler.v:1040.3-1040.15"
  wire \n_4_net__74_
  attribute \src "verilog/bsg_assembler.v:1039.72-1039.84"
  wire \n_4_net__75_
  attribute \src "verilog/bsg_assembler.v:1039.59-1039.71"
  wire \n_4_net__76_
  attribute \src "verilog/bsg_assembler.v:1039.46-1039.58"
  wire \n_4_net__77_
  attribute \src "verilog/bsg_assembler.v:1039.33-1039.45"
  wire \n_4_net__78_
  attribute \src "verilog/bsg_assembler.v:1039.20-1039.32"
  wire \n_4_net__79_
  attribute \src "verilog/bsg_assembler.v:1050.66-1050.77"
  wire \n_4_net__7_
  attribute \src "verilog/bsg_assembler.v:1050.54-1050.65"
  wire \n_4_net__8_
  attribute \src "verilog/bsg_assembler.v:1050.42-1050.53"
  wire \n_4_net__9_
  attribute \src "verilog/bsg_assembler.v:1052.3-1052.11"
  wire \n_5_net_
  attribute \src "verilog/bsg_assembler.v:994.34-994.64"
  wire width 80 \oc_4__out_chan_data_head_array
  attribute \src "verilog/bsg_assembler.v:986.15-986.32"
  wire width 3 input 7 \out_top_channel_i
  attribute \src "verilog/bsg_assembler.v:1039.3-1039.19"
  wire \ready_head_4__0_
  attribute \src "verilog/bsg_assembler.v:1038.54-1038.70"
  wire \ready_head_4__1_
  attribute \src "verilog/bsg_assembler.v:1038.37-1038.53"
  wire \ready_head_4__2_
  attribute \src "verilog/bsg_assembler.v:1038.20-1038.36"
  wire \ready_head_4__3_
  attribute \src "verilog/bsg_assembler.v:1038.3-1038.19"
  wire \ready_head_4__4_
  attribute \src "verilog/bsg_assembler.v:989.15-989.22"
  wire width 5 input 10 \ready_i
  attribute \src "verilog/bsg_assembler.v:991.9-991.14"
  wire input 2 \reset
  attribute \src "verilog/bsg_assembler.v:1036.37-1036.53"
  wire \valid_head_9__0_
  attribute \src "verilog/bsg_assembler.v:1036.20-1036.36"
  wire \valid_head_9__1_
  attribute \src "verilog/bsg_assembler.v:1036.3-1036.19"
  wire \valid_head_9__2_
  attribute \src "verilog/bsg_assembler.v:1035.61-1035.77"
  wire \valid_head_9__3_
  attribute \src "verilog/bsg_assembler.v:1035.44-1035.60"
  wire \valid_head_9__4_
  attribute \src "verilog/bsg_assembler.v:982.15-982.22"
  wire width 10 input 3 \valid_i
  attribute \src "verilog/bsg_assembler.v:1000.21-1000.38"
  wire \valid_int_o_4__0_
  attribute \src "verilog/bsg_assembler.v:1000.3-1000.20"
  wire \valid_int_o_4__1_
  attribute \src "verilog/bsg_assembler.v:999.59-999.76"
  wire \valid_int_o_4__2_
  attribute \src "verilog/bsg_assembler.v:999.41-999.58"
  wire \valid_int_o_4__3_
  attribute \src "verilog/bsg_assembler.v:999.23-999.40"
  wire \valid_int_o_4__4_
  attribute \src "verilog/bsg_assembler.v:987.16-987.23"
  wire width 5 output 8 \valid_o
  attribute \src "verilog/bsg_assembler.v:998.54-998.70"
  wire \yumi_int_o_9__0_
  attribute \src "verilog/bsg_assembler.v:998.37-998.53"
  wire \yumi_int_o_9__1_
  attribute \src "verilog/bsg_assembler.v:998.20-998.36"
  wire \yumi_int_o_9__2_
  attribute \src "verilog/bsg_assembler.v:998.3-998.19"
  wire \yumi_int_o_9__3_
  attribute \src "verilog/bsg_assembler.v:997.71-997.87"
  wire \yumi_int_o_9__4_
  attribute \src "verilog/bsg_assembler.v:997.54-997.70"
  wire \yumi_int_o_9__5_
  attribute \src "verilog/bsg_assembler.v:997.37-997.53"
  wire \yumi_int_o_9__6_
  attribute \src "verilog/bsg_assembler.v:997.20-997.36"
  wire \yumi_int_o_9__7_
  attribute \src "verilog/bsg_assembler.v:997.3-997.19"
  wire \yumi_int_o_9__8_
  attribute \src "verilog/bsg_assembler.v:996.55-996.71"
  wire \yumi_int_o_9__9_
  attribute \src "verilog/bsg_assembler.v:984.16-984.22"
  wire width 10 output 5 \yumi_o
  attribute \src "verilog/bsg_assembler.v:1118.16-1118.23"
  cell $and $and$verilog/bsg_assembler.v:1118$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \N1
    connect \Y $and$verilog/bsg_assembler.v:1118$248_Y
  end
  attribute \src "verilog/bsg_assembler.v:1118.16-1118.28"
  cell $and $and$verilog/bsg_assembler.v:1118$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1118$248_Y
    connect \B \N2
    connect \Y \N20
  end
  attribute \src "verilog/bsg_assembler.v:1122.16-1122.41"
  cell $and $and$verilog/bsg_assembler.v:1122$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [0]
    connect \B \N2
    connect \Y \N21
  end
  attribute \src "verilog/bsg_assembler.v:1124.16-1124.41"
  cell $and $and$verilog/bsg_assembler.v:1124$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \out_top_channel_i [1]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_assembler.v:1126.16-1126.59"
  cell $and $and$verilog/bsg_assembler.v:1126$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [0]
    connect \B \out_top_channel_i [1]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_assembler.v:1127.27-1127.34"
  cell $and $and$verilog/bsg_assembler.v:1127$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \N12
    connect \Y $and$verilog/bsg_assembler.v:1127$259_Y
  end
  attribute \src "verilog/bsg_assembler.v:1127.16-1127.35"
  cell $and $and$verilog/bsg_assembler.v:1127$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1127$258_Y
    connect \B $and$verilog/bsg_assembler.v:1127$259_Y
    connect \Y \N25
  end
  attribute \src "verilog/bsg_assembler.v:1132.16-1132.40"
  cell $and $and$verilog/bsg_assembler.v:1132$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [3]
    connect \B \N14
    connect \Y \N33
  end
  attribute \src "verilog/bsg_assembler.v:1134.16-1134.25"
  cell $and $and$verilog/bsg_assembler.v:1134$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \N11
    connect \Y $and$verilog/bsg_assembler.v:1127$258_Y
  end
  attribute \src "verilog/bsg_assembler.v:1134.29-1134.54"
  cell $and $and$verilog/bsg_assembler.v:1134$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [0]
    connect \B \N12
    connect \Y $and$verilog/bsg_assembler.v:1134$268_Y
  end
  attribute \src "verilog/bsg_assembler.v:1134.16-1134.55"
  cell $and $and$verilog/bsg_assembler.v:1134$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1127$258_Y
    connect \B $and$verilog/bsg_assembler.v:1134$268_Y
    connect \Y \N26
  end
  attribute \src "verilog/bsg_assembler.v:1138.16-1138.25"
  cell $and $and$verilog/bsg_assembler.v:1138$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \N14
    connect \Y $and$verilog/bsg_assembler.v:1138$273_Y
  end
  attribute \src "verilog/bsg_assembler.v:1138.16-1138.47"
  cell $and $and$verilog/bsg_assembler.v:1138$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1138$273_Y
    connect \B \in_top_channel_i [1]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_assembler.v:1141.16-1141.41"
  cell $and $and$verilog/bsg_assembler.v:1141$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \in_top_channel_i [0]
    connect \Y $and$verilog/bsg_assembler.v:1141$277_Y
  end
  attribute \src "verilog/bsg_assembler.v:1141.16-1141.63"
  cell $and $and$verilog/bsg_assembler.v:1141$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1141$277_Y
    connect \B \in_top_channel_i [1]
    connect \Y \N28
  end
  attribute \src "verilog/bsg_assembler.v:1143.16-1143.47"
  cell $and $and$verilog/bsg_assembler.v:1143$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1143$280_Y
    connect \B \N12
    connect \Y \N29
  end
  attribute \src "verilog/bsg_assembler.v:1146.16-1146.63"
  cell $and $and$verilog/bsg_assembler.v:1146$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1146$284_Y
    connect \B \N12
    connect \Y \N30
  end
  attribute \src "verilog/bsg_assembler.v:1148.16-1148.41"
  cell $and $and$verilog/bsg_assembler.v:1148$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [2]
    connect \B \N14
    connect \Y $and$verilog/bsg_assembler.v:1143$280_Y
  end
  attribute \src "verilog/bsg_assembler.v:1148.16-1148.63"
  cell $and $and$verilog/bsg_assembler.v:1148$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1143$280_Y
    connect \B \in_top_channel_i [1]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_assembler.v:1150.16-1150.57"
  cell $and $and$verilog/bsg_assembler.v:1150$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [2]
    connect \B \in_top_channel_i [0]
    connect \Y $and$verilog/bsg_assembler.v:1146$284_Y
  end
  attribute \src "verilog/bsg_assembler.v:1150.16-1150.79"
  cell $and $and$verilog/bsg_assembler.v:1150$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$verilog/bsg_assembler.v:1146$284_Y
    connect \B \in_top_channel_i [1]
    connect \Y \N32
  end
  attribute \src "verilog/bsg_assembler.v:1151.16-1151.57"
  cell $and $and$verilog/bsg_assembler.v:1151$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [3]
    connect \B \in_top_channel_i [0]
    connect \Y \N34
  end
  attribute \src "verilog/bsg_assembler.v:1119.15-1119.36"
  cell $not $not$verilog/bsg_assembler.v:1119$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [2]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_assembler.v:1123.15-1123.36"
  cell $not $not$verilog/bsg_assembler.v:1123$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [1]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_assembler.v:1125.15-1125.36"
  cell $not $not$verilog/bsg_assembler.v:1125$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_assembler.v:1135.16-1135.36"
  cell $not $not$verilog/bsg_assembler.v:1135$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [3]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_assembler.v:1142.16-1142.36"
  cell $not $not$verilog/bsg_assembler.v:1142$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [2]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_assembler.v:1147.16-1147.36"
  cell $not $not$verilog/bsg_assembler.v:1147$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [1]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_assembler.v:1149.16-1149.36"
  cell $not $not$verilog/bsg_assembler.v:1149$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [0]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_assembler.v:1112.16-1112.41"
  cell $or $or$verilog/bsg_assembler.v:1112$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [2]
    connect \B \N10
    connect \Y \N51
  end
  attribute \src "verilog/bsg_assembler.v:1113.16-1113.41"
  cell $or $or$verilog/bsg_assembler.v:1113$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_top_channel_i [1]
    connect \B \N51
    connect \Y \N52
  end
  attribute \src "verilog/bsg_assembler.v:1114.16-1114.25"
  cell $or $or$verilog/bsg_assembler.v:1114$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \N52
    connect \Y \N53
  end
  attribute \src "verilog/bsg_assembler.v:1116.16-1116.42"
  cell $or $or$verilog/bsg_assembler.v:1116$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [1]
    connect \B \N0
    connect \Y \N55
  end
  attribute \src "verilog/bsg_assembler.v:1117.16-1117.42"
  cell $or $or$verilog/bsg_assembler.v:1117$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_top_channel_i [0]
    connect \B \N55
    connect \Y \N56
  end
  attribute \src "verilog/bsg_assembler.v:2567.21-2567.32"
  cell $or $or$verilog/bsg_assembler.v:2567$1693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B \N53
    connect \Y \n_0_net_
  end
  attribute \src "verilog/bsg_assembler.v:2568.21-2568.32"
  cell $or $or$verilog/bsg_assembler.v:2568$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B \N56
    connect \Y \n_5_net_
  end
  attribute \src "verilog/bsg_assembler.v:1152.23-1156.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1152$297
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1153$296_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \valid_o [4]
  end
  attribute \src "verilog/bsg_assembler.v:1153.23-1156.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1153$296
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1154$295_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1153$296_Y
  end
  attribute \src "verilog/bsg_assembler.v:1154.23-1156.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1154$295
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1155$294_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1154$295_Y
  end
  attribute \src "verilog/bsg_assembler.v:1155.23-1156.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1155$294
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1156$293_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1155$294_Y
  end
  attribute \src "verilog/bsg_assembler.v:1156.23-1156.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1156$293
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_int_o_4__4_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1156$293_Y
  end
  attribute \src "verilog/bsg_assembler.v:1162.23-1166.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1162$302
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1163$301_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \valid_o [3]
  end
  attribute \src "verilog/bsg_assembler.v:1163.23-1166.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1163$301
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1164$300_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1163$301_Y
  end
  attribute \src "verilog/bsg_assembler.v:1164.23-1166.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1164$300
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1165$299_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1164$300_Y
  end
  attribute \src "verilog/bsg_assembler.v:1165.23-1166.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1165$299
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1166$298_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1165$299_Y
  end
  attribute \src "verilog/bsg_assembler.v:1166.23-1166.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1166$298
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_int_o_4__3_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1166$298_Y
  end
  attribute \src "verilog/bsg_assembler.v:1167.23-1171.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1167$307
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1168$306_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \valid_o [2]
  end
  attribute \src "verilog/bsg_assembler.v:1168.23-1171.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1168$306
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1169$305_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1168$306_Y
  end
  attribute \src "verilog/bsg_assembler.v:1169.23-1171.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1169$305
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1170$304_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1169$305_Y
  end
  attribute \src "verilog/bsg_assembler.v:1170.23-1171.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1170$304
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1171$303_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1170$304_Y
  end
  attribute \src "verilog/bsg_assembler.v:1171.23-1171.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1171$303
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_int_o_4__2_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1171$303_Y
  end
  attribute \src "verilog/bsg_assembler.v:1172.23-1176.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1172$312
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1173$311_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \valid_o [1]
  end
  attribute \src "verilog/bsg_assembler.v:1173.23-1176.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1173$311
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1174$310_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1173$311_Y
  end
  attribute \src "verilog/bsg_assembler.v:1174.23-1176.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1174$310
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1175$309_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1174$310_Y
  end
  attribute \src "verilog/bsg_assembler.v:1175.23-1176.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1175$309
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1176$308_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1175$309_Y
  end
  attribute \src "verilog/bsg_assembler.v:1176.23-1176.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1176$308
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_int_o_4__1_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1176$308_Y
  end
  attribute \src "verilog/bsg_assembler.v:1177.23-1181.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1177$317
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1178$316_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \valid_o [0]
  end
  attribute \src "verilog/bsg_assembler.v:1178.23-1181.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1178$316
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1179$315_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1178$316_Y
  end
  attribute \src "verilog/bsg_assembler.v:1179.23-1181.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1179$315
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1180$314_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1179$315_Y
  end
  attribute \src "verilog/bsg_assembler.v:1180.23-1181.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1180$314
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1181$313_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1180$314_Y
  end
  attribute \src "verilog/bsg_assembler.v:1181.23-1181.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1181$313
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_int_o_4__0_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1181$313_Y
  end
  attribute \src "verilog/bsg_assembler.v:1182.28-1186.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1182$322
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1183$321_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [79]
  end
  attribute \src "verilog/bsg_assembler.v:1183.28-1186.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1183$321
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1184$320_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1183$321_Y
  end
  attribute \src "verilog/bsg_assembler.v:1184.28-1186.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1184$320
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1185$319_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1184$320_Y
  end
  attribute \src "verilog/bsg_assembler.v:1185.28-1186.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1185$319
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1186$318_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1185$319_Y
  end
  attribute \src "verilog/bsg_assembler.v:1186.28-1186.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1186$318
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__79_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1186$318_Y
  end
  attribute \src "verilog/bsg_assembler.v:1187.28-1191.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1187$327
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1188$326_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [78]
  end
  attribute \src "verilog/bsg_assembler.v:1188.28-1191.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1188$326
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1189$325_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1188$326_Y
  end
  attribute \src "verilog/bsg_assembler.v:1189.28-1191.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1189$325
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1190$324_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1189$325_Y
  end
  attribute \src "verilog/bsg_assembler.v:1190.28-1191.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1190$324
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1191$323_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1190$324_Y
  end
  attribute \src "verilog/bsg_assembler.v:1191.28-1191.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1191$323
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__78_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1191$323_Y
  end
  attribute \src "verilog/bsg_assembler.v:1192.28-1196.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1192$332
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1193$331_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [77]
  end
  attribute \src "verilog/bsg_assembler.v:1193.28-1196.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1193$331
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1194$330_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1193$331_Y
  end
  attribute \src "verilog/bsg_assembler.v:1194.28-1196.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1194$330
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1195$329_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1194$330_Y
  end
  attribute \src "verilog/bsg_assembler.v:1195.28-1196.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1195$329
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1196$328_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1195$329_Y
  end
  attribute \src "verilog/bsg_assembler.v:1196.28-1196.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1196$328
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__77_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1196$328_Y
  end
  attribute \src "verilog/bsg_assembler.v:1197.28-1201.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1197$337
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1198$336_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [76]
  end
  attribute \src "verilog/bsg_assembler.v:1198.28-1201.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1198$336
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1199$335_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1198$336_Y
  end
  attribute \src "verilog/bsg_assembler.v:1199.28-1201.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1199$335
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1200$334_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1199$335_Y
  end
  attribute \src "verilog/bsg_assembler.v:1200.28-1201.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1200$334
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1201$333_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1200$334_Y
  end
  attribute \src "verilog/bsg_assembler.v:1201.28-1201.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1201$333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__76_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1201$333_Y
  end
  attribute \src "verilog/bsg_assembler.v:1202.28-1206.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1202$342
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1203$341_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [75]
  end
  attribute \src "verilog/bsg_assembler.v:1203.28-1206.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1203$341
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1204$340_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1203$341_Y
  end
  attribute \src "verilog/bsg_assembler.v:1204.28-1206.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1204$340
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1205$339_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1204$340_Y
  end
  attribute \src "verilog/bsg_assembler.v:1205.28-1206.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1205$339
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1206$338_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1205$339_Y
  end
  attribute \src "verilog/bsg_assembler.v:1206.28-1206.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1206$338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__75_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1206$338_Y
  end
  attribute \src "verilog/bsg_assembler.v:1207.28-1211.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1207$347
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1208$346_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [74]
  end
  attribute \src "verilog/bsg_assembler.v:1208.28-1211.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1208$346
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1209$345_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1208$346_Y
  end
  attribute \src "verilog/bsg_assembler.v:1209.28-1211.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1209$345
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1210$344_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1209$345_Y
  end
  attribute \src "verilog/bsg_assembler.v:1210.28-1211.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1210$344
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1211$343_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1210$344_Y
  end
  attribute \src "verilog/bsg_assembler.v:1211.28-1211.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1211$343
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__74_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1211$343_Y
  end
  attribute \src "verilog/bsg_assembler.v:1212.28-1216.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1212$352
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1213$351_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [73]
  end
  attribute \src "verilog/bsg_assembler.v:1213.28-1216.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1213$351
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1214$350_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1213$351_Y
  end
  attribute \src "verilog/bsg_assembler.v:1214.28-1216.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1214$350
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1215$349_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1214$350_Y
  end
  attribute \src "verilog/bsg_assembler.v:1215.28-1216.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1215$349
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1216$348_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1215$349_Y
  end
  attribute \src "verilog/bsg_assembler.v:1216.28-1216.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1216$348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__73_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1216$348_Y
  end
  attribute \src "verilog/bsg_assembler.v:1217.28-1221.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1217$357
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1218$356_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [72]
  end
  attribute \src "verilog/bsg_assembler.v:1218.28-1221.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1218$356
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1219$355_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1218$356_Y
  end
  attribute \src "verilog/bsg_assembler.v:1219.28-1221.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1219$355
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1220$354_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1219$355_Y
  end
  attribute \src "verilog/bsg_assembler.v:1220.28-1221.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1220$354
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1221$353_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1220$354_Y
  end
  attribute \src "verilog/bsg_assembler.v:1221.28-1221.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1221$353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__72_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1221$353_Y
  end
  attribute \src "verilog/bsg_assembler.v:1222.28-1226.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1222$362
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1223$361_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [71]
  end
  attribute \src "verilog/bsg_assembler.v:1223.28-1226.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1223$361
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1224$360_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1223$361_Y
  end
  attribute \src "verilog/bsg_assembler.v:1224.28-1226.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1224$360
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1225$359_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1224$360_Y
  end
  attribute \src "verilog/bsg_assembler.v:1225.28-1226.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1225$359
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1226$358_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1225$359_Y
  end
  attribute \src "verilog/bsg_assembler.v:1226.28-1226.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1226$358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__71_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1226$358_Y
  end
  attribute \src "verilog/bsg_assembler.v:1227.28-1231.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1227$367
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1228$366_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [70]
  end
  attribute \src "verilog/bsg_assembler.v:1228.28-1231.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1228$366
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1229$365_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1228$366_Y
  end
  attribute \src "verilog/bsg_assembler.v:1229.28-1231.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1229$365
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1230$364_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1229$365_Y
  end
  attribute \src "verilog/bsg_assembler.v:1230.28-1231.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1230$364
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1231$363_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1230$364_Y
  end
  attribute \src "verilog/bsg_assembler.v:1231.28-1231.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1231$363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__70_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1231$363_Y
  end
  attribute \src "verilog/bsg_assembler.v:1232.28-1236.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1232$372
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1233$371_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [69]
  end
  attribute \src "verilog/bsg_assembler.v:1233.28-1236.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1233$371
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1234$370_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1233$371_Y
  end
  attribute \src "verilog/bsg_assembler.v:1234.28-1236.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1234$370
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1235$369_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1234$370_Y
  end
  attribute \src "verilog/bsg_assembler.v:1235.28-1236.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1235$369
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1236$368_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1235$369_Y
  end
  attribute \src "verilog/bsg_assembler.v:1236.28-1236.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1236$368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__69_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1236$368_Y
  end
  attribute \src "verilog/bsg_assembler.v:1237.28-1241.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1237$377
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1238$376_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [68]
  end
  attribute \src "verilog/bsg_assembler.v:1238.28-1241.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1238$376
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1239$375_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1238$376_Y
  end
  attribute \src "verilog/bsg_assembler.v:1239.28-1241.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1239$375
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1240$374_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1239$375_Y
  end
  attribute \src "verilog/bsg_assembler.v:1240.28-1241.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1240$374
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1241$373_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1240$374_Y
  end
  attribute \src "verilog/bsg_assembler.v:1241.28-1241.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1241$373
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__68_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1241$373_Y
  end
  attribute \src "verilog/bsg_assembler.v:1242.28-1246.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1242$382
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1243$381_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [67]
  end
  attribute \src "verilog/bsg_assembler.v:1243.28-1246.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1243$381
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1244$380_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1243$381_Y
  end
  attribute \src "verilog/bsg_assembler.v:1244.28-1246.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1244$380
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1245$379_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1244$380_Y
  end
  attribute \src "verilog/bsg_assembler.v:1245.28-1246.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1245$379
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1246$378_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1245$379_Y
  end
  attribute \src "verilog/bsg_assembler.v:1246.28-1246.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1246$378
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__67_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1246$378_Y
  end
  attribute \src "verilog/bsg_assembler.v:1247.28-1251.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1247$387
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1248$386_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [66]
  end
  attribute \src "verilog/bsg_assembler.v:1248.28-1251.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1248$386
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1249$385_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1248$386_Y
  end
  attribute \src "verilog/bsg_assembler.v:1249.28-1251.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1249$385
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1250$384_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1249$385_Y
  end
  attribute \src "verilog/bsg_assembler.v:1250.28-1251.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1250$384
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1251$383_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1250$384_Y
  end
  attribute \src "verilog/bsg_assembler.v:1251.28-1251.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1251$383
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__66_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1251$383_Y
  end
  attribute \src "verilog/bsg_assembler.v:1252.28-1256.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1252$392
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1253$391_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [65]
  end
  attribute \src "verilog/bsg_assembler.v:1253.28-1256.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1253$391
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1254$390_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1253$391_Y
  end
  attribute \src "verilog/bsg_assembler.v:1254.28-1256.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1254$390
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1255$389_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1254$390_Y
  end
  attribute \src "verilog/bsg_assembler.v:1255.28-1256.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1255$389
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1256$388_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1255$389_Y
  end
  attribute \src "verilog/bsg_assembler.v:1256.28-1256.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1256$388
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__65_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1256$388_Y
  end
  attribute \src "verilog/bsg_assembler.v:1257.28-1261.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1257$397
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1258$396_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [64]
  end
  attribute \src "verilog/bsg_assembler.v:1258.28-1261.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1258$396
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1259$395_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1258$396_Y
  end
  attribute \src "verilog/bsg_assembler.v:1259.28-1261.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1259$395
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1260$394_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1259$395_Y
  end
  attribute \src "verilog/bsg_assembler.v:1260.28-1261.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1260$394
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1261$393_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1260$394_Y
  end
  attribute \src "verilog/bsg_assembler.v:1261.28-1261.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1261$393
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__64_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1261$393_Y
  end
  attribute \src "verilog/bsg_assembler.v:1262.28-1266.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1262$402
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1263$401_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [63]
  end
  attribute \src "verilog/bsg_assembler.v:1263.28-1266.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1263$401
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1264$400_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1263$401_Y
  end
  attribute \src "verilog/bsg_assembler.v:1264.28-1266.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1264$400
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1265$399_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1264$400_Y
  end
  attribute \src "verilog/bsg_assembler.v:1265.28-1266.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1265$399
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1266$398_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1265$399_Y
  end
  attribute \src "verilog/bsg_assembler.v:1266.28-1266.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1266$398
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__63_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1266$398_Y
  end
  attribute \src "verilog/bsg_assembler.v:1267.28-1271.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1267$407
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1268$406_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [62]
  end
  attribute \src "verilog/bsg_assembler.v:1268.28-1271.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1268$406
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1269$405_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1268$406_Y
  end
  attribute \src "verilog/bsg_assembler.v:1269.28-1271.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1269$405
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1270$404_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1269$405_Y
  end
  attribute \src "verilog/bsg_assembler.v:1270.28-1271.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1270$404
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1271$403_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1270$404_Y
  end
  attribute \src "verilog/bsg_assembler.v:1271.28-1271.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1271$403
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__62_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1271$403_Y
  end
  attribute \src "verilog/bsg_assembler.v:1272.28-1276.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1272$412
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1273$411_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [61]
  end
  attribute \src "verilog/bsg_assembler.v:1273.28-1276.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1273$411
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1274$410_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1273$411_Y
  end
  attribute \src "verilog/bsg_assembler.v:1274.28-1276.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1274$410
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1275$409_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1274$410_Y
  end
  attribute \src "verilog/bsg_assembler.v:1275.28-1276.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1275$409
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1276$408_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1275$409_Y
  end
  attribute \src "verilog/bsg_assembler.v:1276.28-1276.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1276$408
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__61_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1276$408_Y
  end
  attribute \src "verilog/bsg_assembler.v:1277.28-1281.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1277$417
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1278$416_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [60]
  end
  attribute \src "verilog/bsg_assembler.v:1278.28-1281.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1278$416
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1279$415_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1278$416_Y
  end
  attribute \src "verilog/bsg_assembler.v:1279.28-1281.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1279$415
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1280$414_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1279$415_Y
  end
  attribute \src "verilog/bsg_assembler.v:1280.28-1281.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1280$414
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1281$413_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1280$414_Y
  end
  attribute \src "verilog/bsg_assembler.v:1281.28-1281.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1281$413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__60_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1281$413_Y
  end
  attribute \src "verilog/bsg_assembler.v:1282.28-1286.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1282$422
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1283$421_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [59]
  end
  attribute \src "verilog/bsg_assembler.v:1283.28-1286.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1283$421
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1284$420_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1283$421_Y
  end
  attribute \src "verilog/bsg_assembler.v:1284.28-1286.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1284$420
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1285$419_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1284$420_Y
  end
  attribute \src "verilog/bsg_assembler.v:1285.28-1286.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1285$419
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1286$418_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1285$419_Y
  end
  attribute \src "verilog/bsg_assembler.v:1286.28-1286.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1286$418
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__59_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1286$418_Y
  end
  attribute \src "verilog/bsg_assembler.v:1287.28-1291.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1287$427
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1288$426_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [58]
  end
  attribute \src "verilog/bsg_assembler.v:1288.28-1291.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1288$426
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1289$425_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1288$426_Y
  end
  attribute \src "verilog/bsg_assembler.v:1289.28-1291.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1289$425
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1290$424_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1289$425_Y
  end
  attribute \src "verilog/bsg_assembler.v:1290.28-1291.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1290$424
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1291$423_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1290$424_Y
  end
  attribute \src "verilog/bsg_assembler.v:1291.28-1291.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1291$423
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__58_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1291$423_Y
  end
  attribute \src "verilog/bsg_assembler.v:1292.28-1296.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1292$432
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1293$431_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [57]
  end
  attribute \src "verilog/bsg_assembler.v:1293.28-1296.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1293$431
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1294$430_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1293$431_Y
  end
  attribute \src "verilog/bsg_assembler.v:1294.28-1296.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1294$430
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1295$429_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1294$430_Y
  end
  attribute \src "verilog/bsg_assembler.v:1295.28-1296.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1295$429
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1296$428_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1295$429_Y
  end
  attribute \src "verilog/bsg_assembler.v:1296.28-1296.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1296$428
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__57_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1296$428_Y
  end
  attribute \src "verilog/bsg_assembler.v:1297.28-1301.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1297$437
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1298$436_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [56]
  end
  attribute \src "verilog/bsg_assembler.v:1298.28-1301.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1298$436
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1299$435_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1298$436_Y
  end
  attribute \src "verilog/bsg_assembler.v:1299.28-1301.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1299$435
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1300$434_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1299$435_Y
  end
  attribute \src "verilog/bsg_assembler.v:1300.28-1301.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1300$434
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1301$433_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1300$434_Y
  end
  attribute \src "verilog/bsg_assembler.v:1301.28-1301.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1301$433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__56_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1301$433_Y
  end
  attribute \src "verilog/bsg_assembler.v:1302.28-1306.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1302$442
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1303$441_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [55]
  end
  attribute \src "verilog/bsg_assembler.v:1303.28-1306.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1303$441
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1304$440_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1303$441_Y
  end
  attribute \src "verilog/bsg_assembler.v:1304.28-1306.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1304$440
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1305$439_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1304$440_Y
  end
  attribute \src "verilog/bsg_assembler.v:1305.28-1306.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1305$439
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1306$438_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1305$439_Y
  end
  attribute \src "verilog/bsg_assembler.v:1306.28-1306.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1306$438
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__55_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1306$438_Y
  end
  attribute \src "verilog/bsg_assembler.v:1307.28-1311.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1307$447
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1308$446_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [54]
  end
  attribute \src "verilog/bsg_assembler.v:1308.28-1311.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1308$446
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1309$445_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1308$446_Y
  end
  attribute \src "verilog/bsg_assembler.v:1309.28-1311.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1309$445
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1310$444_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1309$445_Y
  end
  attribute \src "verilog/bsg_assembler.v:1310.28-1311.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1310$444
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1311$443_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1310$444_Y
  end
  attribute \src "verilog/bsg_assembler.v:1311.28-1311.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1311$443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__54_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1311$443_Y
  end
  attribute \src "verilog/bsg_assembler.v:1312.28-1316.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1312$452
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1313$451_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [53]
  end
  attribute \src "verilog/bsg_assembler.v:1313.28-1316.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1313$451
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1314$450_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1313$451_Y
  end
  attribute \src "verilog/bsg_assembler.v:1314.28-1316.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1314$450
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1315$449_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1314$450_Y
  end
  attribute \src "verilog/bsg_assembler.v:1315.28-1316.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1315$449
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1316$448_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1315$449_Y
  end
  attribute \src "verilog/bsg_assembler.v:1316.28-1316.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1316$448
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__53_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1316$448_Y
  end
  attribute \src "verilog/bsg_assembler.v:1317.28-1321.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1317$457
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1318$456_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [52]
  end
  attribute \src "verilog/bsg_assembler.v:1318.28-1321.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1318$456
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1319$455_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1318$456_Y
  end
  attribute \src "verilog/bsg_assembler.v:1319.28-1321.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1319$455
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1320$454_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1319$455_Y
  end
  attribute \src "verilog/bsg_assembler.v:1320.28-1321.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1320$454
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1321$453_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1320$454_Y
  end
  attribute \src "verilog/bsg_assembler.v:1321.28-1321.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1321$453
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__52_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1321$453_Y
  end
  attribute \src "verilog/bsg_assembler.v:1322.28-1326.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1322$462
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1323$461_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [51]
  end
  attribute \src "verilog/bsg_assembler.v:1323.28-1326.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1323$461
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1324$460_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1323$461_Y
  end
  attribute \src "verilog/bsg_assembler.v:1324.28-1326.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1324$460
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1325$459_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1324$460_Y
  end
  attribute \src "verilog/bsg_assembler.v:1325.28-1326.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1325$459
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1326$458_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1325$459_Y
  end
  attribute \src "verilog/bsg_assembler.v:1326.28-1326.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1326$458
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__51_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1326$458_Y
  end
  attribute \src "verilog/bsg_assembler.v:1327.28-1331.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1327$467
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1328$466_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [50]
  end
  attribute \src "verilog/bsg_assembler.v:1328.28-1331.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1328$466
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1329$465_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1328$466_Y
  end
  attribute \src "verilog/bsg_assembler.v:1329.28-1331.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1329$465
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1330$464_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1329$465_Y
  end
  attribute \src "verilog/bsg_assembler.v:1330.28-1331.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1330$464
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1331$463_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1330$464_Y
  end
  attribute \src "verilog/bsg_assembler.v:1331.28-1331.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1331$463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__50_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1331$463_Y
  end
  attribute \src "verilog/bsg_assembler.v:1332.28-1336.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1332$472
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1333$471_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [49]
  end
  attribute \src "verilog/bsg_assembler.v:1333.28-1336.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1333$471
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1334$470_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1333$471_Y
  end
  attribute \src "verilog/bsg_assembler.v:1334.28-1336.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1334$470
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1335$469_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1334$470_Y
  end
  attribute \src "verilog/bsg_assembler.v:1335.28-1336.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1335$469
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1336$468_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1335$469_Y
  end
  attribute \src "verilog/bsg_assembler.v:1336.28-1336.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1336$468
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__49_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1336$468_Y
  end
  attribute \src "verilog/bsg_assembler.v:1337.28-1341.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1337$477
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1338$476_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [48]
  end
  attribute \src "verilog/bsg_assembler.v:1338.28-1341.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1338$476
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1339$475_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1338$476_Y
  end
  attribute \src "verilog/bsg_assembler.v:1339.28-1341.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1339$475
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1340$474_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1339$475_Y
  end
  attribute \src "verilog/bsg_assembler.v:1340.28-1341.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1340$474
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1341$473_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1340$474_Y
  end
  attribute \src "verilog/bsg_assembler.v:1341.28-1341.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1341$473
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__48_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1341$473_Y
  end
  attribute \src "verilog/bsg_assembler.v:1342.28-1346.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1342$482
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1343$481_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [47]
  end
  attribute \src "verilog/bsg_assembler.v:1343.28-1346.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1343$481
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1344$480_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1343$481_Y
  end
  attribute \src "verilog/bsg_assembler.v:1344.28-1346.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1344$480
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1345$479_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1344$480_Y
  end
  attribute \src "verilog/bsg_assembler.v:1345.28-1346.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1345$479
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1346$478_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1345$479_Y
  end
  attribute \src "verilog/bsg_assembler.v:1346.28-1346.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1346$478
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__47_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1346$478_Y
  end
  attribute \src "verilog/bsg_assembler.v:1347.28-1351.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1347$487
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1348$486_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [46]
  end
  attribute \src "verilog/bsg_assembler.v:1348.28-1351.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1348$486
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1349$485_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1348$486_Y
  end
  attribute \src "verilog/bsg_assembler.v:1349.28-1351.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1349$485
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1350$484_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1349$485_Y
  end
  attribute \src "verilog/bsg_assembler.v:1350.28-1351.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1350$484
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1351$483_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1350$484_Y
  end
  attribute \src "verilog/bsg_assembler.v:1351.28-1351.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1351$483
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__46_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1351$483_Y
  end
  attribute \src "verilog/bsg_assembler.v:1352.28-1356.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1352$492
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1353$491_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [45]
  end
  attribute \src "verilog/bsg_assembler.v:1353.28-1356.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1353$491
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1354$490_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1353$491_Y
  end
  attribute \src "verilog/bsg_assembler.v:1354.28-1356.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1354$490
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1355$489_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1354$490_Y
  end
  attribute \src "verilog/bsg_assembler.v:1355.28-1356.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1355$489
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1356$488_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1355$489_Y
  end
  attribute \src "verilog/bsg_assembler.v:1356.28-1356.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1356$488
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__45_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1356$488_Y
  end
  attribute \src "verilog/bsg_assembler.v:1357.28-1361.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1357$497
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1358$496_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [44]
  end
  attribute \src "verilog/bsg_assembler.v:1358.28-1361.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1358$496
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1359$495_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1358$496_Y
  end
  attribute \src "verilog/bsg_assembler.v:1359.28-1361.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1359$495
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1360$494_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1359$495_Y
  end
  attribute \src "verilog/bsg_assembler.v:1360.28-1361.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1360$494
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1361$493_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1360$494_Y
  end
  attribute \src "verilog/bsg_assembler.v:1361.28-1361.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1361$493
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__44_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1361$493_Y
  end
  attribute \src "verilog/bsg_assembler.v:1362.28-1366.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1362$502
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1363$501_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [43]
  end
  attribute \src "verilog/bsg_assembler.v:1363.28-1366.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1363$501
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1364$500_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1363$501_Y
  end
  attribute \src "verilog/bsg_assembler.v:1364.28-1366.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1364$500
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1365$499_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1364$500_Y
  end
  attribute \src "verilog/bsg_assembler.v:1365.28-1366.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1365$499
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1366$498_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1365$499_Y
  end
  attribute \src "verilog/bsg_assembler.v:1366.28-1366.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1366$498
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__43_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1366$498_Y
  end
  attribute \src "verilog/bsg_assembler.v:1367.28-1371.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1367$507
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1368$506_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [42]
  end
  attribute \src "verilog/bsg_assembler.v:1368.28-1371.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1368$506
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1369$505_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1368$506_Y
  end
  attribute \src "verilog/bsg_assembler.v:1369.28-1371.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1369$505
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1370$504_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1369$505_Y
  end
  attribute \src "verilog/bsg_assembler.v:1370.28-1371.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1370$504
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1371$503_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1370$504_Y
  end
  attribute \src "verilog/bsg_assembler.v:1371.28-1371.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1371$503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__42_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1371$503_Y
  end
  attribute \src "verilog/bsg_assembler.v:1372.28-1376.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1372$512
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1373$511_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [41]
  end
  attribute \src "verilog/bsg_assembler.v:1373.28-1376.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1373$511
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1374$510_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1373$511_Y
  end
  attribute \src "verilog/bsg_assembler.v:1374.28-1376.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1374$510
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1375$509_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1374$510_Y
  end
  attribute \src "verilog/bsg_assembler.v:1375.28-1376.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1375$509
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1376$508_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1375$509_Y
  end
  attribute \src "verilog/bsg_assembler.v:1376.28-1376.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1376$508
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__41_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1376$508_Y
  end
  attribute \src "verilog/bsg_assembler.v:1377.28-1381.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1377$517
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1378$516_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [40]
  end
  attribute \src "verilog/bsg_assembler.v:1378.28-1381.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1378$516
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1379$515_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1378$516_Y
  end
  attribute \src "verilog/bsg_assembler.v:1379.28-1381.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1379$515
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1380$514_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1379$515_Y
  end
  attribute \src "verilog/bsg_assembler.v:1380.28-1381.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1380$514
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1381$513_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1380$514_Y
  end
  attribute \src "verilog/bsg_assembler.v:1381.28-1381.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1381$513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__40_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1381$513_Y
  end
  attribute \src "verilog/bsg_assembler.v:1382.28-1386.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1382$522
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1383$521_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [39]
  end
  attribute \src "verilog/bsg_assembler.v:1383.28-1386.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1383$521
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1384$520_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1383$521_Y
  end
  attribute \src "verilog/bsg_assembler.v:1384.28-1386.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1384$520
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1385$519_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1384$520_Y
  end
  attribute \src "verilog/bsg_assembler.v:1385.28-1386.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1385$519
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1386$518_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1385$519_Y
  end
  attribute \src "verilog/bsg_assembler.v:1386.28-1386.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1386$518
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__39_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1386$518_Y
  end
  attribute \src "verilog/bsg_assembler.v:1387.28-1391.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1387$527
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1388$526_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [38]
  end
  attribute \src "verilog/bsg_assembler.v:1388.28-1391.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1388$526
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1389$525_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1388$526_Y
  end
  attribute \src "verilog/bsg_assembler.v:1389.28-1391.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1389$525
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1390$524_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1389$525_Y
  end
  attribute \src "verilog/bsg_assembler.v:1390.28-1391.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1390$524
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1391$523_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1390$524_Y
  end
  attribute \src "verilog/bsg_assembler.v:1391.28-1391.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1391$523
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__38_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1391$523_Y
  end
  attribute \src "verilog/bsg_assembler.v:1392.28-1396.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1392$532
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1393$531_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [37]
  end
  attribute \src "verilog/bsg_assembler.v:1393.28-1396.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1393$531
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1394$530_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1393$531_Y
  end
  attribute \src "verilog/bsg_assembler.v:1394.28-1396.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1394$530
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1395$529_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1394$530_Y
  end
  attribute \src "verilog/bsg_assembler.v:1395.28-1396.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1395$529
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1396$528_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1395$529_Y
  end
  attribute \src "verilog/bsg_assembler.v:1396.28-1396.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1396$528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__37_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1396$528_Y
  end
  attribute \src "verilog/bsg_assembler.v:1397.28-1401.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1397$537
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1398$536_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [36]
  end
  attribute \src "verilog/bsg_assembler.v:1398.28-1401.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1398$536
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1399$535_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1398$536_Y
  end
  attribute \src "verilog/bsg_assembler.v:1399.28-1401.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1399$535
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1400$534_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1399$535_Y
  end
  attribute \src "verilog/bsg_assembler.v:1400.28-1401.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1400$534
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1401$533_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1400$534_Y
  end
  attribute \src "verilog/bsg_assembler.v:1401.28-1401.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1401$533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__36_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1401$533_Y
  end
  attribute \src "verilog/bsg_assembler.v:1402.28-1406.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1402$542
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1403$541_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [35]
  end
  attribute \src "verilog/bsg_assembler.v:1403.28-1406.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1403$541
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1404$540_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1403$541_Y
  end
  attribute \src "verilog/bsg_assembler.v:1404.28-1406.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1404$540
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1405$539_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1404$540_Y
  end
  attribute \src "verilog/bsg_assembler.v:1405.28-1406.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1405$539
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1406$538_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1405$539_Y
  end
  attribute \src "verilog/bsg_assembler.v:1406.28-1406.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1406$538
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__35_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1406$538_Y
  end
  attribute \src "verilog/bsg_assembler.v:1407.28-1411.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1407$547
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1408$546_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [34]
  end
  attribute \src "verilog/bsg_assembler.v:1408.28-1411.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1408$546
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1409$545_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1408$546_Y
  end
  attribute \src "verilog/bsg_assembler.v:1409.28-1411.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1409$545
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1410$544_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1409$545_Y
  end
  attribute \src "verilog/bsg_assembler.v:1410.28-1411.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1410$544
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1411$543_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1410$544_Y
  end
  attribute \src "verilog/bsg_assembler.v:1411.28-1411.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1411$543
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__34_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1411$543_Y
  end
  attribute \src "verilog/bsg_assembler.v:1412.28-1416.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1412$552
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1413$551_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [33]
  end
  attribute \src "verilog/bsg_assembler.v:1413.28-1416.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1413$551
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1414$550_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1413$551_Y
  end
  attribute \src "verilog/bsg_assembler.v:1414.28-1416.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1414$550
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1415$549_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1414$550_Y
  end
  attribute \src "verilog/bsg_assembler.v:1415.28-1416.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1415$549
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1416$548_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1415$549_Y
  end
  attribute \src "verilog/bsg_assembler.v:1416.28-1416.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1416$548
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__33_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1416$548_Y
  end
  attribute \src "verilog/bsg_assembler.v:1417.28-1421.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1417$557
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1418$556_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [32]
  end
  attribute \src "verilog/bsg_assembler.v:1418.28-1421.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1418$556
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1419$555_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1418$556_Y
  end
  attribute \src "verilog/bsg_assembler.v:1419.28-1421.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1419$555
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1420$554_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1419$555_Y
  end
  attribute \src "verilog/bsg_assembler.v:1420.28-1421.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1420$554
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1421$553_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1420$554_Y
  end
  attribute \src "verilog/bsg_assembler.v:1421.28-1421.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1421$553
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__32_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1421$553_Y
  end
  attribute \src "verilog/bsg_assembler.v:1422.28-1426.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1422$562
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1423$561_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [31]
  end
  attribute \src "verilog/bsg_assembler.v:1423.28-1426.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1423$561
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1424$560_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1423$561_Y
  end
  attribute \src "verilog/bsg_assembler.v:1424.28-1426.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1424$560
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1425$559_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1424$560_Y
  end
  attribute \src "verilog/bsg_assembler.v:1425.28-1426.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1425$559
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1426$558_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1425$559_Y
  end
  attribute \src "verilog/bsg_assembler.v:1426.28-1426.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1426$558
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__31_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1426$558_Y
  end
  attribute \src "verilog/bsg_assembler.v:1427.28-1431.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1427$567
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1428$566_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [30]
  end
  attribute \src "verilog/bsg_assembler.v:1428.28-1431.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1428$566
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1429$565_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1428$566_Y
  end
  attribute \src "verilog/bsg_assembler.v:1429.28-1431.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1429$565
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1430$564_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1429$565_Y
  end
  attribute \src "verilog/bsg_assembler.v:1430.28-1431.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1430$564
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1431$563_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1430$564_Y
  end
  attribute \src "verilog/bsg_assembler.v:1431.28-1431.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1431$563
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__30_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1431$563_Y
  end
  attribute \src "verilog/bsg_assembler.v:1432.28-1436.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1432$572
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1433$571_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [29]
  end
  attribute \src "verilog/bsg_assembler.v:1433.28-1436.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1433$571
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1434$570_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1433$571_Y
  end
  attribute \src "verilog/bsg_assembler.v:1434.28-1436.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1434$570
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1435$569_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1434$570_Y
  end
  attribute \src "verilog/bsg_assembler.v:1435.28-1436.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1435$569
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1436$568_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1435$569_Y
  end
  attribute \src "verilog/bsg_assembler.v:1436.28-1436.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1436$568
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__29_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1436$568_Y
  end
  attribute \src "verilog/bsg_assembler.v:1437.28-1441.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1437$577
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1438$576_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [28]
  end
  attribute \src "verilog/bsg_assembler.v:1438.28-1441.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1438$576
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1439$575_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1438$576_Y
  end
  attribute \src "verilog/bsg_assembler.v:1439.28-1441.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1439$575
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1440$574_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1439$575_Y
  end
  attribute \src "verilog/bsg_assembler.v:1440.28-1441.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1440$574
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1441$573_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1440$574_Y
  end
  attribute \src "verilog/bsg_assembler.v:1441.28-1441.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1441$573
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__28_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1441$573_Y
  end
  attribute \src "verilog/bsg_assembler.v:1442.28-1446.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1442$582
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1443$581_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [27]
  end
  attribute \src "verilog/bsg_assembler.v:1443.28-1446.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1443$581
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1444$580_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1443$581_Y
  end
  attribute \src "verilog/bsg_assembler.v:1444.28-1446.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1444$580
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1445$579_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1444$580_Y
  end
  attribute \src "verilog/bsg_assembler.v:1445.28-1446.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1445$579
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1446$578_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1445$579_Y
  end
  attribute \src "verilog/bsg_assembler.v:1446.28-1446.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1446$578
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__27_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1446$578_Y
  end
  attribute \src "verilog/bsg_assembler.v:1447.28-1451.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1447$587
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1448$586_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [26]
  end
  attribute \src "verilog/bsg_assembler.v:1448.28-1451.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1448$586
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1449$585_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1448$586_Y
  end
  attribute \src "verilog/bsg_assembler.v:1449.28-1451.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1449$585
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1450$584_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1449$585_Y
  end
  attribute \src "verilog/bsg_assembler.v:1450.28-1451.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1450$584
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1451$583_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1450$584_Y
  end
  attribute \src "verilog/bsg_assembler.v:1451.28-1451.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1451$583
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__26_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1451$583_Y
  end
  attribute \src "verilog/bsg_assembler.v:1452.28-1456.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1452$592
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1453$591_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [25]
  end
  attribute \src "verilog/bsg_assembler.v:1453.28-1456.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1453$591
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1454$590_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1453$591_Y
  end
  attribute \src "verilog/bsg_assembler.v:1454.28-1456.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1454$590
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1455$589_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1454$590_Y
  end
  attribute \src "verilog/bsg_assembler.v:1455.28-1456.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1455$589
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1456$588_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1455$589_Y
  end
  attribute \src "verilog/bsg_assembler.v:1456.28-1456.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1456$588
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__25_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1456$588_Y
  end
  attribute \src "verilog/bsg_assembler.v:1457.28-1461.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1457$597
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1458$596_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [24]
  end
  attribute \src "verilog/bsg_assembler.v:1458.28-1461.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1458$596
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1459$595_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1458$596_Y
  end
  attribute \src "verilog/bsg_assembler.v:1459.28-1461.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1459$595
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1460$594_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1459$595_Y
  end
  attribute \src "verilog/bsg_assembler.v:1460.28-1461.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1460$594
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1461$593_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1460$594_Y
  end
  attribute \src "verilog/bsg_assembler.v:1461.28-1461.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1461$593
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__24_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1461$593_Y
  end
  attribute \src "verilog/bsg_assembler.v:1462.28-1466.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1462$602
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1463$601_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [23]
  end
  attribute \src "verilog/bsg_assembler.v:1463.28-1466.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1463$601
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1464$600_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1463$601_Y
  end
  attribute \src "verilog/bsg_assembler.v:1464.28-1466.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1464$600
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1465$599_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1464$600_Y
  end
  attribute \src "verilog/bsg_assembler.v:1465.28-1466.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1465$599
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1466$598_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1465$599_Y
  end
  attribute \src "verilog/bsg_assembler.v:1466.28-1466.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1466$598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__23_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1466$598_Y
  end
  attribute \src "verilog/bsg_assembler.v:1467.28-1471.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1467$607
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1468$606_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [22]
  end
  attribute \src "verilog/bsg_assembler.v:1468.28-1471.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1468$606
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1469$605_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1468$606_Y
  end
  attribute \src "verilog/bsg_assembler.v:1469.28-1471.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1469$605
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1470$604_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1469$605_Y
  end
  attribute \src "verilog/bsg_assembler.v:1470.28-1471.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1470$604
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1471$603_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1470$604_Y
  end
  attribute \src "verilog/bsg_assembler.v:1471.28-1471.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1471$603
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__22_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1471$603_Y
  end
  attribute \src "verilog/bsg_assembler.v:1472.28-1476.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1472$612
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1473$611_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [21]
  end
  attribute \src "verilog/bsg_assembler.v:1473.28-1476.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1473$611
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1474$610_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1473$611_Y
  end
  attribute \src "verilog/bsg_assembler.v:1474.28-1476.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1474$610
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1475$609_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1474$610_Y
  end
  attribute \src "verilog/bsg_assembler.v:1475.28-1476.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1475$609
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1476$608_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1475$609_Y
  end
  attribute \src "verilog/bsg_assembler.v:1476.28-1476.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1476$608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__21_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1476$608_Y
  end
  attribute \src "verilog/bsg_assembler.v:1477.28-1481.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1477$617
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1478$616_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [20]
  end
  attribute \src "verilog/bsg_assembler.v:1478.28-1481.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1478$616
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1479$615_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1478$616_Y
  end
  attribute \src "verilog/bsg_assembler.v:1479.28-1481.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1479$615
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1480$614_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1479$615_Y
  end
  attribute \src "verilog/bsg_assembler.v:1480.28-1481.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1480$614
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1481$613_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1480$614_Y
  end
  attribute \src "verilog/bsg_assembler.v:1481.28-1481.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1481$613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__20_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1481$613_Y
  end
  attribute \src "verilog/bsg_assembler.v:1482.28-1486.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1482$622
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1483$621_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [19]
  end
  attribute \src "verilog/bsg_assembler.v:1483.28-1486.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1483$621
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1484$620_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1483$621_Y
  end
  attribute \src "verilog/bsg_assembler.v:1484.28-1486.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1484$620
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1485$619_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1484$620_Y
  end
  attribute \src "verilog/bsg_assembler.v:1485.28-1486.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1485$619
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1486$618_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1485$619_Y
  end
  attribute \src "verilog/bsg_assembler.v:1486.28-1486.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1486$618
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__19_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1486$618_Y
  end
  attribute \src "verilog/bsg_assembler.v:1487.28-1491.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1487$627
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1488$626_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [18]
  end
  attribute \src "verilog/bsg_assembler.v:1488.28-1491.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1488$626
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1489$625_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1488$626_Y
  end
  attribute \src "verilog/bsg_assembler.v:1489.28-1491.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1489$625
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1490$624_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1489$625_Y
  end
  attribute \src "verilog/bsg_assembler.v:1490.28-1491.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1490$624
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1491$623_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1490$624_Y
  end
  attribute \src "verilog/bsg_assembler.v:1491.28-1491.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1491$623
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__18_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1491$623_Y
  end
  attribute \src "verilog/bsg_assembler.v:1492.28-1496.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1492$632
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1493$631_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [17]
  end
  attribute \src "verilog/bsg_assembler.v:1493.28-1496.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1493$631
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1494$630_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1493$631_Y
  end
  attribute \src "verilog/bsg_assembler.v:1494.28-1496.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1494$630
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1495$629_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1494$630_Y
  end
  attribute \src "verilog/bsg_assembler.v:1495.28-1496.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1495$629
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1496$628_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1495$629_Y
  end
  attribute \src "verilog/bsg_assembler.v:1496.28-1496.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1496$628
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__17_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1496$628_Y
  end
  attribute \src "verilog/bsg_assembler.v:1497.28-1501.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1497$637
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1498$636_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [16]
  end
  attribute \src "verilog/bsg_assembler.v:1498.28-1501.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1498$636
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1499$635_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1498$636_Y
  end
  attribute \src "verilog/bsg_assembler.v:1499.28-1501.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1499$635
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1500$634_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1499$635_Y
  end
  attribute \src "verilog/bsg_assembler.v:1500.28-1501.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1500$634
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1501$633_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1500$634_Y
  end
  attribute \src "verilog/bsg_assembler.v:1501.28-1501.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1501$633
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__16_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1501$633_Y
  end
  attribute \src "verilog/bsg_assembler.v:1502.28-1506.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1502$642
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1503$641_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [15]
  end
  attribute \src "verilog/bsg_assembler.v:1503.28-1506.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1503$641
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1504$640_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1503$641_Y
  end
  attribute \src "verilog/bsg_assembler.v:1504.28-1506.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1504$640
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1505$639_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1504$640_Y
  end
  attribute \src "verilog/bsg_assembler.v:1505.28-1506.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1505$639
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1506$638_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1505$639_Y
  end
  attribute \src "verilog/bsg_assembler.v:1506.28-1506.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1506$638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__15_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1506$638_Y
  end
  attribute \src "verilog/bsg_assembler.v:1507.28-1511.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1507$647
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1508$646_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [14]
  end
  attribute \src "verilog/bsg_assembler.v:1508.28-1511.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1508$646
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1509$645_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1508$646_Y
  end
  attribute \src "verilog/bsg_assembler.v:1509.28-1511.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1509$645
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1510$644_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1509$645_Y
  end
  attribute \src "verilog/bsg_assembler.v:1510.28-1511.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1510$644
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1511$643_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1510$644_Y
  end
  attribute \src "verilog/bsg_assembler.v:1511.28-1511.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1511$643
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__14_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1511$643_Y
  end
  attribute \src "verilog/bsg_assembler.v:1512.28-1516.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1512$652
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1513$651_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [13]
  end
  attribute \src "verilog/bsg_assembler.v:1513.28-1516.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1513$651
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1514$650_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1513$651_Y
  end
  attribute \src "verilog/bsg_assembler.v:1514.28-1516.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1514$650
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1515$649_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1514$650_Y
  end
  attribute \src "verilog/bsg_assembler.v:1515.28-1516.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1515$649
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1516$648_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1515$649_Y
  end
  attribute \src "verilog/bsg_assembler.v:1516.28-1516.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1516$648
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__13_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1516$648_Y
  end
  attribute \src "verilog/bsg_assembler.v:1517.28-1521.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1517$657
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1518$656_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [12]
  end
  attribute \src "verilog/bsg_assembler.v:1518.28-1521.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1518$656
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1519$655_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1518$656_Y
  end
  attribute \src "verilog/bsg_assembler.v:1519.28-1521.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1519$655
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1520$654_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1519$655_Y
  end
  attribute \src "verilog/bsg_assembler.v:1520.28-1521.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1520$654
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1521$653_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1520$654_Y
  end
  attribute \src "verilog/bsg_assembler.v:1521.28-1521.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1521$653
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__12_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1521$653_Y
  end
  attribute \src "verilog/bsg_assembler.v:1522.28-1526.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1522$662
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1523$661_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [11]
  end
  attribute \src "verilog/bsg_assembler.v:1523.28-1526.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1523$661
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1524$660_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1523$661_Y
  end
  attribute \src "verilog/bsg_assembler.v:1524.28-1526.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1524$660
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1525$659_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1524$660_Y
  end
  attribute \src "verilog/bsg_assembler.v:1525.28-1526.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1525$659
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1526$658_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1525$659_Y
  end
  attribute \src "verilog/bsg_assembler.v:1526.28-1526.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1526$658
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__11_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1526$658_Y
  end
  attribute \src "verilog/bsg_assembler.v:1527.28-1531.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1527$667
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1528$666_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [10]
  end
  attribute \src "verilog/bsg_assembler.v:1528.28-1531.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1528$666
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1529$665_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1528$666_Y
  end
  attribute \src "verilog/bsg_assembler.v:1529.28-1531.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1529$665
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1530$664_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1529$665_Y
  end
  attribute \src "verilog/bsg_assembler.v:1530.28-1531.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1530$664
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1531$663_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1530$664_Y
  end
  attribute \src "verilog/bsg_assembler.v:1531.28-1531.59"
  cell $mux $ternary$verilog/bsg_assembler.v:1531$663
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__10_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1531$663_Y
  end
  attribute \src "verilog/bsg_assembler.v:1532.27-1536.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1532$672
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1533$671_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [9]
  end
  attribute \src "verilog/bsg_assembler.v:1533.27-1536.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1533$671
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1534$670_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1533$671_Y
  end
  attribute \src "verilog/bsg_assembler.v:1534.27-1536.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1534$670
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1535$669_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1534$670_Y
  end
  attribute \src "verilog/bsg_assembler.v:1535.27-1536.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1535$669
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1536$668_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1535$669_Y
  end
  attribute \src "verilog/bsg_assembler.v:1536.27-1536.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1536$668
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__9_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1536$668_Y
  end
  attribute \src "verilog/bsg_assembler.v:1537.27-1541.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1537$677
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1538$676_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [8]
  end
  attribute \src "verilog/bsg_assembler.v:1538.27-1541.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1538$676
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1539$675_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1538$676_Y
  end
  attribute \src "verilog/bsg_assembler.v:1539.27-1541.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1539$675
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1540$674_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1539$675_Y
  end
  attribute \src "verilog/bsg_assembler.v:1540.27-1541.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1540$674
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1541$673_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1540$674_Y
  end
  attribute \src "verilog/bsg_assembler.v:1541.27-1541.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1541$673
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__8_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1541$673_Y
  end
  attribute \src "verilog/bsg_assembler.v:1542.27-1546.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1542$682
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1543$681_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [7]
  end
  attribute \src "verilog/bsg_assembler.v:1543.27-1546.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1543$681
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1544$680_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1543$681_Y
  end
  attribute \src "verilog/bsg_assembler.v:1544.27-1546.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1544$680
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1545$679_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1544$680_Y
  end
  attribute \src "verilog/bsg_assembler.v:1545.27-1546.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1545$679
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1546$678_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1545$679_Y
  end
  attribute \src "verilog/bsg_assembler.v:1546.27-1546.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1546$678
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__7_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1546$678_Y
  end
  attribute \src "verilog/bsg_assembler.v:1547.27-1551.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1547$687
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1548$686_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [6]
  end
  attribute \src "verilog/bsg_assembler.v:1548.27-1551.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1548$686
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1549$685_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1548$686_Y
  end
  attribute \src "verilog/bsg_assembler.v:1549.27-1551.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1549$685
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1550$684_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1549$685_Y
  end
  attribute \src "verilog/bsg_assembler.v:1550.27-1551.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1550$684
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1551$683_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1550$684_Y
  end
  attribute \src "verilog/bsg_assembler.v:1551.27-1551.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1551$683
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__6_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1551$683_Y
  end
  attribute \src "verilog/bsg_assembler.v:1552.27-1556.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1552$692
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1553$691_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [5]
  end
  attribute \src "verilog/bsg_assembler.v:1553.27-1556.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1553$691
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1554$690_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1553$691_Y
  end
  attribute \src "verilog/bsg_assembler.v:1554.27-1556.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1554$690
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1555$689_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1554$690_Y
  end
  attribute \src "verilog/bsg_assembler.v:1555.27-1556.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1555$689
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1556$688_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1555$689_Y
  end
  attribute \src "verilog/bsg_assembler.v:1556.27-1556.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1556$688
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__5_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1556$688_Y
  end
  attribute \src "verilog/bsg_assembler.v:1557.27-1561.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1557$697
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1558$696_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [4]
  end
  attribute \src "verilog/bsg_assembler.v:1558.27-1561.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1558$696
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1559$695_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1558$696_Y
  end
  attribute \src "verilog/bsg_assembler.v:1559.27-1561.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1559$695
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1560$694_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1559$695_Y
  end
  attribute \src "verilog/bsg_assembler.v:1560.27-1561.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1560$694
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1561$693_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1560$694_Y
  end
  attribute \src "verilog/bsg_assembler.v:1561.27-1561.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1561$693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__4_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1561$693_Y
  end
  attribute \src "verilog/bsg_assembler.v:1562.27-1566.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1562$702
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1563$701_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [3]
  end
  attribute \src "verilog/bsg_assembler.v:1563.27-1566.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1563$701
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1564$700_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1563$701_Y
  end
  attribute \src "verilog/bsg_assembler.v:1564.27-1566.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1564$700
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1565$699_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1564$700_Y
  end
  attribute \src "verilog/bsg_assembler.v:1565.27-1566.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1565$699
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1566$698_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1565$699_Y
  end
  attribute \src "verilog/bsg_assembler.v:1566.27-1566.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1566$698
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__3_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1566$698_Y
  end
  attribute \src "verilog/bsg_assembler.v:1567.27-1571.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1567$707
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1568$706_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [2]
  end
  attribute \src "verilog/bsg_assembler.v:1568.27-1571.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1568$706
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1569$705_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1568$706_Y
  end
  attribute \src "verilog/bsg_assembler.v:1569.27-1571.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1569$705
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1570$704_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1569$705_Y
  end
  attribute \src "verilog/bsg_assembler.v:1570.27-1571.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1570$704
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1571$703_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1570$704_Y
  end
  attribute \src "verilog/bsg_assembler.v:1571.27-1571.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1571$703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__2_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1571$703_Y
  end
  attribute \src "verilog/bsg_assembler.v:1572.27-1576.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1572$712
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1573$711_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [1]
  end
  attribute \src "verilog/bsg_assembler.v:1573.27-1576.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1573$711
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1574$710_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1573$711_Y
  end
  attribute \src "verilog/bsg_assembler.v:1574.27-1576.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1574$710
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1575$709_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1574$710_Y
  end
  attribute \src "verilog/bsg_assembler.v:1575.27-1576.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1575$709
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1576$708_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1575$709_Y
  end
  attribute \src "verilog/bsg_assembler.v:1576.27-1576.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1576$708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__1_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1576$708_Y
  end
  attribute \src "verilog/bsg_assembler.v:1577.27-1581.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1577$717
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1578$716_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \data_o_flat [0]
  end
  attribute \src "verilog/bsg_assembler.v:1578.27-1581.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1578$716
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1579$715_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1578$716_Y
  end
  attribute \src "verilog/bsg_assembler.v:1579.27-1581.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1579$715
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1580$714_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1579$715_Y
  end
  attribute \src "verilog/bsg_assembler.v:1580.27-1581.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1580$714
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1581$713_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1580$714_Y
  end
  attribute \src "verilog/bsg_assembler.v:1581.27-1581.57"
  cell $mux $ternary$verilog/bsg_assembler.v:1581$713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_int_o_4__0_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1581$713_Y
  end
  attribute \src "verilog/bsg_assembler.v:1582.24-1586.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1582$722
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1583$721_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \n_3_net__4_
  end
  attribute \src "verilog/bsg_assembler.v:1583.24-1586.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1583$721
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1584$720_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1583$721_Y
  end
  attribute \src "verilog/bsg_assembler.v:1584.24-1586.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1584$720
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1585$719_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1584$720_Y
  end
  attribute \src "verilog/bsg_assembler.v:1585.24-1586.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1585$719
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1586$718_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1585$719_Y
  end
  attribute \src "verilog/bsg_assembler.v:1586.24-1586.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1586$718
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_head_4__4_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1586$718_Y
  end
  attribute \src "verilog/bsg_assembler.v:1587.24-1591.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1587$727
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1588$726_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \n_3_net__3_
  end
  attribute \src "verilog/bsg_assembler.v:1588.24-1591.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1588$726
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1589$725_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1588$726_Y
  end
  attribute \src "verilog/bsg_assembler.v:1589.24-1591.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1589$725
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1590$724_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1589$725_Y
  end
  attribute \src "verilog/bsg_assembler.v:1590.24-1591.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1590$724
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1591$723_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1590$724_Y
  end
  attribute \src "verilog/bsg_assembler.v:1591.24-1591.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1591$723
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_head_4__3_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1591$723_Y
  end
  attribute \src "verilog/bsg_assembler.v:1592.24-1596.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1592$732
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1593$731_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \n_3_net__2_
  end
  attribute \src "verilog/bsg_assembler.v:1593.24-1596.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1593$731
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1594$730_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1593$731_Y
  end
  attribute \src "verilog/bsg_assembler.v:1594.24-1596.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1594$730
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1595$729_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1594$730_Y
  end
  attribute \src "verilog/bsg_assembler.v:1595.24-1596.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1595$729
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1596$728_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1595$729_Y
  end
  attribute \src "verilog/bsg_assembler.v:1596.24-1596.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1596$728
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_head_4__2_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1596$728_Y
  end
  attribute \src "verilog/bsg_assembler.v:1597.24-1601.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1597$737
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1598$736_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \n_3_net__1_
  end
  attribute \src "verilog/bsg_assembler.v:1598.24-1601.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1598$736
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1599$735_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1598$736_Y
  end
  attribute \src "verilog/bsg_assembler.v:1599.24-1601.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1599$735
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1600$734_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1599$735_Y
  end
  attribute \src "verilog/bsg_assembler.v:1600.24-1601.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1600$734
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1601$733_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1600$734_Y
  end
  attribute \src "verilog/bsg_assembler.v:1601.24-1601.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1601$733
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_head_4__1_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1601$733_Y
  end
  attribute \src "verilog/bsg_assembler.v:1602.24-1606.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1602$742
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1603$741_Y
    connect \B 1'0
    connect \S \N20
    connect \Y \n_3_net__0_
  end
  attribute \src "verilog/bsg_assembler.v:1603.24-1606.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1603$741
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1604$740_Y
    connect \B 1'0
    connect \S \N21
    connect \Y $ternary$verilog/bsg_assembler.v:1603$741_Y
  end
  attribute \src "verilog/bsg_assembler.v:1604.24-1606.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1604$740
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1605$739_Y
    connect \B 1'0
    connect \S \N22
    connect \Y $ternary$verilog/bsg_assembler.v:1604$740_Y
  end
  attribute \src "verilog/bsg_assembler.v:1605.24-1606.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1605$739
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1606$738_Y
    connect \B 1'0
    connect \S \N23
    connect \Y $ternary$verilog/bsg_assembler.v:1605$739_Y
  end
  attribute \src "verilog/bsg_assembler.v:1606.24-1606.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1606$738
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_head_4__0_
    connect \S \out_top_channel_i [2]
    connect \Y $ternary$verilog/bsg_assembler.v:1606$738_Y
  end
  attribute \src "verilog/bsg_assembler.v:1607.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1607$752
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1608$751_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [9]
  end
  attribute \src "verilog/bsg_assembler.v:1608.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1608$751
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1609$750_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1608$751_Y
  end
  attribute \src "verilog/bsg_assembler.v:1609.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1609$750
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1610$749_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1609$750_Y
  end
  attribute \src "verilog/bsg_assembler.v:1610.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1610$749
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1611$748_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1610$749_Y
  end
  attribute \src "verilog/bsg_assembler.v:1611.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1611$748
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1612$747_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1611$748_Y
  end
  attribute \src "verilog/bsg_assembler.v:1612.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1612$747
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1613$746_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1612$747_Y
  end
  attribute \src "verilog/bsg_assembler.v:1613.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1613$746
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1614$745_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1613$746_Y
  end
  attribute \src "verilog/bsg_assembler.v:1614.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1614$745
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1615$744_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1614$745_Y
  end
  attribute \src "verilog/bsg_assembler.v:1615.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1615$744
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1616$743_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1615$744_Y
  end
  attribute \src "verilog/bsg_assembler.v:1616.22-1616.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1616$743
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__9_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1616$743_Y
  end
  attribute \src "verilog/bsg_assembler.v:1627.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1627$762
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1628$761_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [8]
  end
  attribute \src "verilog/bsg_assembler.v:1628.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1628$761
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1629$760_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1628$761_Y
  end
  attribute \src "verilog/bsg_assembler.v:1629.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1629$760
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1630$759_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1629$760_Y
  end
  attribute \src "verilog/bsg_assembler.v:1630.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1630$759
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1631$758_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1630$759_Y
  end
  attribute \src "verilog/bsg_assembler.v:1631.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1631$758
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1632$757_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1631$758_Y
  end
  attribute \src "verilog/bsg_assembler.v:1632.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1632$757
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1633$756_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1632$757_Y
  end
  attribute \src "verilog/bsg_assembler.v:1633.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1633$756
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1634$755_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1633$756_Y
  end
  attribute \src "verilog/bsg_assembler.v:1634.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1634$755
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1635$754_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1634$755_Y
  end
  attribute \src "verilog/bsg_assembler.v:1635.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1635$754
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1636$753_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1635$754_Y
  end
  attribute \src "verilog/bsg_assembler.v:1636.22-1636.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1636$753
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__8_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1636$753_Y
  end
  attribute \src "verilog/bsg_assembler.v:1637.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1637$772
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1638$771_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [7]
  end
  attribute \src "verilog/bsg_assembler.v:1638.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1638$771
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1639$770_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1638$771_Y
  end
  attribute \src "verilog/bsg_assembler.v:1639.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1639$770
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1640$769_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1639$770_Y
  end
  attribute \src "verilog/bsg_assembler.v:1640.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1640$769
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1641$768_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1640$769_Y
  end
  attribute \src "verilog/bsg_assembler.v:1641.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1641$768
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1642$767_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1641$768_Y
  end
  attribute \src "verilog/bsg_assembler.v:1642.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1642$767
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1643$766_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1642$767_Y
  end
  attribute \src "verilog/bsg_assembler.v:1643.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1643$766
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1644$765_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1643$766_Y
  end
  attribute \src "verilog/bsg_assembler.v:1644.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1644$765
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1645$764_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1644$765_Y
  end
  attribute \src "verilog/bsg_assembler.v:1645.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1645$764
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1646$763_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1645$764_Y
  end
  attribute \src "verilog/bsg_assembler.v:1646.22-1646.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1646$763
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__7_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1646$763_Y
  end
  attribute \src "verilog/bsg_assembler.v:1647.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1647$782
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1648$781_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [6]
  end
  attribute \src "verilog/bsg_assembler.v:1648.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1648$781
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1649$780_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1648$781_Y
  end
  attribute \src "verilog/bsg_assembler.v:1649.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1649$780
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1650$779_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1649$780_Y
  end
  attribute \src "verilog/bsg_assembler.v:1650.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1650$779
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1651$778_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1650$779_Y
  end
  attribute \src "verilog/bsg_assembler.v:1651.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1651$778
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1652$777_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1651$778_Y
  end
  attribute \src "verilog/bsg_assembler.v:1652.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1652$777
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1653$776_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1652$777_Y
  end
  attribute \src "verilog/bsg_assembler.v:1653.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1653$776
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1654$775_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1653$776_Y
  end
  attribute \src "verilog/bsg_assembler.v:1654.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1654$775
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1655$774_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1654$775_Y
  end
  attribute \src "verilog/bsg_assembler.v:1655.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1655$774
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1656$773_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1655$774_Y
  end
  attribute \src "verilog/bsg_assembler.v:1656.22-1656.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1656$773
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__6_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1656$773_Y
  end
  attribute \src "verilog/bsg_assembler.v:1657.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1657$792
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1658$791_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [5]
  end
  attribute \src "verilog/bsg_assembler.v:1658.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1658$791
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1659$790_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1658$791_Y
  end
  attribute \src "verilog/bsg_assembler.v:1659.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1659$790
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1660$789_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1659$790_Y
  end
  attribute \src "verilog/bsg_assembler.v:1660.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1660$789
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1661$788_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1660$789_Y
  end
  attribute \src "verilog/bsg_assembler.v:1661.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1661$788
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1662$787_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1661$788_Y
  end
  attribute \src "verilog/bsg_assembler.v:1662.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1662$787
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1663$786_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1662$787_Y
  end
  attribute \src "verilog/bsg_assembler.v:1663.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1663$786
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1664$785_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1663$786_Y
  end
  attribute \src "verilog/bsg_assembler.v:1664.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1664$785
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1665$784_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1664$785_Y
  end
  attribute \src "verilog/bsg_assembler.v:1665.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1665$784
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1666$783_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1665$784_Y
  end
  attribute \src "verilog/bsg_assembler.v:1666.22-1666.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1666$783
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__5_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1666$783_Y
  end
  attribute \src "verilog/bsg_assembler.v:1667.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1667$802
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1668$801_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [4]
  end
  attribute \src "verilog/bsg_assembler.v:1668.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1668$801
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1669$800_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1668$801_Y
  end
  attribute \src "verilog/bsg_assembler.v:1669.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1669$800
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1670$799_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1669$800_Y
  end
  attribute \src "verilog/bsg_assembler.v:1670.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1670$799
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1671$798_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1670$799_Y
  end
  attribute \src "verilog/bsg_assembler.v:1671.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1671$798
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1672$797_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1671$798_Y
  end
  attribute \src "verilog/bsg_assembler.v:1672.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1672$797
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1673$796_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1672$797_Y
  end
  attribute \src "verilog/bsg_assembler.v:1673.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1673$796
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1674$795_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1673$796_Y
  end
  attribute \src "verilog/bsg_assembler.v:1674.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1674$795
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1675$794_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1674$795_Y
  end
  attribute \src "verilog/bsg_assembler.v:1675.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1675$794
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1676$793_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1675$794_Y
  end
  attribute \src "verilog/bsg_assembler.v:1676.22-1676.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1676$793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__4_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1676$793_Y
  end
  attribute \src "verilog/bsg_assembler.v:1677.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1677$812
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1678$811_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [3]
  end
  attribute \src "verilog/bsg_assembler.v:1678.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1678$811
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1679$810_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1678$811_Y
  end
  attribute \src "verilog/bsg_assembler.v:1679.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1679$810
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1680$809_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1679$810_Y
  end
  attribute \src "verilog/bsg_assembler.v:1680.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1680$809
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1681$808_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1680$809_Y
  end
  attribute \src "verilog/bsg_assembler.v:1681.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1681$808
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1682$807_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1681$808_Y
  end
  attribute \src "verilog/bsg_assembler.v:1682.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1682$807
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1683$806_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1682$807_Y
  end
  attribute \src "verilog/bsg_assembler.v:1683.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1683$806
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1684$805_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1683$806_Y
  end
  attribute \src "verilog/bsg_assembler.v:1684.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1684$805
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1685$804_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1684$805_Y
  end
  attribute \src "verilog/bsg_assembler.v:1685.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1685$804
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1686$803_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1685$804_Y
  end
  attribute \src "verilog/bsg_assembler.v:1686.22-1686.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1686$803
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__3_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1686$803_Y
  end
  attribute \src "verilog/bsg_assembler.v:1687.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1687$822
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1688$821_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [2]
  end
  attribute \src "verilog/bsg_assembler.v:1688.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1688$821
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1689$820_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1688$821_Y
  end
  attribute \src "verilog/bsg_assembler.v:1689.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1689$820
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1690$819_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1689$820_Y
  end
  attribute \src "verilog/bsg_assembler.v:1690.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1690$819
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1691$818_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1690$819_Y
  end
  attribute \src "verilog/bsg_assembler.v:1691.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1691$818
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1692$817_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1691$818_Y
  end
  attribute \src "verilog/bsg_assembler.v:1692.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1692$817
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1693$816_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1692$817_Y
  end
  attribute \src "verilog/bsg_assembler.v:1693.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1693$816
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1694$815_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1693$816_Y
  end
  attribute \src "verilog/bsg_assembler.v:1694.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1694$815
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1695$814_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1694$815_Y
  end
  attribute \src "verilog/bsg_assembler.v:1695.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1695$814
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1696$813_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1695$814_Y
  end
  attribute \src "verilog/bsg_assembler.v:1696.22-1696.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1696$813
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__2_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1696$813_Y
  end
  attribute \src "verilog/bsg_assembler.v:1697.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1697$832
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1698$831_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [1]
  end
  attribute \src "verilog/bsg_assembler.v:1698.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1698$831
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1699$830_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1698$831_Y
  end
  attribute \src "verilog/bsg_assembler.v:1699.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1699$830
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1700$829_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1699$830_Y
  end
  attribute \src "verilog/bsg_assembler.v:1700.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1700$829
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1701$828_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1700$829_Y
  end
  attribute \src "verilog/bsg_assembler.v:1701.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1701$828
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1702$827_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1701$828_Y
  end
  attribute \src "verilog/bsg_assembler.v:1702.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1702$827
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1703$826_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1702$827_Y
  end
  attribute \src "verilog/bsg_assembler.v:1703.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1703$826
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1704$825_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1703$826_Y
  end
  attribute \src "verilog/bsg_assembler.v:1704.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1704$825
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1705$824_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1704$825_Y
  end
  attribute \src "verilog/bsg_assembler.v:1705.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1705$824
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1706$823_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1705$824_Y
  end
  attribute \src "verilog/bsg_assembler.v:1706.22-1706.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1706$823
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__1_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1706$823_Y
  end
  attribute \src "verilog/bsg_assembler.v:1707.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1707$842
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1708$841_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \yumi_o [0]
  end
  attribute \src "verilog/bsg_assembler.v:1708.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1708$841
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1709$840_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1708$841_Y
  end
  attribute \src "verilog/bsg_assembler.v:1709.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1709$840
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1710$839_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1709$840_Y
  end
  attribute \src "verilog/bsg_assembler.v:1710.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1710$839
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1711$838_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1710$839_Y
  end
  attribute \src "verilog/bsg_assembler.v:1711.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1711$838
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1712$837_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1711$838_Y
  end
  attribute \src "verilog/bsg_assembler.v:1712.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1712$837
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1713$836_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1712$837_Y
  end
  attribute \src "verilog/bsg_assembler.v:1713.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1713$836
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1714$835_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1713$836_Y
  end
  attribute \src "verilog/bsg_assembler.v:1714.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1714$835
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1715$834_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1714$835_Y
  end
  attribute \src "verilog/bsg_assembler.v:1715.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1715$834
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1716$833_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1715$834_Y
  end
  attribute \src "verilog/bsg_assembler.v:1716.22-1716.52"
  cell $mux $ternary$verilog/bsg_assembler.v:1716$833
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \yumi_int_o_9__0_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1716$833_Y
  end
  attribute \src "verilog/bsg_assembler.v:1717.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1717$852
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1718$851_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_2_net__4_
  end
  attribute \src "verilog/bsg_assembler.v:1718.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1718$851
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1719$850_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1718$851_Y
  end
  attribute \src "verilog/bsg_assembler.v:1719.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1719$850
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1720$849_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1719$850_Y
  end
  attribute \src "verilog/bsg_assembler.v:1720.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1720$849
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1721$848_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1720$849_Y
  end
  attribute \src "verilog/bsg_assembler.v:1721.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1721$848
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1722$847_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1721$848_Y
  end
  attribute \src "verilog/bsg_assembler.v:1722.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1722$847
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1723$846_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1722$847_Y
  end
  attribute \src "verilog/bsg_assembler.v:1723.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1723$846
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1724$845_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1723$846_Y
  end
  attribute \src "verilog/bsg_assembler.v:1724.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1724$845
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1725$844_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1724$845_Y
  end
  attribute \src "verilog/bsg_assembler.v:1725.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1725$844
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1726$843_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1725$844_Y
  end
  attribute \src "verilog/bsg_assembler.v:1726.24-1726.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1726$843
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_head_9__4_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1726$843_Y
  end
  attribute \src "verilog/bsg_assembler.v:1727.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1727$862
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1728$861_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_2_net__3_
  end
  attribute \src "verilog/bsg_assembler.v:1728.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1728$861
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1729$860_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1728$861_Y
  end
  attribute \src "verilog/bsg_assembler.v:1729.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1729$860
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1730$859_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1729$860_Y
  end
  attribute \src "verilog/bsg_assembler.v:1730.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1730$859
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1731$858_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1730$859_Y
  end
  attribute \src "verilog/bsg_assembler.v:1731.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1731$858
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1732$857_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1731$858_Y
  end
  attribute \src "verilog/bsg_assembler.v:1732.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1732$857
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1733$856_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1732$857_Y
  end
  attribute \src "verilog/bsg_assembler.v:1733.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1733$856
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1734$855_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1733$856_Y
  end
  attribute \src "verilog/bsg_assembler.v:1734.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1734$855
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1735$854_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1734$855_Y
  end
  attribute \src "verilog/bsg_assembler.v:1735.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1735$854
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1736$853_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1735$854_Y
  end
  attribute \src "verilog/bsg_assembler.v:1736.24-1736.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1736$853
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_head_9__3_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1736$853_Y
  end
  attribute \src "verilog/bsg_assembler.v:1737.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1737$872
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1738$871_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_2_net__2_
  end
  attribute \src "verilog/bsg_assembler.v:1738.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1738$871
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1739$870_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1738$871_Y
  end
  attribute \src "verilog/bsg_assembler.v:1739.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1739$870
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1740$869_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1739$870_Y
  end
  attribute \src "verilog/bsg_assembler.v:1740.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1740$869
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1741$868_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1740$869_Y
  end
  attribute \src "verilog/bsg_assembler.v:1741.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1741$868
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1742$867_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1741$868_Y
  end
  attribute \src "verilog/bsg_assembler.v:1742.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1742$867
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1743$866_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1742$867_Y
  end
  attribute \src "verilog/bsg_assembler.v:1743.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1743$866
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1744$865_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1743$866_Y
  end
  attribute \src "verilog/bsg_assembler.v:1744.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1744$865
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1745$864_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1744$865_Y
  end
  attribute \src "verilog/bsg_assembler.v:1745.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1745$864
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1746$863_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1745$864_Y
  end
  attribute \src "verilog/bsg_assembler.v:1746.24-1746.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1746$863
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_head_9__2_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1746$863_Y
  end
  attribute \src "verilog/bsg_assembler.v:1747.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1747$882
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1748$881_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_2_net__1_
  end
  attribute \src "verilog/bsg_assembler.v:1748.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1748$881
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1749$880_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1748$881_Y
  end
  attribute \src "verilog/bsg_assembler.v:1749.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1749$880
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1750$879_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1749$880_Y
  end
  attribute \src "verilog/bsg_assembler.v:1750.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1750$879
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1751$878_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1750$879_Y
  end
  attribute \src "verilog/bsg_assembler.v:1751.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1751$878
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1752$877_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1751$878_Y
  end
  attribute \src "verilog/bsg_assembler.v:1752.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1752$877
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1753$876_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1752$877_Y
  end
  attribute \src "verilog/bsg_assembler.v:1753.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1753$876
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1754$875_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1753$876_Y
  end
  attribute \src "verilog/bsg_assembler.v:1754.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1754$875
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1755$874_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1754$875_Y
  end
  attribute \src "verilog/bsg_assembler.v:1755.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1755$874
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1756$873_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1755$874_Y
  end
  attribute \src "verilog/bsg_assembler.v:1756.24-1756.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1756$873
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_head_9__1_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1756$873_Y
  end
  attribute \src "verilog/bsg_assembler.v:1757.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1757$892
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1758$891_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_2_net__0_
  end
  attribute \src "verilog/bsg_assembler.v:1758.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1758$891
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1759$890_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1758$891_Y
  end
  attribute \src "verilog/bsg_assembler.v:1759.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1759$890
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1760$889_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1759$890_Y
  end
  attribute \src "verilog/bsg_assembler.v:1760.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1760$889
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1761$888_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1760$889_Y
  end
  attribute \src "verilog/bsg_assembler.v:1761.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1761$888
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1762$887_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1761$888_Y
  end
  attribute \src "verilog/bsg_assembler.v:1762.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1762$887
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1763$886_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1762$887_Y
  end
  attribute \src "verilog/bsg_assembler.v:1763.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1763$886
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1764$885_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1763$886_Y
  end
  attribute \src "verilog/bsg_assembler.v:1764.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1764$885
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1765$884_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1764$885_Y
  end
  attribute \src "verilog/bsg_assembler.v:1765.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1765$884
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1766$883_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1765$884_Y
  end
  attribute \src "verilog/bsg_assembler.v:1766.24-1766.54"
  cell $mux $ternary$verilog/bsg_assembler.v:1766$883
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \valid_head_9__0_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1766$883_Y
  end
  attribute \src "verilog/bsg_assembler.v:1767.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1767$902
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1768$901_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__79_
  end
  attribute \src "verilog/bsg_assembler.v:1768.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1768$901
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1769$900_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1768$901_Y
  end
  attribute \src "verilog/bsg_assembler.v:1769.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1769$900
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1770$899_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1769$900_Y
  end
  attribute \src "verilog/bsg_assembler.v:1770.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1770$899
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1771$898_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1770$899_Y
  end
  attribute \src "verilog/bsg_assembler.v:1771.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1771$898
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1772$897_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1771$898_Y
  end
  attribute \src "verilog/bsg_assembler.v:1772.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1772$897
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1773$896_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1772$897_Y
  end
  attribute \src "verilog/bsg_assembler.v:1773.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1773$896
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1774$895_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1773$896_Y
  end
  attribute \src "verilog/bsg_assembler.v:1774.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1774$895
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1775$894_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1774$895_Y
  end
  attribute \src "verilog/bsg_assembler.v:1775.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1775$894
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1776$893_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1775$894_Y
  end
  attribute \src "verilog/bsg_assembler.v:1776.25-1776.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1776$893
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__79_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1776$893_Y
  end
  attribute \src "verilog/bsg_assembler.v:1777.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1777$912
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1778$911_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__78_
  end
  attribute \src "verilog/bsg_assembler.v:1778.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1778$911
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1779$910_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1778$911_Y
  end
  attribute \src "verilog/bsg_assembler.v:1779.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1779$910
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1780$909_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1779$910_Y
  end
  attribute \src "verilog/bsg_assembler.v:1780.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1780$909
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1781$908_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1780$909_Y
  end
  attribute \src "verilog/bsg_assembler.v:1781.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1781$908
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1782$907_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1781$908_Y
  end
  attribute \src "verilog/bsg_assembler.v:1782.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1782$907
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1783$906_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1782$907_Y
  end
  attribute \src "verilog/bsg_assembler.v:1783.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1783$906
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1784$905_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1783$906_Y
  end
  attribute \src "verilog/bsg_assembler.v:1784.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1784$905
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1785$904_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1784$905_Y
  end
  attribute \src "verilog/bsg_assembler.v:1785.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1785$904
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1786$903_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1785$904_Y
  end
  attribute \src "verilog/bsg_assembler.v:1786.25-1786.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1786$903
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__78_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1786$903_Y
  end
  attribute \src "verilog/bsg_assembler.v:1787.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1787$922
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1788$921_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__77_
  end
  attribute \src "verilog/bsg_assembler.v:1788.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1788$921
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1789$920_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1788$921_Y
  end
  attribute \src "verilog/bsg_assembler.v:1789.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1789$920
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1790$919_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1789$920_Y
  end
  attribute \src "verilog/bsg_assembler.v:1790.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1790$919
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1791$918_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1790$919_Y
  end
  attribute \src "verilog/bsg_assembler.v:1791.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1791$918
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1792$917_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1791$918_Y
  end
  attribute \src "verilog/bsg_assembler.v:1792.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1792$917
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1793$916_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1792$917_Y
  end
  attribute \src "verilog/bsg_assembler.v:1793.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1793$916
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1794$915_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1793$916_Y
  end
  attribute \src "verilog/bsg_assembler.v:1794.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1794$915
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1795$914_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1794$915_Y
  end
  attribute \src "verilog/bsg_assembler.v:1795.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1795$914
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1796$913_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1795$914_Y
  end
  attribute \src "verilog/bsg_assembler.v:1796.25-1796.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1796$913
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__77_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1796$913_Y
  end
  attribute \src "verilog/bsg_assembler.v:1797.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1797$932
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1798$931_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__76_
  end
  attribute \src "verilog/bsg_assembler.v:1798.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1798$931
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1799$930_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1798$931_Y
  end
  attribute \src "verilog/bsg_assembler.v:1799.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1799$930
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1800$929_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1799$930_Y
  end
  attribute \src "verilog/bsg_assembler.v:1800.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1800$929
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1801$928_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1800$929_Y
  end
  attribute \src "verilog/bsg_assembler.v:1801.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1801$928
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1802$927_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1801$928_Y
  end
  attribute \src "verilog/bsg_assembler.v:1802.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1802$927
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1803$926_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1802$927_Y
  end
  attribute \src "verilog/bsg_assembler.v:1803.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1803$926
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1804$925_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1803$926_Y
  end
  attribute \src "verilog/bsg_assembler.v:1804.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1804$925
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1805$924_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1804$925_Y
  end
  attribute \src "verilog/bsg_assembler.v:1805.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1805$924
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1806$923_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1805$924_Y
  end
  attribute \src "verilog/bsg_assembler.v:1806.25-1806.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1806$923
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__76_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1806$923_Y
  end
  attribute \src "verilog/bsg_assembler.v:1807.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1807$942
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1808$941_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__75_
  end
  attribute \src "verilog/bsg_assembler.v:1808.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1808$941
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1809$940_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1808$941_Y
  end
  attribute \src "verilog/bsg_assembler.v:1809.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1809$940
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1810$939_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1809$940_Y
  end
  attribute \src "verilog/bsg_assembler.v:1810.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1810$939
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1811$938_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1810$939_Y
  end
  attribute \src "verilog/bsg_assembler.v:1811.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1811$938
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1812$937_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1811$938_Y
  end
  attribute \src "verilog/bsg_assembler.v:1812.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1812$937
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1813$936_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1812$937_Y
  end
  attribute \src "verilog/bsg_assembler.v:1813.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1813$936
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1814$935_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1813$936_Y
  end
  attribute \src "verilog/bsg_assembler.v:1814.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1814$935
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1815$934_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1814$935_Y
  end
  attribute \src "verilog/bsg_assembler.v:1815.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1815$934
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1816$933_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1815$934_Y
  end
  attribute \src "verilog/bsg_assembler.v:1816.25-1816.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1816$933
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__75_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1816$933_Y
  end
  attribute \src "verilog/bsg_assembler.v:1817.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1817$952
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1818$951_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__74_
  end
  attribute \src "verilog/bsg_assembler.v:1818.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1818$951
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1819$950_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1818$951_Y
  end
  attribute \src "verilog/bsg_assembler.v:1819.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1819$950
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1820$949_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1819$950_Y
  end
  attribute \src "verilog/bsg_assembler.v:1820.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1820$949
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1821$948_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1820$949_Y
  end
  attribute \src "verilog/bsg_assembler.v:1821.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1821$948
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1822$947_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1821$948_Y
  end
  attribute \src "verilog/bsg_assembler.v:1822.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1822$947
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1823$946_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1822$947_Y
  end
  attribute \src "verilog/bsg_assembler.v:1823.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1823$946
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1824$945_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1823$946_Y
  end
  attribute \src "verilog/bsg_assembler.v:1824.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1824$945
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1825$944_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1824$945_Y
  end
  attribute \src "verilog/bsg_assembler.v:1825.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1825$944
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1826$943_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1825$944_Y
  end
  attribute \src "verilog/bsg_assembler.v:1826.25-1826.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1826$943
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__74_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1826$943_Y
  end
  attribute \src "verilog/bsg_assembler.v:1827.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1827$962
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1828$961_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__73_
  end
  attribute \src "verilog/bsg_assembler.v:1828.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1828$961
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1829$960_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1828$961_Y
  end
  attribute \src "verilog/bsg_assembler.v:1829.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1829$960
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1830$959_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1829$960_Y
  end
  attribute \src "verilog/bsg_assembler.v:1830.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1830$959
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1831$958_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1830$959_Y
  end
  attribute \src "verilog/bsg_assembler.v:1831.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1831$958
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1832$957_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1831$958_Y
  end
  attribute \src "verilog/bsg_assembler.v:1832.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1832$957
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1833$956_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1832$957_Y
  end
  attribute \src "verilog/bsg_assembler.v:1833.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1833$956
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1834$955_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1833$956_Y
  end
  attribute \src "verilog/bsg_assembler.v:1834.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1834$955
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1835$954_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1834$955_Y
  end
  attribute \src "verilog/bsg_assembler.v:1835.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1835$954
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1836$953_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1835$954_Y
  end
  attribute \src "verilog/bsg_assembler.v:1836.25-1836.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1836$953
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__73_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1836$953_Y
  end
  attribute \src "verilog/bsg_assembler.v:1837.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1837$972
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1838$971_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__72_
  end
  attribute \src "verilog/bsg_assembler.v:1838.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1838$971
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1839$970_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1838$971_Y
  end
  attribute \src "verilog/bsg_assembler.v:1839.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1839$970
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1840$969_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1839$970_Y
  end
  attribute \src "verilog/bsg_assembler.v:1840.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1840$969
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1841$968_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1840$969_Y
  end
  attribute \src "verilog/bsg_assembler.v:1841.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1841$968
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1842$967_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1841$968_Y
  end
  attribute \src "verilog/bsg_assembler.v:1842.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1842$967
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1843$966_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1842$967_Y
  end
  attribute \src "verilog/bsg_assembler.v:1843.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1843$966
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1844$965_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1843$966_Y
  end
  attribute \src "verilog/bsg_assembler.v:1844.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1844$965
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1845$964_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1844$965_Y
  end
  attribute \src "verilog/bsg_assembler.v:1845.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1845$964
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1846$963_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1845$964_Y
  end
  attribute \src "verilog/bsg_assembler.v:1846.25-1846.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1846$963
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__72_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1846$963_Y
  end
  attribute \src "verilog/bsg_assembler.v:1847.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1847$982
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1848$981_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__71_
  end
  attribute \src "verilog/bsg_assembler.v:1848.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1848$981
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1849$980_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1848$981_Y
  end
  attribute \src "verilog/bsg_assembler.v:1849.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1849$980
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1850$979_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1849$980_Y
  end
  attribute \src "verilog/bsg_assembler.v:1850.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1850$979
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1851$978_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1850$979_Y
  end
  attribute \src "verilog/bsg_assembler.v:1851.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1851$978
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1852$977_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1851$978_Y
  end
  attribute \src "verilog/bsg_assembler.v:1852.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1852$977
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1853$976_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1852$977_Y
  end
  attribute \src "verilog/bsg_assembler.v:1853.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1853$976
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1854$975_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1853$976_Y
  end
  attribute \src "verilog/bsg_assembler.v:1854.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1854$975
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1855$974_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1854$975_Y
  end
  attribute \src "verilog/bsg_assembler.v:1855.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1855$974
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1856$973_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1855$974_Y
  end
  attribute \src "verilog/bsg_assembler.v:1856.25-1856.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1856$973
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__71_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1856$973_Y
  end
  attribute \src "verilog/bsg_assembler.v:1857.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1857$992
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1858$991_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__70_
  end
  attribute \src "verilog/bsg_assembler.v:1858.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1858$991
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1859$990_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1858$991_Y
  end
  attribute \src "verilog/bsg_assembler.v:1859.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1859$990
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1860$989_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1859$990_Y
  end
  attribute \src "verilog/bsg_assembler.v:1860.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1860$989
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1861$988_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1860$989_Y
  end
  attribute \src "verilog/bsg_assembler.v:1861.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1861$988
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1862$987_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1861$988_Y
  end
  attribute \src "verilog/bsg_assembler.v:1862.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1862$987
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1863$986_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1862$987_Y
  end
  attribute \src "verilog/bsg_assembler.v:1863.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1863$986
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1864$985_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1863$986_Y
  end
  attribute \src "verilog/bsg_assembler.v:1864.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1864$985
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1865$984_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1864$985_Y
  end
  attribute \src "verilog/bsg_assembler.v:1865.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1865$984
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1866$983_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1865$984_Y
  end
  attribute \src "verilog/bsg_assembler.v:1866.25-1866.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1866$983
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__70_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1866$983_Y
  end
  attribute \src "verilog/bsg_assembler.v:1867.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1867$1002
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1868$1001_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__69_
  end
  attribute \src "verilog/bsg_assembler.v:1868.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1868$1001
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1869$1000_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1868$1001_Y
  end
  attribute \src "verilog/bsg_assembler.v:1869.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1869$1000
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1870$999_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1869$1000_Y
  end
  attribute \src "verilog/bsg_assembler.v:1870.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1870$999
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1871$998_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1870$999_Y
  end
  attribute \src "verilog/bsg_assembler.v:1871.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1871$998
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1872$997_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1871$998_Y
  end
  attribute \src "verilog/bsg_assembler.v:1872.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1872$997
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1873$996_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1872$997_Y
  end
  attribute \src "verilog/bsg_assembler.v:1873.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1873$996
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1874$995_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1873$996_Y
  end
  attribute \src "verilog/bsg_assembler.v:1874.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1874$995
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1875$994_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1874$995_Y
  end
  attribute \src "verilog/bsg_assembler.v:1875.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1875$994
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1876$993_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1875$994_Y
  end
  attribute \src "verilog/bsg_assembler.v:1876.25-1876.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1876$993
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__69_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1876$993_Y
  end
  attribute \src "verilog/bsg_assembler.v:1877.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1877$1012
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1878$1011_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__68_
  end
  attribute \src "verilog/bsg_assembler.v:1878.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1878$1011
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1879$1010_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1878$1011_Y
  end
  attribute \src "verilog/bsg_assembler.v:1879.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1879$1010
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1880$1009_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1879$1010_Y
  end
  attribute \src "verilog/bsg_assembler.v:1880.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1880$1009
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1881$1008_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1880$1009_Y
  end
  attribute \src "verilog/bsg_assembler.v:1881.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1881$1008
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1882$1007_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1881$1008_Y
  end
  attribute \src "verilog/bsg_assembler.v:1882.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1882$1007
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1883$1006_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1882$1007_Y
  end
  attribute \src "verilog/bsg_assembler.v:1883.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1883$1006
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1884$1005_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1883$1006_Y
  end
  attribute \src "verilog/bsg_assembler.v:1884.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1884$1005
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1885$1004_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1884$1005_Y
  end
  attribute \src "verilog/bsg_assembler.v:1885.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1885$1004
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1886$1003_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1885$1004_Y
  end
  attribute \src "verilog/bsg_assembler.v:1886.25-1886.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1886$1003
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__68_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1886$1003_Y
  end
  attribute \src "verilog/bsg_assembler.v:1887.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1887$1022
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1888$1021_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__67_
  end
  attribute \src "verilog/bsg_assembler.v:1888.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1888$1021
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1889$1020_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1888$1021_Y
  end
  attribute \src "verilog/bsg_assembler.v:1889.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1889$1020
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1890$1019_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1889$1020_Y
  end
  attribute \src "verilog/bsg_assembler.v:1890.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1890$1019
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1891$1018_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1890$1019_Y
  end
  attribute \src "verilog/bsg_assembler.v:1891.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1891$1018
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1892$1017_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1891$1018_Y
  end
  attribute \src "verilog/bsg_assembler.v:1892.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1892$1017
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1893$1016_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1892$1017_Y
  end
  attribute \src "verilog/bsg_assembler.v:1893.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1893$1016
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1894$1015_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1893$1016_Y
  end
  attribute \src "verilog/bsg_assembler.v:1894.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1894$1015
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1895$1014_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1894$1015_Y
  end
  attribute \src "verilog/bsg_assembler.v:1895.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1895$1014
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1896$1013_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1895$1014_Y
  end
  attribute \src "verilog/bsg_assembler.v:1896.25-1896.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1896$1013
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__67_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1896$1013_Y
  end
  attribute \src "verilog/bsg_assembler.v:1897.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1897$1032
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1898$1031_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__66_
  end
  attribute \src "verilog/bsg_assembler.v:1898.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1898$1031
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1899$1030_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1898$1031_Y
  end
  attribute \src "verilog/bsg_assembler.v:1899.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1899$1030
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1900$1029_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1899$1030_Y
  end
  attribute \src "verilog/bsg_assembler.v:1900.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1900$1029
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1901$1028_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1900$1029_Y
  end
  attribute \src "verilog/bsg_assembler.v:1901.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1901$1028
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1902$1027_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1901$1028_Y
  end
  attribute \src "verilog/bsg_assembler.v:1902.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1902$1027
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1903$1026_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1902$1027_Y
  end
  attribute \src "verilog/bsg_assembler.v:1903.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1903$1026
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1904$1025_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1903$1026_Y
  end
  attribute \src "verilog/bsg_assembler.v:1904.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1904$1025
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1905$1024_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1904$1025_Y
  end
  attribute \src "verilog/bsg_assembler.v:1905.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1905$1024
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1906$1023_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1905$1024_Y
  end
  attribute \src "verilog/bsg_assembler.v:1906.25-1906.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1906$1023
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__66_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1906$1023_Y
  end
  attribute \src "verilog/bsg_assembler.v:1907.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1907$1042
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1908$1041_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__65_
  end
  attribute \src "verilog/bsg_assembler.v:1908.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1908$1041
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1909$1040_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1908$1041_Y
  end
  attribute \src "verilog/bsg_assembler.v:1909.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1909$1040
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1910$1039_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1909$1040_Y
  end
  attribute \src "verilog/bsg_assembler.v:1910.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1910$1039
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1911$1038_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1910$1039_Y
  end
  attribute \src "verilog/bsg_assembler.v:1911.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1911$1038
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1912$1037_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1911$1038_Y
  end
  attribute \src "verilog/bsg_assembler.v:1912.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1912$1037
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1913$1036_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1912$1037_Y
  end
  attribute \src "verilog/bsg_assembler.v:1913.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1913$1036
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1914$1035_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1913$1036_Y
  end
  attribute \src "verilog/bsg_assembler.v:1914.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1914$1035
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1915$1034_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1914$1035_Y
  end
  attribute \src "verilog/bsg_assembler.v:1915.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1915$1034
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1916$1033_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1915$1034_Y
  end
  attribute \src "verilog/bsg_assembler.v:1916.25-1916.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1916$1033
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__65_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1916$1033_Y
  end
  attribute \src "verilog/bsg_assembler.v:1917.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1917$1052
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1918$1051_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__64_
  end
  attribute \src "verilog/bsg_assembler.v:1918.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1918$1051
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1919$1050_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1918$1051_Y
  end
  attribute \src "verilog/bsg_assembler.v:1919.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1919$1050
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1920$1049_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1919$1050_Y
  end
  attribute \src "verilog/bsg_assembler.v:1920.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1920$1049
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1921$1048_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1920$1049_Y
  end
  attribute \src "verilog/bsg_assembler.v:1921.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1921$1048
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1922$1047_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1921$1048_Y
  end
  attribute \src "verilog/bsg_assembler.v:1922.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1922$1047
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1923$1046_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1922$1047_Y
  end
  attribute \src "verilog/bsg_assembler.v:1923.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1923$1046
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1924$1045_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1923$1046_Y
  end
  attribute \src "verilog/bsg_assembler.v:1924.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1924$1045
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1925$1044_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1924$1045_Y
  end
  attribute \src "verilog/bsg_assembler.v:1925.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1925$1044
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1926$1043_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1925$1044_Y
  end
  attribute \src "verilog/bsg_assembler.v:1926.25-1926.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1926$1043
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__64_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1926$1043_Y
  end
  attribute \src "verilog/bsg_assembler.v:1927.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1927$1062
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1928$1061_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__63_
  end
  attribute \src "verilog/bsg_assembler.v:1928.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1928$1061
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1929$1060_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1928$1061_Y
  end
  attribute \src "verilog/bsg_assembler.v:1929.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1929$1060
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1930$1059_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1929$1060_Y
  end
  attribute \src "verilog/bsg_assembler.v:1930.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1930$1059
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1931$1058_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1930$1059_Y
  end
  attribute \src "verilog/bsg_assembler.v:1931.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1931$1058
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1932$1057_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1931$1058_Y
  end
  attribute \src "verilog/bsg_assembler.v:1932.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1932$1057
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1933$1056_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1932$1057_Y
  end
  attribute \src "verilog/bsg_assembler.v:1933.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1933$1056
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1934$1055_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1933$1056_Y
  end
  attribute \src "verilog/bsg_assembler.v:1934.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1934$1055
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1935$1054_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1934$1055_Y
  end
  attribute \src "verilog/bsg_assembler.v:1935.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1935$1054
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1936$1053_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1935$1054_Y
  end
  attribute \src "verilog/bsg_assembler.v:1936.25-1936.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1936$1053
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__63_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1936$1053_Y
  end
  attribute \src "verilog/bsg_assembler.v:1937.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1937$1072
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1938$1071_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__62_
  end
  attribute \src "verilog/bsg_assembler.v:1938.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1938$1071
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1939$1070_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1938$1071_Y
  end
  attribute \src "verilog/bsg_assembler.v:1939.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1939$1070
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1940$1069_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1939$1070_Y
  end
  attribute \src "verilog/bsg_assembler.v:1940.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1940$1069
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1941$1068_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1940$1069_Y
  end
  attribute \src "verilog/bsg_assembler.v:1941.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1941$1068
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1942$1067_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1941$1068_Y
  end
  attribute \src "verilog/bsg_assembler.v:1942.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1942$1067
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1943$1066_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1942$1067_Y
  end
  attribute \src "verilog/bsg_assembler.v:1943.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1943$1066
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1944$1065_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1943$1066_Y
  end
  attribute \src "verilog/bsg_assembler.v:1944.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1944$1065
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1945$1064_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1944$1065_Y
  end
  attribute \src "verilog/bsg_assembler.v:1945.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1945$1064
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1946$1063_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1945$1064_Y
  end
  attribute \src "verilog/bsg_assembler.v:1946.25-1946.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1946$1063
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__62_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1946$1063_Y
  end
  attribute \src "verilog/bsg_assembler.v:1947.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1947$1082
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1948$1081_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__61_
  end
  attribute \src "verilog/bsg_assembler.v:1948.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1948$1081
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1949$1080_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1948$1081_Y
  end
  attribute \src "verilog/bsg_assembler.v:1949.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1949$1080
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1950$1079_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1949$1080_Y
  end
  attribute \src "verilog/bsg_assembler.v:1950.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1950$1079
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1951$1078_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1950$1079_Y
  end
  attribute \src "verilog/bsg_assembler.v:1951.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1951$1078
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1952$1077_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1951$1078_Y
  end
  attribute \src "verilog/bsg_assembler.v:1952.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1952$1077
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1953$1076_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1952$1077_Y
  end
  attribute \src "verilog/bsg_assembler.v:1953.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1953$1076
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1954$1075_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1953$1076_Y
  end
  attribute \src "verilog/bsg_assembler.v:1954.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1954$1075
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1955$1074_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1954$1075_Y
  end
  attribute \src "verilog/bsg_assembler.v:1955.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1955$1074
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1956$1073_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1955$1074_Y
  end
  attribute \src "verilog/bsg_assembler.v:1956.25-1956.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1956$1073
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__61_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1956$1073_Y
  end
  attribute \src "verilog/bsg_assembler.v:1957.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1957$1092
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1958$1091_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__60_
  end
  attribute \src "verilog/bsg_assembler.v:1958.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1958$1091
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1959$1090_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1958$1091_Y
  end
  attribute \src "verilog/bsg_assembler.v:1959.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1959$1090
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1960$1089_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1959$1090_Y
  end
  attribute \src "verilog/bsg_assembler.v:1960.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1960$1089
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1961$1088_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1960$1089_Y
  end
  attribute \src "verilog/bsg_assembler.v:1961.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1961$1088
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1962$1087_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1961$1088_Y
  end
  attribute \src "verilog/bsg_assembler.v:1962.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1962$1087
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1963$1086_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1962$1087_Y
  end
  attribute \src "verilog/bsg_assembler.v:1963.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1963$1086
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1964$1085_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1963$1086_Y
  end
  attribute \src "verilog/bsg_assembler.v:1964.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1964$1085
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1965$1084_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1964$1085_Y
  end
  attribute \src "verilog/bsg_assembler.v:1965.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1965$1084
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1966$1083_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1965$1084_Y
  end
  attribute \src "verilog/bsg_assembler.v:1966.25-1966.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1966$1083
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__60_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1966$1083_Y
  end
  attribute \src "verilog/bsg_assembler.v:1967.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1967$1102
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1968$1101_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__59_
  end
  attribute \src "verilog/bsg_assembler.v:1968.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1968$1101
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1969$1100_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1968$1101_Y
  end
  attribute \src "verilog/bsg_assembler.v:1969.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1969$1100
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1970$1099_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1969$1100_Y
  end
  attribute \src "verilog/bsg_assembler.v:1970.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1970$1099
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1971$1098_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1970$1099_Y
  end
  attribute \src "verilog/bsg_assembler.v:1971.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1971$1098
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1972$1097_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1971$1098_Y
  end
  attribute \src "verilog/bsg_assembler.v:1972.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1972$1097
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1973$1096_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1972$1097_Y
  end
  attribute \src "verilog/bsg_assembler.v:1973.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1973$1096
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1974$1095_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1973$1096_Y
  end
  attribute \src "verilog/bsg_assembler.v:1974.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1974$1095
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1975$1094_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1974$1095_Y
  end
  attribute \src "verilog/bsg_assembler.v:1975.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1975$1094
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1976$1093_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1975$1094_Y
  end
  attribute \src "verilog/bsg_assembler.v:1976.25-1976.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1976$1093
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__59_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1976$1093_Y
  end
  attribute \src "verilog/bsg_assembler.v:1977.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1977$1112
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1978$1111_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__58_
  end
  attribute \src "verilog/bsg_assembler.v:1978.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1978$1111
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1979$1110_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1978$1111_Y
  end
  attribute \src "verilog/bsg_assembler.v:1979.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1979$1110
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1980$1109_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1979$1110_Y
  end
  attribute \src "verilog/bsg_assembler.v:1980.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1980$1109
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1981$1108_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1980$1109_Y
  end
  attribute \src "verilog/bsg_assembler.v:1981.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1981$1108
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1982$1107_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1981$1108_Y
  end
  attribute \src "verilog/bsg_assembler.v:1982.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1982$1107
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1983$1106_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1982$1107_Y
  end
  attribute \src "verilog/bsg_assembler.v:1983.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1983$1106
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1984$1105_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1983$1106_Y
  end
  attribute \src "verilog/bsg_assembler.v:1984.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1984$1105
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1985$1104_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1984$1105_Y
  end
  attribute \src "verilog/bsg_assembler.v:1985.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1985$1104
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1986$1103_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1985$1104_Y
  end
  attribute \src "verilog/bsg_assembler.v:1986.25-1986.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1986$1103
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__58_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1986$1103_Y
  end
  attribute \src "verilog/bsg_assembler.v:1987.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1987$1122
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1988$1121_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__57_
  end
  attribute \src "verilog/bsg_assembler.v:1988.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1988$1121
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1989$1120_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1988$1121_Y
  end
  attribute \src "verilog/bsg_assembler.v:1989.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1989$1120
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1990$1119_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1989$1120_Y
  end
  attribute \src "verilog/bsg_assembler.v:1990.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1990$1119
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1991$1118_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:1990$1119_Y
  end
  attribute \src "verilog/bsg_assembler.v:1991.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1991$1118
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1992$1117_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:1991$1118_Y
  end
  attribute \src "verilog/bsg_assembler.v:1992.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1992$1117
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1993$1116_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:1992$1117_Y
  end
  attribute \src "verilog/bsg_assembler.v:1993.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1993$1116
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1994$1115_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:1993$1116_Y
  end
  attribute \src "verilog/bsg_assembler.v:1994.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1994$1115
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1995$1114_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:1994$1115_Y
  end
  attribute \src "verilog/bsg_assembler.v:1995.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1995$1114
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1996$1113_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:1995$1114_Y
  end
  attribute \src "verilog/bsg_assembler.v:1996.25-1996.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1996$1113
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__57_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:1996$1113_Y
  end
  attribute \src "verilog/bsg_assembler.v:1997.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1997$1132
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1998$1131_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__56_
  end
  attribute \src "verilog/bsg_assembler.v:1998.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1998$1131
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:1999$1130_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:1998$1131_Y
  end
  attribute \src "verilog/bsg_assembler.v:1999.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:1999$1130
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2000$1129_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:1999$1130_Y
  end
  attribute \src "verilog/bsg_assembler.v:2000.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2000$1129
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2001$1128_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2000$1129_Y
  end
  attribute \src "verilog/bsg_assembler.v:2001.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2001$1128
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2002$1127_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2001$1128_Y
  end
  attribute \src "verilog/bsg_assembler.v:2002.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2002$1127
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2003$1126_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2002$1127_Y
  end
  attribute \src "verilog/bsg_assembler.v:2003.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2003$1126
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2004$1125_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2003$1126_Y
  end
  attribute \src "verilog/bsg_assembler.v:2004.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2004$1125
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2005$1124_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2004$1125_Y
  end
  attribute \src "verilog/bsg_assembler.v:2005.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2005$1124
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2006$1123_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2005$1124_Y
  end
  attribute \src "verilog/bsg_assembler.v:2006.25-2006.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2006$1123
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__56_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2006$1123_Y
  end
  attribute \src "verilog/bsg_assembler.v:2007.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2007$1142
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2008$1141_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__55_
  end
  attribute \src "verilog/bsg_assembler.v:2008.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2008$1141
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2009$1140_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2008$1141_Y
  end
  attribute \src "verilog/bsg_assembler.v:2009.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2009$1140
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2010$1139_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2009$1140_Y
  end
  attribute \src "verilog/bsg_assembler.v:2010.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2010$1139
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2011$1138_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2010$1139_Y
  end
  attribute \src "verilog/bsg_assembler.v:2011.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2011$1138
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2012$1137_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2011$1138_Y
  end
  attribute \src "verilog/bsg_assembler.v:2012.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2012$1137
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2013$1136_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2012$1137_Y
  end
  attribute \src "verilog/bsg_assembler.v:2013.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2013$1136
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2014$1135_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2013$1136_Y
  end
  attribute \src "verilog/bsg_assembler.v:2014.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2014$1135
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2015$1134_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2014$1135_Y
  end
  attribute \src "verilog/bsg_assembler.v:2015.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2015$1134
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2016$1133_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2015$1134_Y
  end
  attribute \src "verilog/bsg_assembler.v:2016.25-2016.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2016$1133
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__55_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2016$1133_Y
  end
  attribute \src "verilog/bsg_assembler.v:2017.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2017$1152
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2018$1151_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__54_
  end
  attribute \src "verilog/bsg_assembler.v:2018.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2018$1151
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2019$1150_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2018$1151_Y
  end
  attribute \src "verilog/bsg_assembler.v:2019.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2019$1150
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2020$1149_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2019$1150_Y
  end
  attribute \src "verilog/bsg_assembler.v:2020.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2020$1149
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2021$1148_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2020$1149_Y
  end
  attribute \src "verilog/bsg_assembler.v:2021.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2021$1148
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2022$1147_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2021$1148_Y
  end
  attribute \src "verilog/bsg_assembler.v:2022.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2022$1147
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2023$1146_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2022$1147_Y
  end
  attribute \src "verilog/bsg_assembler.v:2023.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2023$1146
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2024$1145_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2023$1146_Y
  end
  attribute \src "verilog/bsg_assembler.v:2024.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2024$1145
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2025$1144_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2024$1145_Y
  end
  attribute \src "verilog/bsg_assembler.v:2025.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2025$1144
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2026$1143_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2025$1144_Y
  end
  attribute \src "verilog/bsg_assembler.v:2026.25-2026.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2026$1143
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__54_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2026$1143_Y
  end
  attribute \src "verilog/bsg_assembler.v:2027.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2027$1162
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2028$1161_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__53_
  end
  attribute \src "verilog/bsg_assembler.v:2028.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2028$1161
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2029$1160_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2028$1161_Y
  end
  attribute \src "verilog/bsg_assembler.v:2029.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2029$1160
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2030$1159_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2029$1160_Y
  end
  attribute \src "verilog/bsg_assembler.v:2030.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2030$1159
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2031$1158_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2030$1159_Y
  end
  attribute \src "verilog/bsg_assembler.v:2031.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2031$1158
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2032$1157_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2031$1158_Y
  end
  attribute \src "verilog/bsg_assembler.v:2032.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2032$1157
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2033$1156_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2032$1157_Y
  end
  attribute \src "verilog/bsg_assembler.v:2033.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2033$1156
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2034$1155_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2033$1156_Y
  end
  attribute \src "verilog/bsg_assembler.v:2034.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2034$1155
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2035$1154_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2034$1155_Y
  end
  attribute \src "verilog/bsg_assembler.v:2035.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2035$1154
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2036$1153_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2035$1154_Y
  end
  attribute \src "verilog/bsg_assembler.v:2036.25-2036.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2036$1153
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__53_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2036$1153_Y
  end
  attribute \src "verilog/bsg_assembler.v:2037.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2037$1172
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2038$1171_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__52_
  end
  attribute \src "verilog/bsg_assembler.v:2038.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2038$1171
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2039$1170_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2038$1171_Y
  end
  attribute \src "verilog/bsg_assembler.v:2039.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2039$1170
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2040$1169_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2039$1170_Y
  end
  attribute \src "verilog/bsg_assembler.v:2040.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2040$1169
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2041$1168_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2040$1169_Y
  end
  attribute \src "verilog/bsg_assembler.v:2041.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2041$1168
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2042$1167_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2041$1168_Y
  end
  attribute \src "verilog/bsg_assembler.v:2042.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2042$1167
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2043$1166_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2042$1167_Y
  end
  attribute \src "verilog/bsg_assembler.v:2043.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2043$1166
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2044$1165_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2043$1166_Y
  end
  attribute \src "verilog/bsg_assembler.v:2044.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2044$1165
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2045$1164_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2044$1165_Y
  end
  attribute \src "verilog/bsg_assembler.v:2045.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2045$1164
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2046$1163_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2045$1164_Y
  end
  attribute \src "verilog/bsg_assembler.v:2046.25-2046.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2046$1163
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__52_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2046$1163_Y
  end
  attribute \src "verilog/bsg_assembler.v:2047.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2047$1182
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2048$1181_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__51_
  end
  attribute \src "verilog/bsg_assembler.v:2048.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2048$1181
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2049$1180_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2048$1181_Y
  end
  attribute \src "verilog/bsg_assembler.v:2049.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2049$1180
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2050$1179_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2049$1180_Y
  end
  attribute \src "verilog/bsg_assembler.v:2050.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2050$1179
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2051$1178_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2050$1179_Y
  end
  attribute \src "verilog/bsg_assembler.v:2051.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2051$1178
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2052$1177_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2051$1178_Y
  end
  attribute \src "verilog/bsg_assembler.v:2052.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2052$1177
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2053$1176_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2052$1177_Y
  end
  attribute \src "verilog/bsg_assembler.v:2053.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2053$1176
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2054$1175_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2053$1176_Y
  end
  attribute \src "verilog/bsg_assembler.v:2054.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2054$1175
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2055$1174_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2054$1175_Y
  end
  attribute \src "verilog/bsg_assembler.v:2055.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2055$1174
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2056$1173_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2055$1174_Y
  end
  attribute \src "verilog/bsg_assembler.v:2056.25-2056.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2056$1173
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__51_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2056$1173_Y
  end
  attribute \src "verilog/bsg_assembler.v:2057.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2057$1192
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2058$1191_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__50_
  end
  attribute \src "verilog/bsg_assembler.v:2058.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2058$1191
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2059$1190_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2058$1191_Y
  end
  attribute \src "verilog/bsg_assembler.v:2059.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2059$1190
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2060$1189_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2059$1190_Y
  end
  attribute \src "verilog/bsg_assembler.v:2060.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2060$1189
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2061$1188_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2060$1189_Y
  end
  attribute \src "verilog/bsg_assembler.v:2061.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2061$1188
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2062$1187_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2061$1188_Y
  end
  attribute \src "verilog/bsg_assembler.v:2062.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2062$1187
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2063$1186_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2062$1187_Y
  end
  attribute \src "verilog/bsg_assembler.v:2063.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2063$1186
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2064$1185_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2063$1186_Y
  end
  attribute \src "verilog/bsg_assembler.v:2064.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2064$1185
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2065$1184_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2064$1185_Y
  end
  attribute \src "verilog/bsg_assembler.v:2065.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2065$1184
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2066$1183_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2065$1184_Y
  end
  attribute \src "verilog/bsg_assembler.v:2066.25-2066.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2066$1183
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__50_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2066$1183_Y
  end
  attribute \src "verilog/bsg_assembler.v:2067.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2067$1202
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2068$1201_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__49_
  end
  attribute \src "verilog/bsg_assembler.v:2068.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2068$1201
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2069$1200_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2068$1201_Y
  end
  attribute \src "verilog/bsg_assembler.v:2069.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2069$1200
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2070$1199_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2069$1200_Y
  end
  attribute \src "verilog/bsg_assembler.v:2070.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2070$1199
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2071$1198_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2070$1199_Y
  end
  attribute \src "verilog/bsg_assembler.v:2071.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2071$1198
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2072$1197_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2071$1198_Y
  end
  attribute \src "verilog/bsg_assembler.v:2072.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2072$1197
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2073$1196_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2072$1197_Y
  end
  attribute \src "verilog/bsg_assembler.v:2073.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2073$1196
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2074$1195_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2073$1196_Y
  end
  attribute \src "verilog/bsg_assembler.v:2074.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2074$1195
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2075$1194_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2074$1195_Y
  end
  attribute \src "verilog/bsg_assembler.v:2075.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2075$1194
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2076$1193_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2075$1194_Y
  end
  attribute \src "verilog/bsg_assembler.v:2076.25-2076.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2076$1193
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__49_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2076$1193_Y
  end
  attribute \src "verilog/bsg_assembler.v:2077.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2077$1212
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2078$1211_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__48_
  end
  attribute \src "verilog/bsg_assembler.v:2078.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2078$1211
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2079$1210_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2078$1211_Y
  end
  attribute \src "verilog/bsg_assembler.v:2079.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2079$1210
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2080$1209_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2079$1210_Y
  end
  attribute \src "verilog/bsg_assembler.v:2080.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2080$1209
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2081$1208_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2080$1209_Y
  end
  attribute \src "verilog/bsg_assembler.v:2081.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2081$1208
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2082$1207_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2081$1208_Y
  end
  attribute \src "verilog/bsg_assembler.v:2082.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2082$1207
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2083$1206_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2082$1207_Y
  end
  attribute \src "verilog/bsg_assembler.v:2083.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2083$1206
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2084$1205_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2083$1206_Y
  end
  attribute \src "verilog/bsg_assembler.v:2084.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2084$1205
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2085$1204_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2084$1205_Y
  end
  attribute \src "verilog/bsg_assembler.v:2085.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2085$1204
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2086$1203_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2085$1204_Y
  end
  attribute \src "verilog/bsg_assembler.v:2086.25-2086.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2086$1203
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__48_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2086$1203_Y
  end
  attribute \src "verilog/bsg_assembler.v:2087.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2087$1222
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2088$1221_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__47_
  end
  attribute \src "verilog/bsg_assembler.v:2088.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2088$1221
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2089$1220_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2088$1221_Y
  end
  attribute \src "verilog/bsg_assembler.v:2089.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2089$1220
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2090$1219_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2089$1220_Y
  end
  attribute \src "verilog/bsg_assembler.v:2090.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2090$1219
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2091$1218_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2090$1219_Y
  end
  attribute \src "verilog/bsg_assembler.v:2091.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2091$1218
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2092$1217_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2091$1218_Y
  end
  attribute \src "verilog/bsg_assembler.v:2092.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2092$1217
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2093$1216_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2092$1217_Y
  end
  attribute \src "verilog/bsg_assembler.v:2093.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2093$1216
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2094$1215_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2093$1216_Y
  end
  attribute \src "verilog/bsg_assembler.v:2094.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2094$1215
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2095$1214_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2094$1215_Y
  end
  attribute \src "verilog/bsg_assembler.v:2095.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2095$1214
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2096$1213_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2095$1214_Y
  end
  attribute \src "verilog/bsg_assembler.v:2096.25-2096.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2096$1213
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__47_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2096$1213_Y
  end
  attribute \src "verilog/bsg_assembler.v:2097.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2097$1232
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2098$1231_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__46_
  end
  attribute \src "verilog/bsg_assembler.v:2098.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2098$1231
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2099$1230_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2098$1231_Y
  end
  attribute \src "verilog/bsg_assembler.v:2099.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2099$1230
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2100$1229_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2099$1230_Y
  end
  attribute \src "verilog/bsg_assembler.v:2100.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2100$1229
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2101$1228_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2100$1229_Y
  end
  attribute \src "verilog/bsg_assembler.v:2101.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2101$1228
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2102$1227_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2101$1228_Y
  end
  attribute \src "verilog/bsg_assembler.v:2102.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2102$1227
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2103$1226_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2102$1227_Y
  end
  attribute \src "verilog/bsg_assembler.v:2103.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2103$1226
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2104$1225_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2103$1226_Y
  end
  attribute \src "verilog/bsg_assembler.v:2104.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2104$1225
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2105$1224_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2104$1225_Y
  end
  attribute \src "verilog/bsg_assembler.v:2105.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2105$1224
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2106$1223_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2105$1224_Y
  end
  attribute \src "verilog/bsg_assembler.v:2106.25-2106.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2106$1223
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__46_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2106$1223_Y
  end
  attribute \src "verilog/bsg_assembler.v:2107.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2107$1242
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2108$1241_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__45_
  end
  attribute \src "verilog/bsg_assembler.v:2108.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2108$1241
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2109$1240_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2108$1241_Y
  end
  attribute \src "verilog/bsg_assembler.v:2109.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2109$1240
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2110$1239_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2109$1240_Y
  end
  attribute \src "verilog/bsg_assembler.v:2110.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2110$1239
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2111$1238_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2110$1239_Y
  end
  attribute \src "verilog/bsg_assembler.v:2111.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2111$1238
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2112$1237_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2111$1238_Y
  end
  attribute \src "verilog/bsg_assembler.v:2112.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2112$1237
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2113$1236_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2112$1237_Y
  end
  attribute \src "verilog/bsg_assembler.v:2113.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2113$1236
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2114$1235_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2113$1236_Y
  end
  attribute \src "verilog/bsg_assembler.v:2114.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2114$1235
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2115$1234_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2114$1235_Y
  end
  attribute \src "verilog/bsg_assembler.v:2115.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2115$1234
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2116$1233_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2115$1234_Y
  end
  attribute \src "verilog/bsg_assembler.v:2116.25-2116.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2116$1233
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__45_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2116$1233_Y
  end
  attribute \src "verilog/bsg_assembler.v:2117.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2117$1252
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2118$1251_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__44_
  end
  attribute \src "verilog/bsg_assembler.v:2118.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2118$1251
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2119$1250_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2118$1251_Y
  end
  attribute \src "verilog/bsg_assembler.v:2119.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2119$1250
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2120$1249_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2119$1250_Y
  end
  attribute \src "verilog/bsg_assembler.v:2120.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2120$1249
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2121$1248_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2120$1249_Y
  end
  attribute \src "verilog/bsg_assembler.v:2121.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2121$1248
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2122$1247_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2121$1248_Y
  end
  attribute \src "verilog/bsg_assembler.v:2122.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2122$1247
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2123$1246_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2122$1247_Y
  end
  attribute \src "verilog/bsg_assembler.v:2123.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2123$1246
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2124$1245_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2123$1246_Y
  end
  attribute \src "verilog/bsg_assembler.v:2124.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2124$1245
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2125$1244_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2124$1245_Y
  end
  attribute \src "verilog/bsg_assembler.v:2125.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2125$1244
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2126$1243_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2125$1244_Y
  end
  attribute \src "verilog/bsg_assembler.v:2126.25-2126.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2126$1243
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__44_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2126$1243_Y
  end
  attribute \src "verilog/bsg_assembler.v:2127.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2127$1262
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2128$1261_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__43_
  end
  attribute \src "verilog/bsg_assembler.v:2128.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2128$1261
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2129$1260_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2128$1261_Y
  end
  attribute \src "verilog/bsg_assembler.v:2129.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2129$1260
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2130$1259_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2129$1260_Y
  end
  attribute \src "verilog/bsg_assembler.v:2130.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2130$1259
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2131$1258_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2130$1259_Y
  end
  attribute \src "verilog/bsg_assembler.v:2131.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2131$1258
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2132$1257_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2131$1258_Y
  end
  attribute \src "verilog/bsg_assembler.v:2132.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2132$1257
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2133$1256_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2132$1257_Y
  end
  attribute \src "verilog/bsg_assembler.v:2133.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2133$1256
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2134$1255_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2133$1256_Y
  end
  attribute \src "verilog/bsg_assembler.v:2134.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2134$1255
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2135$1254_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2134$1255_Y
  end
  attribute \src "verilog/bsg_assembler.v:2135.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2135$1254
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2136$1253_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2135$1254_Y
  end
  attribute \src "verilog/bsg_assembler.v:2136.25-2136.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2136$1253
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__43_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2136$1253_Y
  end
  attribute \src "verilog/bsg_assembler.v:2137.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2137$1272
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2138$1271_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__42_
  end
  attribute \src "verilog/bsg_assembler.v:2138.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2138$1271
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2139$1270_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2138$1271_Y
  end
  attribute \src "verilog/bsg_assembler.v:2139.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2139$1270
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2140$1269_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2139$1270_Y
  end
  attribute \src "verilog/bsg_assembler.v:2140.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2140$1269
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2141$1268_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2140$1269_Y
  end
  attribute \src "verilog/bsg_assembler.v:2141.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2141$1268
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2142$1267_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2141$1268_Y
  end
  attribute \src "verilog/bsg_assembler.v:2142.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2142$1267
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2143$1266_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2142$1267_Y
  end
  attribute \src "verilog/bsg_assembler.v:2143.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2143$1266
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2144$1265_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2143$1266_Y
  end
  attribute \src "verilog/bsg_assembler.v:2144.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2144$1265
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2145$1264_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2144$1265_Y
  end
  attribute \src "verilog/bsg_assembler.v:2145.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2145$1264
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2146$1263_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2145$1264_Y
  end
  attribute \src "verilog/bsg_assembler.v:2146.25-2146.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2146$1263
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__42_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2146$1263_Y
  end
  attribute \src "verilog/bsg_assembler.v:2147.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2147$1282
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2148$1281_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__41_
  end
  attribute \src "verilog/bsg_assembler.v:2148.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2148$1281
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2149$1280_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2148$1281_Y
  end
  attribute \src "verilog/bsg_assembler.v:2149.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2149$1280
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2150$1279_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2149$1280_Y
  end
  attribute \src "verilog/bsg_assembler.v:2150.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2150$1279
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2151$1278_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2150$1279_Y
  end
  attribute \src "verilog/bsg_assembler.v:2151.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2151$1278
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2152$1277_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2151$1278_Y
  end
  attribute \src "verilog/bsg_assembler.v:2152.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2152$1277
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2153$1276_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2152$1277_Y
  end
  attribute \src "verilog/bsg_assembler.v:2153.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2153$1276
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2154$1275_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2153$1276_Y
  end
  attribute \src "verilog/bsg_assembler.v:2154.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2154$1275
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2155$1274_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2154$1275_Y
  end
  attribute \src "verilog/bsg_assembler.v:2155.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2155$1274
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2156$1273_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2155$1274_Y
  end
  attribute \src "verilog/bsg_assembler.v:2156.25-2156.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2156$1273
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__41_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2156$1273_Y
  end
  attribute \src "verilog/bsg_assembler.v:2157.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2157$1292
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2158$1291_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__40_
  end
  attribute \src "verilog/bsg_assembler.v:2158.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2158$1291
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2159$1290_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2158$1291_Y
  end
  attribute \src "verilog/bsg_assembler.v:2159.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2159$1290
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2160$1289_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2159$1290_Y
  end
  attribute \src "verilog/bsg_assembler.v:2160.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2160$1289
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2161$1288_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2160$1289_Y
  end
  attribute \src "verilog/bsg_assembler.v:2161.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2161$1288
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2162$1287_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2161$1288_Y
  end
  attribute \src "verilog/bsg_assembler.v:2162.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2162$1287
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2163$1286_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2162$1287_Y
  end
  attribute \src "verilog/bsg_assembler.v:2163.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2163$1286
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2164$1285_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2163$1286_Y
  end
  attribute \src "verilog/bsg_assembler.v:2164.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2164$1285
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2165$1284_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2164$1285_Y
  end
  attribute \src "verilog/bsg_assembler.v:2165.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2165$1284
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2166$1283_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2165$1284_Y
  end
  attribute \src "verilog/bsg_assembler.v:2166.25-2166.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2166$1283
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__40_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2166$1283_Y
  end
  attribute \src "verilog/bsg_assembler.v:2167.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2167$1302
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2168$1301_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__39_
  end
  attribute \src "verilog/bsg_assembler.v:2168.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2168$1301
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2169$1300_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2168$1301_Y
  end
  attribute \src "verilog/bsg_assembler.v:2169.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2169$1300
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2170$1299_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2169$1300_Y
  end
  attribute \src "verilog/bsg_assembler.v:2170.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2170$1299
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2171$1298_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2170$1299_Y
  end
  attribute \src "verilog/bsg_assembler.v:2171.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2171$1298
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2172$1297_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2171$1298_Y
  end
  attribute \src "verilog/bsg_assembler.v:2172.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2172$1297
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2173$1296_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2172$1297_Y
  end
  attribute \src "verilog/bsg_assembler.v:2173.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2173$1296
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2174$1295_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2173$1296_Y
  end
  attribute \src "verilog/bsg_assembler.v:2174.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2174$1295
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2175$1294_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2174$1295_Y
  end
  attribute \src "verilog/bsg_assembler.v:2175.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2175$1294
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2176$1293_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2175$1294_Y
  end
  attribute \src "verilog/bsg_assembler.v:2176.25-2176.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2176$1293
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__39_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2176$1293_Y
  end
  attribute \src "verilog/bsg_assembler.v:2177.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2177$1312
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2178$1311_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__38_
  end
  attribute \src "verilog/bsg_assembler.v:2178.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2178$1311
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2179$1310_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2178$1311_Y
  end
  attribute \src "verilog/bsg_assembler.v:2179.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2179$1310
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2180$1309_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2179$1310_Y
  end
  attribute \src "verilog/bsg_assembler.v:2180.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2180$1309
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2181$1308_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2180$1309_Y
  end
  attribute \src "verilog/bsg_assembler.v:2181.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2181$1308
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2182$1307_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2181$1308_Y
  end
  attribute \src "verilog/bsg_assembler.v:2182.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2182$1307
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2183$1306_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2182$1307_Y
  end
  attribute \src "verilog/bsg_assembler.v:2183.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2183$1306
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2184$1305_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2183$1306_Y
  end
  attribute \src "verilog/bsg_assembler.v:2184.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2184$1305
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2185$1304_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2184$1305_Y
  end
  attribute \src "verilog/bsg_assembler.v:2185.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2185$1304
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2186$1303_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2185$1304_Y
  end
  attribute \src "verilog/bsg_assembler.v:2186.25-2186.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2186$1303
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__38_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2186$1303_Y
  end
  attribute \src "verilog/bsg_assembler.v:2187.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2187$1322
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2188$1321_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__37_
  end
  attribute \src "verilog/bsg_assembler.v:2188.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2188$1321
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2189$1320_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2188$1321_Y
  end
  attribute \src "verilog/bsg_assembler.v:2189.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2189$1320
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2190$1319_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2189$1320_Y
  end
  attribute \src "verilog/bsg_assembler.v:2190.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2190$1319
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2191$1318_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2190$1319_Y
  end
  attribute \src "verilog/bsg_assembler.v:2191.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2191$1318
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2192$1317_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2191$1318_Y
  end
  attribute \src "verilog/bsg_assembler.v:2192.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2192$1317
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2193$1316_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2192$1317_Y
  end
  attribute \src "verilog/bsg_assembler.v:2193.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2193$1316
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2194$1315_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2193$1316_Y
  end
  attribute \src "verilog/bsg_assembler.v:2194.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2194$1315
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2195$1314_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2194$1315_Y
  end
  attribute \src "verilog/bsg_assembler.v:2195.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2195$1314
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2196$1313_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2195$1314_Y
  end
  attribute \src "verilog/bsg_assembler.v:2196.25-2196.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2196$1313
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__37_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2196$1313_Y
  end
  attribute \src "verilog/bsg_assembler.v:2197.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2197$1332
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2198$1331_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__36_
  end
  attribute \src "verilog/bsg_assembler.v:2198.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2198$1331
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2199$1330_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2198$1331_Y
  end
  attribute \src "verilog/bsg_assembler.v:2199.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2199$1330
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2200$1329_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2199$1330_Y
  end
  attribute \src "verilog/bsg_assembler.v:2200.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2200$1329
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2201$1328_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2200$1329_Y
  end
  attribute \src "verilog/bsg_assembler.v:2201.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2201$1328
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2202$1327_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2201$1328_Y
  end
  attribute \src "verilog/bsg_assembler.v:2202.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2202$1327
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2203$1326_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2202$1327_Y
  end
  attribute \src "verilog/bsg_assembler.v:2203.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2203$1326
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2204$1325_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2203$1326_Y
  end
  attribute \src "verilog/bsg_assembler.v:2204.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2204$1325
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2205$1324_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2204$1325_Y
  end
  attribute \src "verilog/bsg_assembler.v:2205.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2205$1324
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2206$1323_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2205$1324_Y
  end
  attribute \src "verilog/bsg_assembler.v:2206.25-2206.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2206$1323
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__36_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2206$1323_Y
  end
  attribute \src "verilog/bsg_assembler.v:2207.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2207$1342
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2208$1341_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__35_
  end
  attribute \src "verilog/bsg_assembler.v:2208.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2208$1341
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2209$1340_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2208$1341_Y
  end
  attribute \src "verilog/bsg_assembler.v:2209.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2209$1340
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2210$1339_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2209$1340_Y
  end
  attribute \src "verilog/bsg_assembler.v:2210.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2210$1339
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2211$1338_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2210$1339_Y
  end
  attribute \src "verilog/bsg_assembler.v:2211.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2211$1338
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2212$1337_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2211$1338_Y
  end
  attribute \src "verilog/bsg_assembler.v:2212.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2212$1337
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2213$1336_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2212$1337_Y
  end
  attribute \src "verilog/bsg_assembler.v:2213.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2213$1336
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2214$1335_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2213$1336_Y
  end
  attribute \src "verilog/bsg_assembler.v:2214.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2214$1335
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2215$1334_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2214$1335_Y
  end
  attribute \src "verilog/bsg_assembler.v:2215.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2215$1334
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2216$1333_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2215$1334_Y
  end
  attribute \src "verilog/bsg_assembler.v:2216.25-2216.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2216$1333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__35_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2216$1333_Y
  end
  attribute \src "verilog/bsg_assembler.v:2217.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2217$1352
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2218$1351_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__34_
  end
  attribute \src "verilog/bsg_assembler.v:2218.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2218$1351
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2219$1350_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2218$1351_Y
  end
  attribute \src "verilog/bsg_assembler.v:2219.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2219$1350
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2220$1349_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2219$1350_Y
  end
  attribute \src "verilog/bsg_assembler.v:2220.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2220$1349
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2221$1348_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2220$1349_Y
  end
  attribute \src "verilog/bsg_assembler.v:2221.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2221$1348
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2222$1347_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2221$1348_Y
  end
  attribute \src "verilog/bsg_assembler.v:2222.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2222$1347
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2223$1346_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2222$1347_Y
  end
  attribute \src "verilog/bsg_assembler.v:2223.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2223$1346
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2224$1345_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2223$1346_Y
  end
  attribute \src "verilog/bsg_assembler.v:2224.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2224$1345
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2225$1344_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2224$1345_Y
  end
  attribute \src "verilog/bsg_assembler.v:2225.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2225$1344
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2226$1343_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2225$1344_Y
  end
  attribute \src "verilog/bsg_assembler.v:2226.25-2226.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2226$1343
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__34_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2226$1343_Y
  end
  attribute \src "verilog/bsg_assembler.v:2227.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2227$1362
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2228$1361_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__33_
  end
  attribute \src "verilog/bsg_assembler.v:2228.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2228$1361
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2229$1360_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2228$1361_Y
  end
  attribute \src "verilog/bsg_assembler.v:2229.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2229$1360
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2230$1359_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2229$1360_Y
  end
  attribute \src "verilog/bsg_assembler.v:2230.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2230$1359
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2231$1358_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2230$1359_Y
  end
  attribute \src "verilog/bsg_assembler.v:2231.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2231$1358
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2232$1357_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2231$1358_Y
  end
  attribute \src "verilog/bsg_assembler.v:2232.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2232$1357
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2233$1356_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2232$1357_Y
  end
  attribute \src "verilog/bsg_assembler.v:2233.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2233$1356
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2234$1355_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2233$1356_Y
  end
  attribute \src "verilog/bsg_assembler.v:2234.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2234$1355
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2235$1354_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2234$1355_Y
  end
  attribute \src "verilog/bsg_assembler.v:2235.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2235$1354
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2236$1353_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2235$1354_Y
  end
  attribute \src "verilog/bsg_assembler.v:2236.25-2236.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2236$1353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__33_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2236$1353_Y
  end
  attribute \src "verilog/bsg_assembler.v:2237.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2237$1372
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2238$1371_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__32_
  end
  attribute \src "verilog/bsg_assembler.v:2238.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2238$1371
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2239$1370_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2238$1371_Y
  end
  attribute \src "verilog/bsg_assembler.v:2239.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2239$1370
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2240$1369_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2239$1370_Y
  end
  attribute \src "verilog/bsg_assembler.v:2240.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2240$1369
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2241$1368_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2240$1369_Y
  end
  attribute \src "verilog/bsg_assembler.v:2241.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2241$1368
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2242$1367_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2241$1368_Y
  end
  attribute \src "verilog/bsg_assembler.v:2242.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2242$1367
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2243$1366_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2242$1367_Y
  end
  attribute \src "verilog/bsg_assembler.v:2243.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2243$1366
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2244$1365_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2243$1366_Y
  end
  attribute \src "verilog/bsg_assembler.v:2244.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2244$1365
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2245$1364_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2244$1365_Y
  end
  attribute \src "verilog/bsg_assembler.v:2245.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2245$1364
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2246$1363_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2245$1364_Y
  end
  attribute \src "verilog/bsg_assembler.v:2246.25-2246.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2246$1363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__32_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2246$1363_Y
  end
  attribute \src "verilog/bsg_assembler.v:2247.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2247$1382
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2248$1381_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__31_
  end
  attribute \src "verilog/bsg_assembler.v:2248.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2248$1381
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2249$1380_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2248$1381_Y
  end
  attribute \src "verilog/bsg_assembler.v:2249.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2249$1380
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2250$1379_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2249$1380_Y
  end
  attribute \src "verilog/bsg_assembler.v:2250.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2250$1379
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2251$1378_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2250$1379_Y
  end
  attribute \src "verilog/bsg_assembler.v:2251.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2251$1378
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2252$1377_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2251$1378_Y
  end
  attribute \src "verilog/bsg_assembler.v:2252.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2252$1377
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2253$1376_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2252$1377_Y
  end
  attribute \src "verilog/bsg_assembler.v:2253.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2253$1376
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2254$1375_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2253$1376_Y
  end
  attribute \src "verilog/bsg_assembler.v:2254.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2254$1375
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2255$1374_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2254$1375_Y
  end
  attribute \src "verilog/bsg_assembler.v:2255.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2255$1374
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2256$1373_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2255$1374_Y
  end
  attribute \src "verilog/bsg_assembler.v:2256.25-2256.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2256$1373
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__31_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2256$1373_Y
  end
  attribute \src "verilog/bsg_assembler.v:2257.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2257$1392
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2258$1391_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__30_
  end
  attribute \src "verilog/bsg_assembler.v:2258.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2258$1391
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2259$1390_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2258$1391_Y
  end
  attribute \src "verilog/bsg_assembler.v:2259.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2259$1390
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2260$1389_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2259$1390_Y
  end
  attribute \src "verilog/bsg_assembler.v:2260.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2260$1389
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2261$1388_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2260$1389_Y
  end
  attribute \src "verilog/bsg_assembler.v:2261.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2261$1388
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2262$1387_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2261$1388_Y
  end
  attribute \src "verilog/bsg_assembler.v:2262.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2262$1387
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2263$1386_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2262$1387_Y
  end
  attribute \src "verilog/bsg_assembler.v:2263.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2263$1386
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2264$1385_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2263$1386_Y
  end
  attribute \src "verilog/bsg_assembler.v:2264.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2264$1385
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2265$1384_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2264$1385_Y
  end
  attribute \src "verilog/bsg_assembler.v:2265.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2265$1384
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2266$1383_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2265$1384_Y
  end
  attribute \src "verilog/bsg_assembler.v:2266.25-2266.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2266$1383
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__30_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2266$1383_Y
  end
  attribute \src "verilog/bsg_assembler.v:2267.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2267$1402
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2268$1401_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__29_
  end
  attribute \src "verilog/bsg_assembler.v:2268.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2268$1401
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2269$1400_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2268$1401_Y
  end
  attribute \src "verilog/bsg_assembler.v:2269.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2269$1400
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2270$1399_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2269$1400_Y
  end
  attribute \src "verilog/bsg_assembler.v:2270.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2270$1399
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2271$1398_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2270$1399_Y
  end
  attribute \src "verilog/bsg_assembler.v:2271.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2271$1398
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2272$1397_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2271$1398_Y
  end
  attribute \src "verilog/bsg_assembler.v:2272.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2272$1397
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2273$1396_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2272$1397_Y
  end
  attribute \src "verilog/bsg_assembler.v:2273.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2273$1396
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2274$1395_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2273$1396_Y
  end
  attribute \src "verilog/bsg_assembler.v:2274.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2274$1395
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2275$1394_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2274$1395_Y
  end
  attribute \src "verilog/bsg_assembler.v:2275.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2275$1394
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2276$1393_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2275$1394_Y
  end
  attribute \src "verilog/bsg_assembler.v:2276.25-2276.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2276$1393
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__29_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2276$1393_Y
  end
  attribute \src "verilog/bsg_assembler.v:2277.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2277$1412
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2278$1411_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__28_
  end
  attribute \src "verilog/bsg_assembler.v:2278.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2278$1411
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2279$1410_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2278$1411_Y
  end
  attribute \src "verilog/bsg_assembler.v:2279.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2279$1410
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2280$1409_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2279$1410_Y
  end
  attribute \src "verilog/bsg_assembler.v:2280.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2280$1409
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2281$1408_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2280$1409_Y
  end
  attribute \src "verilog/bsg_assembler.v:2281.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2281$1408
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2282$1407_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2281$1408_Y
  end
  attribute \src "verilog/bsg_assembler.v:2282.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2282$1407
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2283$1406_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2282$1407_Y
  end
  attribute \src "verilog/bsg_assembler.v:2283.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2283$1406
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2284$1405_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2283$1406_Y
  end
  attribute \src "verilog/bsg_assembler.v:2284.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2284$1405
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2285$1404_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2284$1405_Y
  end
  attribute \src "verilog/bsg_assembler.v:2285.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2285$1404
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2286$1403_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2285$1404_Y
  end
  attribute \src "verilog/bsg_assembler.v:2286.25-2286.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2286$1403
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__28_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2286$1403_Y
  end
  attribute \src "verilog/bsg_assembler.v:2287.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2287$1422
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2288$1421_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__27_
  end
  attribute \src "verilog/bsg_assembler.v:2288.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2288$1421
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2289$1420_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2288$1421_Y
  end
  attribute \src "verilog/bsg_assembler.v:2289.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2289$1420
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2290$1419_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2289$1420_Y
  end
  attribute \src "verilog/bsg_assembler.v:2290.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2290$1419
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2291$1418_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2290$1419_Y
  end
  attribute \src "verilog/bsg_assembler.v:2291.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2291$1418
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2292$1417_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2291$1418_Y
  end
  attribute \src "verilog/bsg_assembler.v:2292.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2292$1417
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2293$1416_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2292$1417_Y
  end
  attribute \src "verilog/bsg_assembler.v:2293.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2293$1416
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2294$1415_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2293$1416_Y
  end
  attribute \src "verilog/bsg_assembler.v:2294.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2294$1415
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2295$1414_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2294$1415_Y
  end
  attribute \src "verilog/bsg_assembler.v:2295.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2295$1414
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2296$1413_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2295$1414_Y
  end
  attribute \src "verilog/bsg_assembler.v:2296.25-2296.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2296$1413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__27_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2296$1413_Y
  end
  attribute \src "verilog/bsg_assembler.v:2297.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2297$1432
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2298$1431_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__26_
  end
  attribute \src "verilog/bsg_assembler.v:2298.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2298$1431
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2299$1430_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2298$1431_Y
  end
  attribute \src "verilog/bsg_assembler.v:2299.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2299$1430
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2300$1429_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2299$1430_Y
  end
  attribute \src "verilog/bsg_assembler.v:2300.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2300$1429
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2301$1428_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2300$1429_Y
  end
  attribute \src "verilog/bsg_assembler.v:2301.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2301$1428
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2302$1427_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2301$1428_Y
  end
  attribute \src "verilog/bsg_assembler.v:2302.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2302$1427
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2303$1426_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2302$1427_Y
  end
  attribute \src "verilog/bsg_assembler.v:2303.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2303$1426
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2304$1425_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2303$1426_Y
  end
  attribute \src "verilog/bsg_assembler.v:2304.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2304$1425
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2305$1424_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2304$1425_Y
  end
  attribute \src "verilog/bsg_assembler.v:2305.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2305$1424
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2306$1423_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2305$1424_Y
  end
  attribute \src "verilog/bsg_assembler.v:2306.25-2306.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2306$1423
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__26_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2306$1423_Y
  end
  attribute \src "verilog/bsg_assembler.v:2307.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2307$1442
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2308$1441_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__25_
  end
  attribute \src "verilog/bsg_assembler.v:2308.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2308$1441
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2309$1440_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2308$1441_Y
  end
  attribute \src "verilog/bsg_assembler.v:2309.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2309$1440
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2310$1439_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2309$1440_Y
  end
  attribute \src "verilog/bsg_assembler.v:2310.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2310$1439
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2311$1438_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2310$1439_Y
  end
  attribute \src "verilog/bsg_assembler.v:2311.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2311$1438
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2312$1437_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2311$1438_Y
  end
  attribute \src "verilog/bsg_assembler.v:2312.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2312$1437
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2313$1436_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2312$1437_Y
  end
  attribute \src "verilog/bsg_assembler.v:2313.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2313$1436
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2314$1435_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2313$1436_Y
  end
  attribute \src "verilog/bsg_assembler.v:2314.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2314$1435
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2315$1434_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2314$1435_Y
  end
  attribute \src "verilog/bsg_assembler.v:2315.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2315$1434
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2316$1433_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2315$1434_Y
  end
  attribute \src "verilog/bsg_assembler.v:2316.25-2316.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2316$1433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__25_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2316$1433_Y
  end
  attribute \src "verilog/bsg_assembler.v:2317.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2317$1452
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2318$1451_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__24_
  end
  attribute \src "verilog/bsg_assembler.v:2318.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2318$1451
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2319$1450_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2318$1451_Y
  end
  attribute \src "verilog/bsg_assembler.v:2319.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2319$1450
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2320$1449_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2319$1450_Y
  end
  attribute \src "verilog/bsg_assembler.v:2320.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2320$1449
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2321$1448_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2320$1449_Y
  end
  attribute \src "verilog/bsg_assembler.v:2321.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2321$1448
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2322$1447_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2321$1448_Y
  end
  attribute \src "verilog/bsg_assembler.v:2322.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2322$1447
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2323$1446_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2322$1447_Y
  end
  attribute \src "verilog/bsg_assembler.v:2323.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2323$1446
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2324$1445_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2323$1446_Y
  end
  attribute \src "verilog/bsg_assembler.v:2324.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2324$1445
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2325$1444_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2324$1445_Y
  end
  attribute \src "verilog/bsg_assembler.v:2325.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2325$1444
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2326$1443_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2325$1444_Y
  end
  attribute \src "verilog/bsg_assembler.v:2326.25-2326.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2326$1443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__24_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2326$1443_Y
  end
  attribute \src "verilog/bsg_assembler.v:2327.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2327$1462
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2328$1461_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__23_
  end
  attribute \src "verilog/bsg_assembler.v:2328.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2328$1461
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2329$1460_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2328$1461_Y
  end
  attribute \src "verilog/bsg_assembler.v:2329.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2329$1460
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2330$1459_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2329$1460_Y
  end
  attribute \src "verilog/bsg_assembler.v:2330.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2330$1459
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2331$1458_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2330$1459_Y
  end
  attribute \src "verilog/bsg_assembler.v:2331.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2331$1458
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2332$1457_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2331$1458_Y
  end
  attribute \src "verilog/bsg_assembler.v:2332.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2332$1457
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2333$1456_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2332$1457_Y
  end
  attribute \src "verilog/bsg_assembler.v:2333.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2333$1456
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2334$1455_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2333$1456_Y
  end
  attribute \src "verilog/bsg_assembler.v:2334.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2334$1455
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2335$1454_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2334$1455_Y
  end
  attribute \src "verilog/bsg_assembler.v:2335.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2335$1454
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2336$1453_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2335$1454_Y
  end
  attribute \src "verilog/bsg_assembler.v:2336.25-2336.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2336$1453
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__23_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2336$1453_Y
  end
  attribute \src "verilog/bsg_assembler.v:2337.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2337$1472
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2338$1471_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__22_
  end
  attribute \src "verilog/bsg_assembler.v:2338.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2338$1471
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2339$1470_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2338$1471_Y
  end
  attribute \src "verilog/bsg_assembler.v:2339.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2339$1470
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2340$1469_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2339$1470_Y
  end
  attribute \src "verilog/bsg_assembler.v:2340.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2340$1469
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2341$1468_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2340$1469_Y
  end
  attribute \src "verilog/bsg_assembler.v:2341.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2341$1468
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2342$1467_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2341$1468_Y
  end
  attribute \src "verilog/bsg_assembler.v:2342.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2342$1467
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2343$1466_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2342$1467_Y
  end
  attribute \src "verilog/bsg_assembler.v:2343.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2343$1466
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2344$1465_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2343$1466_Y
  end
  attribute \src "verilog/bsg_assembler.v:2344.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2344$1465
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2345$1464_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2344$1465_Y
  end
  attribute \src "verilog/bsg_assembler.v:2345.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2345$1464
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2346$1463_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2345$1464_Y
  end
  attribute \src "verilog/bsg_assembler.v:2346.25-2346.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2346$1463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__22_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2346$1463_Y
  end
  attribute \src "verilog/bsg_assembler.v:2347.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2347$1482
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2348$1481_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__21_
  end
  attribute \src "verilog/bsg_assembler.v:2348.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2348$1481
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2349$1480_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2348$1481_Y
  end
  attribute \src "verilog/bsg_assembler.v:2349.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2349$1480
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2350$1479_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2349$1480_Y
  end
  attribute \src "verilog/bsg_assembler.v:2350.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2350$1479
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2351$1478_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2350$1479_Y
  end
  attribute \src "verilog/bsg_assembler.v:2351.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2351$1478
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2352$1477_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2351$1478_Y
  end
  attribute \src "verilog/bsg_assembler.v:2352.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2352$1477
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2353$1476_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2352$1477_Y
  end
  attribute \src "verilog/bsg_assembler.v:2353.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2353$1476
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2354$1475_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2353$1476_Y
  end
  attribute \src "verilog/bsg_assembler.v:2354.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2354$1475
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2355$1474_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2354$1475_Y
  end
  attribute \src "verilog/bsg_assembler.v:2355.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2355$1474
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2356$1473_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2355$1474_Y
  end
  attribute \src "verilog/bsg_assembler.v:2356.25-2356.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2356$1473
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__21_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2356$1473_Y
  end
  attribute \src "verilog/bsg_assembler.v:2357.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2357$1492
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2358$1491_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__20_
  end
  attribute \src "verilog/bsg_assembler.v:2358.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2358$1491
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2359$1490_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2358$1491_Y
  end
  attribute \src "verilog/bsg_assembler.v:2359.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2359$1490
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2360$1489_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2359$1490_Y
  end
  attribute \src "verilog/bsg_assembler.v:2360.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2360$1489
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2361$1488_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2360$1489_Y
  end
  attribute \src "verilog/bsg_assembler.v:2361.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2361$1488
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2362$1487_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2361$1488_Y
  end
  attribute \src "verilog/bsg_assembler.v:2362.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2362$1487
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2363$1486_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2362$1487_Y
  end
  attribute \src "verilog/bsg_assembler.v:2363.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2363$1486
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2364$1485_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2363$1486_Y
  end
  attribute \src "verilog/bsg_assembler.v:2364.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2364$1485
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2365$1484_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2364$1485_Y
  end
  attribute \src "verilog/bsg_assembler.v:2365.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2365$1484
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2366$1483_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2365$1484_Y
  end
  attribute \src "verilog/bsg_assembler.v:2366.25-2366.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2366$1483
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__20_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2366$1483_Y
  end
  attribute \src "verilog/bsg_assembler.v:2367.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2367$1502
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2368$1501_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__19_
  end
  attribute \src "verilog/bsg_assembler.v:2368.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2368$1501
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2369$1500_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2368$1501_Y
  end
  attribute \src "verilog/bsg_assembler.v:2369.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2369$1500
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2370$1499_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2369$1500_Y
  end
  attribute \src "verilog/bsg_assembler.v:2370.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2370$1499
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2371$1498_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2370$1499_Y
  end
  attribute \src "verilog/bsg_assembler.v:2371.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2371$1498
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2372$1497_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2371$1498_Y
  end
  attribute \src "verilog/bsg_assembler.v:2372.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2372$1497
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2373$1496_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2372$1497_Y
  end
  attribute \src "verilog/bsg_assembler.v:2373.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2373$1496
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2374$1495_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2373$1496_Y
  end
  attribute \src "verilog/bsg_assembler.v:2374.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2374$1495
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2375$1494_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2374$1495_Y
  end
  attribute \src "verilog/bsg_assembler.v:2375.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2375$1494
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2376$1493_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2375$1494_Y
  end
  attribute \src "verilog/bsg_assembler.v:2376.25-2376.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2376$1493
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__19_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2376$1493_Y
  end
  attribute \src "verilog/bsg_assembler.v:2377.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2377$1512
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2378$1511_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__18_
  end
  attribute \src "verilog/bsg_assembler.v:2378.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2378$1511
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2379$1510_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2378$1511_Y
  end
  attribute \src "verilog/bsg_assembler.v:2379.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2379$1510
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2380$1509_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2379$1510_Y
  end
  attribute \src "verilog/bsg_assembler.v:2380.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2380$1509
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2381$1508_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2380$1509_Y
  end
  attribute \src "verilog/bsg_assembler.v:2381.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2381$1508
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2382$1507_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2381$1508_Y
  end
  attribute \src "verilog/bsg_assembler.v:2382.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2382$1507
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2383$1506_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2382$1507_Y
  end
  attribute \src "verilog/bsg_assembler.v:2383.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2383$1506
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2384$1505_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2383$1506_Y
  end
  attribute \src "verilog/bsg_assembler.v:2384.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2384$1505
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2385$1504_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2384$1505_Y
  end
  attribute \src "verilog/bsg_assembler.v:2385.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2385$1504
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2386$1503_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2385$1504_Y
  end
  attribute \src "verilog/bsg_assembler.v:2386.25-2386.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2386$1503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__18_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2386$1503_Y
  end
  attribute \src "verilog/bsg_assembler.v:2387.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2387$1522
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2388$1521_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__17_
  end
  attribute \src "verilog/bsg_assembler.v:2388.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2388$1521
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2389$1520_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2388$1521_Y
  end
  attribute \src "verilog/bsg_assembler.v:2389.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2389$1520
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2390$1519_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2389$1520_Y
  end
  attribute \src "verilog/bsg_assembler.v:2390.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2390$1519
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2391$1518_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2390$1519_Y
  end
  attribute \src "verilog/bsg_assembler.v:2391.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2391$1518
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2392$1517_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2391$1518_Y
  end
  attribute \src "verilog/bsg_assembler.v:2392.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2392$1517
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2393$1516_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2392$1517_Y
  end
  attribute \src "verilog/bsg_assembler.v:2393.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2393$1516
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2394$1515_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2393$1516_Y
  end
  attribute \src "verilog/bsg_assembler.v:2394.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2394$1515
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2395$1514_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2394$1515_Y
  end
  attribute \src "verilog/bsg_assembler.v:2395.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2395$1514
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2396$1513_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2395$1514_Y
  end
  attribute \src "verilog/bsg_assembler.v:2396.25-2396.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2396$1513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__17_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2396$1513_Y
  end
  attribute \src "verilog/bsg_assembler.v:2397.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2397$1532
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2398$1531_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__16_
  end
  attribute \src "verilog/bsg_assembler.v:2398.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2398$1531
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2399$1530_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2398$1531_Y
  end
  attribute \src "verilog/bsg_assembler.v:2399.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2399$1530
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2400$1529_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2399$1530_Y
  end
  attribute \src "verilog/bsg_assembler.v:2400.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2400$1529
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2401$1528_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2400$1529_Y
  end
  attribute \src "verilog/bsg_assembler.v:2401.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2401$1528
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2402$1527_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2401$1528_Y
  end
  attribute \src "verilog/bsg_assembler.v:2402.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2402$1527
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2403$1526_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2402$1527_Y
  end
  attribute \src "verilog/bsg_assembler.v:2403.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2403$1526
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2404$1525_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2403$1526_Y
  end
  attribute \src "verilog/bsg_assembler.v:2404.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2404$1525
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2405$1524_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2404$1525_Y
  end
  attribute \src "verilog/bsg_assembler.v:2405.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2405$1524
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2406$1523_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2405$1524_Y
  end
  attribute \src "verilog/bsg_assembler.v:2406.25-2406.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2406$1523
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__16_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2406$1523_Y
  end
  attribute \src "verilog/bsg_assembler.v:2407.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2407$1542
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2408$1541_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__15_
  end
  attribute \src "verilog/bsg_assembler.v:2408.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2408$1541
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2409$1540_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2408$1541_Y
  end
  attribute \src "verilog/bsg_assembler.v:2409.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2409$1540
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2410$1539_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2409$1540_Y
  end
  attribute \src "verilog/bsg_assembler.v:2410.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2410$1539
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2411$1538_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2410$1539_Y
  end
  attribute \src "verilog/bsg_assembler.v:2411.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2411$1538
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2412$1537_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2411$1538_Y
  end
  attribute \src "verilog/bsg_assembler.v:2412.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2412$1537
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2413$1536_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2412$1537_Y
  end
  attribute \src "verilog/bsg_assembler.v:2413.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2413$1536
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2414$1535_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2413$1536_Y
  end
  attribute \src "verilog/bsg_assembler.v:2414.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2414$1535
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2415$1534_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2414$1535_Y
  end
  attribute \src "verilog/bsg_assembler.v:2415.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2415$1534
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2416$1533_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2415$1534_Y
  end
  attribute \src "verilog/bsg_assembler.v:2416.25-2416.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2416$1533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__15_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2416$1533_Y
  end
  attribute \src "verilog/bsg_assembler.v:2417.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2417$1552
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2418$1551_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__14_
  end
  attribute \src "verilog/bsg_assembler.v:2418.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2418$1551
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2419$1550_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2418$1551_Y
  end
  attribute \src "verilog/bsg_assembler.v:2419.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2419$1550
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2420$1549_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2419$1550_Y
  end
  attribute \src "verilog/bsg_assembler.v:2420.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2420$1549
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2421$1548_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2420$1549_Y
  end
  attribute \src "verilog/bsg_assembler.v:2421.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2421$1548
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2422$1547_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2421$1548_Y
  end
  attribute \src "verilog/bsg_assembler.v:2422.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2422$1547
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2423$1546_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2422$1547_Y
  end
  attribute \src "verilog/bsg_assembler.v:2423.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2423$1546
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2424$1545_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2423$1546_Y
  end
  attribute \src "verilog/bsg_assembler.v:2424.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2424$1545
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2425$1544_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2424$1545_Y
  end
  attribute \src "verilog/bsg_assembler.v:2425.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2425$1544
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2426$1543_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2425$1544_Y
  end
  attribute \src "verilog/bsg_assembler.v:2426.25-2426.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2426$1543
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__14_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2426$1543_Y
  end
  attribute \src "verilog/bsg_assembler.v:2427.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2427$1562
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2428$1561_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__13_
  end
  attribute \src "verilog/bsg_assembler.v:2428.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2428$1561
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2429$1560_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2428$1561_Y
  end
  attribute \src "verilog/bsg_assembler.v:2429.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2429$1560
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2430$1559_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2429$1560_Y
  end
  attribute \src "verilog/bsg_assembler.v:2430.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2430$1559
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2431$1558_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2430$1559_Y
  end
  attribute \src "verilog/bsg_assembler.v:2431.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2431$1558
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2432$1557_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2431$1558_Y
  end
  attribute \src "verilog/bsg_assembler.v:2432.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2432$1557
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2433$1556_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2432$1557_Y
  end
  attribute \src "verilog/bsg_assembler.v:2433.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2433$1556
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2434$1555_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2433$1556_Y
  end
  attribute \src "verilog/bsg_assembler.v:2434.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2434$1555
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2435$1554_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2434$1555_Y
  end
  attribute \src "verilog/bsg_assembler.v:2435.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2435$1554
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2436$1553_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2435$1554_Y
  end
  attribute \src "verilog/bsg_assembler.v:2436.25-2436.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2436$1553
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__13_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2436$1553_Y
  end
  attribute \src "verilog/bsg_assembler.v:2437.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2437$1572
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2438$1571_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__12_
  end
  attribute \src "verilog/bsg_assembler.v:2438.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2438$1571
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2439$1570_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2438$1571_Y
  end
  attribute \src "verilog/bsg_assembler.v:2439.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2439$1570
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2440$1569_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2439$1570_Y
  end
  attribute \src "verilog/bsg_assembler.v:2440.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2440$1569
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2441$1568_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2440$1569_Y
  end
  attribute \src "verilog/bsg_assembler.v:2441.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2441$1568
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2442$1567_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2441$1568_Y
  end
  attribute \src "verilog/bsg_assembler.v:2442.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2442$1567
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2443$1566_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2442$1567_Y
  end
  attribute \src "verilog/bsg_assembler.v:2443.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2443$1566
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2444$1565_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2443$1566_Y
  end
  attribute \src "verilog/bsg_assembler.v:2444.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2444$1565
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2445$1564_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2444$1565_Y
  end
  attribute \src "verilog/bsg_assembler.v:2445.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2445$1564
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2446$1563_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2445$1564_Y
  end
  attribute \src "verilog/bsg_assembler.v:2446.25-2446.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2446$1563
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__12_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2446$1563_Y
  end
  attribute \src "verilog/bsg_assembler.v:2447.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2447$1582
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2448$1581_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__11_
  end
  attribute \src "verilog/bsg_assembler.v:2448.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2448$1581
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2449$1580_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2448$1581_Y
  end
  attribute \src "verilog/bsg_assembler.v:2449.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2449$1580
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2450$1579_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2449$1580_Y
  end
  attribute \src "verilog/bsg_assembler.v:2450.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2450$1579
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2451$1578_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2450$1579_Y
  end
  attribute \src "verilog/bsg_assembler.v:2451.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2451$1578
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2452$1577_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2451$1578_Y
  end
  attribute \src "verilog/bsg_assembler.v:2452.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2452$1577
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2453$1576_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2452$1577_Y
  end
  attribute \src "verilog/bsg_assembler.v:2453.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2453$1576
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2454$1575_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2453$1576_Y
  end
  attribute \src "verilog/bsg_assembler.v:2454.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2454$1575
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2455$1574_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2454$1575_Y
  end
  attribute \src "verilog/bsg_assembler.v:2455.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2455$1574
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2456$1573_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2455$1574_Y
  end
  attribute \src "verilog/bsg_assembler.v:2456.25-2456.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2456$1573
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__11_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2456$1573_Y
  end
  attribute \src "verilog/bsg_assembler.v:2457.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2457$1592
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2458$1591_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__10_
  end
  attribute \src "verilog/bsg_assembler.v:2458.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2458$1591
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2459$1590_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2458$1591_Y
  end
  attribute \src "verilog/bsg_assembler.v:2459.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2459$1590
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2460$1589_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2459$1590_Y
  end
  attribute \src "verilog/bsg_assembler.v:2460.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2460$1589
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2461$1588_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2460$1589_Y
  end
  attribute \src "verilog/bsg_assembler.v:2461.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2461$1588
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2462$1587_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2461$1588_Y
  end
  attribute \src "verilog/bsg_assembler.v:2462.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2462$1587
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2463$1586_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2462$1587_Y
  end
  attribute \src "verilog/bsg_assembler.v:2463.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2463$1586
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2464$1585_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2463$1586_Y
  end
  attribute \src "verilog/bsg_assembler.v:2464.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2464$1585
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2465$1584_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2464$1585_Y
  end
  attribute \src "verilog/bsg_assembler.v:2465.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2465$1584
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2466$1583_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2465$1584_Y
  end
  attribute \src "verilog/bsg_assembler.v:2466.25-2466.55"
  cell $mux $ternary$verilog/bsg_assembler.v:2466$1583
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__10_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2466$1583_Y
  end
  attribute \src "verilog/bsg_assembler.v:2467.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2467$1602
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2468$1601_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__9_
  end
  attribute \src "verilog/bsg_assembler.v:2468.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2468$1601
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2469$1600_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2468$1601_Y
  end
  attribute \src "verilog/bsg_assembler.v:2469.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2469$1600
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2470$1599_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2469$1600_Y
  end
  attribute \src "verilog/bsg_assembler.v:2470.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2470$1599
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2471$1598_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2470$1599_Y
  end
  attribute \src "verilog/bsg_assembler.v:2471.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2471$1598
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2472$1597_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2471$1598_Y
  end
  attribute \src "verilog/bsg_assembler.v:2472.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2472$1597
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2473$1596_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2472$1597_Y
  end
  attribute \src "verilog/bsg_assembler.v:2473.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2473$1596
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2474$1595_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2473$1596_Y
  end
  attribute \src "verilog/bsg_assembler.v:2474.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2474$1595
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2475$1594_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2474$1595_Y
  end
  attribute \src "verilog/bsg_assembler.v:2475.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2475$1594
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2476$1593_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2475$1594_Y
  end
  attribute \src "verilog/bsg_assembler.v:2476.24-2476.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2476$1593
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__9_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2476$1593_Y
  end
  attribute \src "verilog/bsg_assembler.v:2477.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2477$1612
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2478$1611_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__8_
  end
  attribute \src "verilog/bsg_assembler.v:2478.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2478$1611
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2479$1610_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2478$1611_Y
  end
  attribute \src "verilog/bsg_assembler.v:2479.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2479$1610
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2480$1609_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2479$1610_Y
  end
  attribute \src "verilog/bsg_assembler.v:2480.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2480$1609
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2481$1608_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2480$1609_Y
  end
  attribute \src "verilog/bsg_assembler.v:2481.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2481$1608
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2482$1607_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2481$1608_Y
  end
  attribute \src "verilog/bsg_assembler.v:2482.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2482$1607
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2483$1606_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2482$1607_Y
  end
  attribute \src "verilog/bsg_assembler.v:2483.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2483$1606
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2484$1605_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2483$1606_Y
  end
  attribute \src "verilog/bsg_assembler.v:2484.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2484$1605
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2485$1604_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2484$1605_Y
  end
  attribute \src "verilog/bsg_assembler.v:2485.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2485$1604
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2486$1603_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2485$1604_Y
  end
  attribute \src "verilog/bsg_assembler.v:2486.24-2486.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2486$1603
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__8_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2486$1603_Y
  end
  attribute \src "verilog/bsg_assembler.v:2487.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2487$1622
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2488$1621_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__7_
  end
  attribute \src "verilog/bsg_assembler.v:2488.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2488$1621
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2489$1620_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2488$1621_Y
  end
  attribute \src "verilog/bsg_assembler.v:2489.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2489$1620
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2490$1619_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2489$1620_Y
  end
  attribute \src "verilog/bsg_assembler.v:2490.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2490$1619
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2491$1618_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2490$1619_Y
  end
  attribute \src "verilog/bsg_assembler.v:2491.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2491$1618
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2492$1617_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2491$1618_Y
  end
  attribute \src "verilog/bsg_assembler.v:2492.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2492$1617
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2493$1616_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2492$1617_Y
  end
  attribute \src "verilog/bsg_assembler.v:2493.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2493$1616
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2494$1615_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2493$1616_Y
  end
  attribute \src "verilog/bsg_assembler.v:2494.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2494$1615
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2495$1614_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2494$1615_Y
  end
  attribute \src "verilog/bsg_assembler.v:2495.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2495$1614
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2496$1613_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2495$1614_Y
  end
  attribute \src "verilog/bsg_assembler.v:2496.24-2496.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2496$1613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__7_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2496$1613_Y
  end
  attribute \src "verilog/bsg_assembler.v:2497.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2497$1632
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2498$1631_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__6_
  end
  attribute \src "verilog/bsg_assembler.v:2498.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2498$1631
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2499$1630_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2498$1631_Y
  end
  attribute \src "verilog/bsg_assembler.v:2499.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2499$1630
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2500$1629_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2499$1630_Y
  end
  attribute \src "verilog/bsg_assembler.v:2500.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2500$1629
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2501$1628_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2500$1629_Y
  end
  attribute \src "verilog/bsg_assembler.v:2501.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2501$1628
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2502$1627_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2501$1628_Y
  end
  attribute \src "verilog/bsg_assembler.v:2502.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2502$1627
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2503$1626_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2502$1627_Y
  end
  attribute \src "verilog/bsg_assembler.v:2503.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2503$1626
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2504$1625_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2503$1626_Y
  end
  attribute \src "verilog/bsg_assembler.v:2504.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2504$1625
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2505$1624_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2504$1625_Y
  end
  attribute \src "verilog/bsg_assembler.v:2505.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2505$1624
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2506$1623_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2505$1624_Y
  end
  attribute \src "verilog/bsg_assembler.v:2506.24-2506.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2506$1623
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__6_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2506$1623_Y
  end
  attribute \src "verilog/bsg_assembler.v:2507.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2507$1642
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2508$1641_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__5_
  end
  attribute \src "verilog/bsg_assembler.v:2508.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2508$1641
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2509$1640_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2508$1641_Y
  end
  attribute \src "verilog/bsg_assembler.v:2509.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2509$1640
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2510$1639_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2509$1640_Y
  end
  attribute \src "verilog/bsg_assembler.v:2510.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2510$1639
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2511$1638_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2510$1639_Y
  end
  attribute \src "verilog/bsg_assembler.v:2511.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2511$1638
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2512$1637_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2511$1638_Y
  end
  attribute \src "verilog/bsg_assembler.v:2512.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2512$1637
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2513$1636_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2512$1637_Y
  end
  attribute \src "verilog/bsg_assembler.v:2513.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2513$1636
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2514$1635_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2513$1636_Y
  end
  attribute \src "verilog/bsg_assembler.v:2514.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2514$1635
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2515$1634_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2514$1635_Y
  end
  attribute \src "verilog/bsg_assembler.v:2515.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2515$1634
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2516$1633_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2515$1634_Y
  end
  attribute \src "verilog/bsg_assembler.v:2516.24-2516.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2516$1633
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__5_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2516$1633_Y
  end
  attribute \src "verilog/bsg_assembler.v:2517.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2517$1652
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2518$1651_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__4_
  end
  attribute \src "verilog/bsg_assembler.v:2518.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2518$1651
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2519$1650_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2518$1651_Y
  end
  attribute \src "verilog/bsg_assembler.v:2519.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2519$1650
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2520$1649_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2519$1650_Y
  end
  attribute \src "verilog/bsg_assembler.v:2520.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2520$1649
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2521$1648_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2520$1649_Y
  end
  attribute \src "verilog/bsg_assembler.v:2521.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2521$1648
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2522$1647_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2521$1648_Y
  end
  attribute \src "verilog/bsg_assembler.v:2522.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2522$1647
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2523$1646_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2522$1647_Y
  end
  attribute \src "verilog/bsg_assembler.v:2523.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2523$1646
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2524$1645_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2523$1646_Y
  end
  attribute \src "verilog/bsg_assembler.v:2524.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2524$1645
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2525$1644_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2524$1645_Y
  end
  attribute \src "verilog/bsg_assembler.v:2525.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2525$1644
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2526$1643_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2525$1644_Y
  end
  attribute \src "verilog/bsg_assembler.v:2526.24-2526.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2526$1643
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__4_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2526$1643_Y
  end
  attribute \src "verilog/bsg_assembler.v:2527.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2527$1662
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2528$1661_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__3_
  end
  attribute \src "verilog/bsg_assembler.v:2528.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2528$1661
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2529$1660_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2528$1661_Y
  end
  attribute \src "verilog/bsg_assembler.v:2529.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2529$1660
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2530$1659_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2529$1660_Y
  end
  attribute \src "verilog/bsg_assembler.v:2530.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2530$1659
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2531$1658_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2530$1659_Y
  end
  attribute \src "verilog/bsg_assembler.v:2531.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2531$1658
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2532$1657_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2531$1658_Y
  end
  attribute \src "verilog/bsg_assembler.v:2532.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2532$1657
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2533$1656_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2532$1657_Y
  end
  attribute \src "verilog/bsg_assembler.v:2533.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2533$1656
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2534$1655_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2533$1656_Y
  end
  attribute \src "verilog/bsg_assembler.v:2534.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2534$1655
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2535$1654_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2534$1655_Y
  end
  attribute \src "verilog/bsg_assembler.v:2535.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2535$1654
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2536$1653_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2535$1654_Y
  end
  attribute \src "verilog/bsg_assembler.v:2536.24-2536.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2536$1653
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__3_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2536$1653_Y
  end
  attribute \src "verilog/bsg_assembler.v:2537.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2537$1672
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2538$1671_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__2_
  end
  attribute \src "verilog/bsg_assembler.v:2538.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2538$1671
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2539$1670_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2538$1671_Y
  end
  attribute \src "verilog/bsg_assembler.v:2539.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2539$1670
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2540$1669_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2539$1670_Y
  end
  attribute \src "verilog/bsg_assembler.v:2540.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2540$1669
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2541$1668_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2540$1669_Y
  end
  attribute \src "verilog/bsg_assembler.v:2541.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2541$1668
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2542$1667_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2541$1668_Y
  end
  attribute \src "verilog/bsg_assembler.v:2542.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2542$1667
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2543$1666_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2542$1667_Y
  end
  attribute \src "verilog/bsg_assembler.v:2543.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2543$1666
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2544$1665_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2543$1666_Y
  end
  attribute \src "verilog/bsg_assembler.v:2544.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2544$1665
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2545$1664_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2544$1665_Y
  end
  attribute \src "verilog/bsg_assembler.v:2545.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2545$1664
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2546$1663_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2545$1664_Y
  end
  attribute \src "verilog/bsg_assembler.v:2546.24-2546.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2546$1663
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__2_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2546$1663_Y
  end
  attribute \src "verilog/bsg_assembler.v:2547.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2547$1682
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2548$1681_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__1_
  end
  attribute \src "verilog/bsg_assembler.v:2548.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2548$1681
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2549$1680_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2548$1681_Y
  end
  attribute \src "verilog/bsg_assembler.v:2549.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2549$1680
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2550$1679_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2549$1680_Y
  end
  attribute \src "verilog/bsg_assembler.v:2550.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2550$1679
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2551$1678_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2550$1679_Y
  end
  attribute \src "verilog/bsg_assembler.v:2551.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2551$1678
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2552$1677_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2551$1678_Y
  end
  attribute \src "verilog/bsg_assembler.v:2552.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2552$1677
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2553$1676_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2552$1677_Y
  end
  attribute \src "verilog/bsg_assembler.v:2553.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2553$1676
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2554$1675_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2553$1676_Y
  end
  attribute \src "verilog/bsg_assembler.v:2554.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2554$1675
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2555$1674_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2554$1675_Y
  end
  attribute \src "verilog/bsg_assembler.v:2555.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2555$1674
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2556$1673_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2555$1674_Y
  end
  attribute \src "verilog/bsg_assembler.v:2556.24-2556.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2556$1673
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__1_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2556$1673_Y
  end
  attribute \src "verilog/bsg_assembler.v:2557.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2557$1692
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2558$1691_Y
    connect \B 1'0
    connect \S \N25
    connect \Y \n_4_net__0_
  end
  attribute \src "verilog/bsg_assembler.v:2558.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2558$1691
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2559$1690_Y
    connect \B 1'0
    connect \S \N26
    connect \Y $ternary$verilog/bsg_assembler.v:2558$1691_Y
  end
  attribute \src "verilog/bsg_assembler.v:2559.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2559$1690
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2560$1689_Y
    connect \B 1'0
    connect \S \N27
    connect \Y $ternary$verilog/bsg_assembler.v:2559$1690_Y
  end
  attribute \src "verilog/bsg_assembler.v:2560.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2560$1689
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2561$1688_Y
    connect \B 1'0
    connect \S \N28
    connect \Y $ternary$verilog/bsg_assembler.v:2560$1689_Y
  end
  attribute \src "verilog/bsg_assembler.v:2561.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2561$1688
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2562$1687_Y
    connect \B 1'0
    connect \S \N29
    connect \Y $ternary$verilog/bsg_assembler.v:2561$1688_Y
  end
  attribute \src "verilog/bsg_assembler.v:2562.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2562$1687
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2563$1686_Y
    connect \B 1'0
    connect \S \N30
    connect \Y $ternary$verilog/bsg_assembler.v:2562$1687_Y
  end
  attribute \src "verilog/bsg_assembler.v:2563.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2563$1686
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2564$1685_Y
    connect \B 1'0
    connect \S \N31
    connect \Y $ternary$verilog/bsg_assembler.v:2563$1686_Y
  end
  attribute \src "verilog/bsg_assembler.v:2564.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2564$1685
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2565$1684_Y
    connect \B 1'0
    connect \S \N32
    connect \Y $ternary$verilog/bsg_assembler.v:2564$1685_Y
  end
  attribute \src "verilog/bsg_assembler.v:2565.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2565$1684
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_assembler.v:2566$1683_Y
    connect \B 1'0
    connect \S \N33
    connect \Y $ternary$verilog/bsg_assembler.v:2565$1684_Y
  end
  attribute \src "verilog/bsg_assembler.v:2566.24-2566.53"
  cell $mux $ternary$verilog/bsg_assembler.v:2566$1683
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_head_9__0_
    connect \S \N34
    connect \Y $ternary$verilog/bsg_assembler.v:2566$1683_Y
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:1056.3-1060.4"
  cell \bsg_make_2D_array_width_p16_items_p5 \bm2Da
    connect \i \data_o_flat
    connect \o \data_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:1079.3-1085.4"
  cell \bsg_rr_f2f_middle_width_p16_middle_meet_p5 \brrf2fm
    connect \go_channels_o \go_channels
    connect \go_cnt_o \go_cnt
    connect \ready_head_i { \n_3_net__4_ \n_3_net__3_ \n_3_net__2_ \n_3_net__1_ \n_3_net__0_ }
    connect \valid_head_i { \n_2_net__4_ \n_2_net__3_ \n_2_net__2_ \n_2_net__1_ \n_2_net__0_ }
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:1064.3-1075.4"
  cell \bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5 \ic_9__in_chan_bsg_rr_ff_in
    connect \clk \clk
    connect \data_head_o { \data_head_9__79_ \data_head_9__78_ \data_head_9__77_ \data_head_9__76_ \data_head_9__75_ \data_head_9__74_ \data_head_9__73_ \data_head_9__72_ \data_head_9__71_ \data_head_9__70_ \data_head_9__69_ \data_head_9__68_ \data_head_9__67_ \data_head_9__66_ \data_head_9__65_ \data_head_9__64_ \data_head_9__63_ \data_head_9__62_ \data_head_9__61_ \data_head_9__60_ \data_head_9__59_ \data_head_9__58_ \data_head_9__57_ \data_head_9__56_ \data_head_9__55_ \data_head_9__54_ \data_head_9__53_ \data_head_9__52_ \data_head_9__51_ \data_head_9__50_ \data_head_9__49_ \data_head_9__48_ \data_head_9__47_ \data_head_9__46_ \data_head_9__45_ \data_head_9__44_ \data_head_9__43_ \data_head_9__42_ \data_head_9__41_ \data_head_9__40_ \data_head_9__39_ \data_head_9__38_ \data_head_9__37_ \data_head_9__36_ \data_head_9__35_ \data_head_9__34_ \data_head_9__33_ \data_head_9__32_ \data_head_9__31_ \data_head_9__30_ \data_head_9__29_ \data_head_9__28_ \data_head_9__27_ \data_head_9__26_ \data_head_9__25_ \data_head_9__24_ \data_head_9__23_ \data_head_9__22_ \data_head_9__21_ \data_head_9__20_ \data_head_9__19_ \data_head_9__18_ \data_head_9__17_ \data_head_9__16_ \data_head_9__15_ \data_head_9__14_ \data_head_9__13_ \data_head_9__12_ \data_head_9__11_ \data_head_9__10_ \data_head_9__9_ \data_head_9__8_ \data_head_9__7_ \data_head_9__6_ \data_head_9__5_ \data_head_9__4_ \data_head_9__3_ \data_head_9__2_ \data_head_9__1_ \data_head_9__0_ }
    connect \data_i \data_i
    connect \go_channels_i \go_channels
    connect \go_cnt_i \go_cnt
    connect \reset \n_0_net_
    connect \valid_head_o { \valid_head_9__4_ \valid_head_9__3_ \valid_head_9__2_ \valid_head_9__1_ \valid_head_9__0_ }
    connect \valid_i \valid_i
    connect \yumi_o { \yumi_int_o_9__9_ \yumi_int_o_9__8_ \yumi_int_o_9__7_ \yumi_int_o_9__6_ \yumi_int_o_9__5_ \yumi_int_o_9__4_ \yumi_int_o_9__3_ \yumi_int_o_9__2_ \yumi_int_o_9__1_ \yumi_int_o_9__0_ }
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:1089.3-1093.4"
  cell \bsg_make_2D_array_width_p16_items_p5 \oc_4__out_chan_bm2Da
    connect \i { \n_4_net__79_ \n_4_net__78_ \n_4_net__77_ \n_4_net__76_ \n_4_net__75_ \n_4_net__74_ \n_4_net__73_ \n_4_net__72_ \n_4_net__71_ \n_4_net__70_ \n_4_net__69_ \n_4_net__68_ \n_4_net__67_ \n_4_net__66_ \n_4_net__65_ \n_4_net__64_ \n_4_net__63_ \n_4_net__62_ \n_4_net__61_ \n_4_net__60_ \n_4_net__59_ \n_4_net__58_ \n_4_net__57_ \n_4_net__56_ \n_4_net__55_ \n_4_net__54_ \n_4_net__53_ \n_4_net__52_ \n_4_net__51_ \n_4_net__50_ \n_4_net__49_ \n_4_net__48_ \n_4_net__47_ \n_4_net__46_ \n_4_net__45_ \n_4_net__44_ \n_4_net__43_ \n_4_net__42_ \n_4_net__41_ \n_4_net__40_ \n_4_net__39_ \n_4_net__38_ \n_4_net__37_ \n_4_net__36_ \n_4_net__35_ \n_4_net__34_ \n_4_net__33_ \n_4_net__32_ \n_4_net__31_ \n_4_net__30_ \n_4_net__29_ \n_4_net__28_ \n_4_net__27_ \n_4_net__26_ \n_4_net__25_ \n_4_net__24_ \n_4_net__23_ \n_4_net__22_ \n_4_net__21_ \n_4_net__20_ \n_4_net__19_ \n_4_net__18_ \n_4_net__17_ \n_4_net__16_ \n_4_net__15_ \n_4_net__14_ \n_4_net__13_ \n_4_net__12_ \n_4_net__11_ \n_4_net__10_ \n_4_net__9_ \n_4_net__8_ \n_4_net__7_ \n_4_net__6_ \n_4_net__5_ \n_4_net__4_ \n_4_net__3_ \n_4_net__2_ \n_4_net__1_ \n_4_net__0_ }
    connect \o \oc_4__out_chan_data_head_array
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:1097.3-1108.4"
  cell \bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5 \oc_4__out_chan_bsg_rr_ff_out
    connect \clk \clk
    connect \data_head_i \oc_4__out_chan_data_head_array
    connect \data_o { \data_int_o_4__79_ \data_int_o_4__78_ \data_int_o_4__77_ \data_int_o_4__76_ \data_int_o_4__75_ \data_int_o_4__74_ \data_int_o_4__73_ \data_int_o_4__72_ \data_int_o_4__71_ \data_int_o_4__70_ \data_int_o_4__69_ \data_int_o_4__68_ \data_int_o_4__67_ \data_int_o_4__66_ \data_int_o_4__65_ \data_int_o_4__64_ \data_int_o_4__63_ \data_int_o_4__62_ \data_int_o_4__61_ \data_int_o_4__60_ \data_int_o_4__59_ \data_int_o_4__58_ \data_int_o_4__57_ \data_int_o_4__56_ \data_int_o_4__55_ \data_int_o_4__54_ \data_int_o_4__53_ \data_int_o_4__52_ \data_int_o_4__51_ \data_int_o_4__50_ \data_int_o_4__49_ \data_int_o_4__48_ \data_int_o_4__47_ \data_int_o_4__46_ \data_int_o_4__45_ \data_int_o_4__44_ \data_int_o_4__43_ \data_int_o_4__42_ \data_int_o_4__41_ \data_int_o_4__40_ \data_int_o_4__39_ \data_int_o_4__38_ \data_int_o_4__37_ \data_int_o_4__36_ \data_int_o_4__35_ \data_int_o_4__34_ \data_int_o_4__33_ \data_int_o_4__32_ \data_int_o_4__31_ \data_int_o_4__30_ \data_int_o_4__29_ \data_int_o_4__28_ \data_int_o_4__27_ \data_int_o_4__26_ \data_int_o_4__25_ \data_int_o_4__24_ \data_int_o_4__23_ \data_int_o_4__22_ \data_int_o_4__21_ \data_int_o_4__20_ \data_int_o_4__19_ \data_int_o_4__18_ \data_int_o_4__17_ \data_int_o_4__16_ \data_int_o_4__15_ \data_int_o_4__14_ \data_int_o_4__13_ \data_int_o_4__12_ \data_int_o_4__11_ \data_int_o_4__10_ \data_int_o_4__9_ \data_int_o_4__8_ \data_int_o_4__7_ \data_int_o_4__6_ \data_int_o_4__5_ \data_int_o_4__4_ \data_int_o_4__3_ \data_int_o_4__2_ \data_int_o_4__1_ \data_int_o_4__0_ }
    connect \go_channels_i \go_channels
    connect \go_cnt_i \go_cnt
    connect \ready_head_o { \ready_head_4__4_ \ready_head_4__3_ \ready_head_4__2_ \ready_head_4__1_ \ready_head_4__0_ }
    connect \ready_i \ready_i
    connect \reset \n_5_net_
    connect \valid_o { \valid_int_o_4__4_ \valid_int_o_4__3_ \valid_int_o_4__2_ \valid_int_o_4__1_ \valid_int_o_4__0_ }
  end
end
attribute \src "verilog/bsg_assembler.v:208.1-357.10"
module \bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5
  attribute \src "verilog/bsg_assembler.v:233.8-233.30"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_1
  attribute \src "verilog/bsg_assembler.v:235.72-235.95"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_10
  attribute \src "verilog/bsg_assembler.v:262.51-262.75"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_100
  attribute \src "verilog/bsg_assembler.v:263.3-263.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_101
  attribute \src "verilog/bsg_assembler.v:263.28-263.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_102
  attribute \src "verilog/bsg_assembler.v:263.53-263.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_103
  attribute \src "verilog/bsg_assembler.v:264.3-264.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_104
  attribute \src "verilog/bsg_assembler.v:264.28-264.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_105
  attribute \src "verilog/bsg_assembler.v:264.53-264.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_106
  attribute \src "verilog/bsg_assembler.v:265.3-265.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_107
  attribute \src "verilog/bsg_assembler.v:265.28-265.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_108
  attribute \src "verilog/bsg_assembler.v:265.53-265.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_109
  attribute \src "verilog/bsg_assembler.v:236.3-236.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_11
  attribute \src "verilog/bsg_assembler.v:266.3-266.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_110
  attribute \src "verilog/bsg_assembler.v:266.28-266.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_111
  attribute \src "verilog/bsg_assembler.v:266.53-266.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_112
  attribute \src "verilog/bsg_assembler.v:266.78-266.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_113
  attribute \src "verilog/bsg_assembler.v:267.3-267.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_114
  attribute \src "verilog/bsg_assembler.v:267.28-267.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_115
  attribute \src "verilog/bsg_assembler.v:267.53-267.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_116
  attribute \src "verilog/bsg_assembler.v:268.3-268.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_117
  attribute \src "verilog/bsg_assembler.v:268.28-268.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_118
  attribute \src "verilog/bsg_assembler.v:268.53-268.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_119
  attribute \src "verilog/bsg_assembler.v:236.27-236.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_12
  attribute \src "verilog/bsg_assembler.v:269.3-269.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_120
  attribute \src "verilog/bsg_assembler.v:269.28-269.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_121
  attribute \src "verilog/bsg_assembler.v:269.53-269.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_122
  attribute \src "verilog/bsg_assembler.v:270.3-270.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_123
  attribute \src "verilog/bsg_assembler.v:270.28-270.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_124
  attribute \src "verilog/bsg_assembler.v:270.53-270.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_125
  attribute \src "verilog/bsg_assembler.v:271.3-271.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_126
  attribute \src "verilog/bsg_assembler.v:271.28-271.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_127
  attribute \src "verilog/bsg_assembler.v:271.53-271.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_128
  attribute \src "verilog/bsg_assembler.v:271.78-271.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_129
  attribute \src "verilog/bsg_assembler.v:236.51-236.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_13
  attribute \src "verilog/bsg_assembler.v:272.3-272.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_130
  attribute \src "verilog/bsg_assembler.v:272.28-272.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_131
  attribute \src "verilog/bsg_assembler.v:272.53-272.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_132
  attribute \src "verilog/bsg_assembler.v:273.3-273.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_133
  attribute \src "verilog/bsg_assembler.v:273.28-273.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_134
  attribute \src "verilog/bsg_assembler.v:273.53-273.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_135
  attribute \src "verilog/bsg_assembler.v:274.3-274.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_136
  attribute \src "verilog/bsg_assembler.v:274.28-274.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_137
  attribute \src "verilog/bsg_assembler.v:274.53-274.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_138
  attribute \src "verilog/bsg_assembler.v:275.3-275.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_139
  attribute \src "verilog/bsg_assembler.v:237.3-237.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_14
  attribute \src "verilog/bsg_assembler.v:275.28-275.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_140
  attribute \src "verilog/bsg_assembler.v:275.53-275.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_141
  attribute \src "verilog/bsg_assembler.v:276.3-276.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_142
  attribute \src "verilog/bsg_assembler.v:276.28-276.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_143
  attribute \src "verilog/bsg_assembler.v:276.53-276.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_144
  attribute \src "verilog/bsg_assembler.v:276.78-276.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_145
  attribute \src "verilog/bsg_assembler.v:277.3-277.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_146
  attribute \src "verilog/bsg_assembler.v:277.28-277.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_147
  attribute \src "verilog/bsg_assembler.v:277.53-277.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_148
  attribute \src "verilog/bsg_assembler.v:278.3-278.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_149
  attribute \src "verilog/bsg_assembler.v:237.27-237.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_15
  attribute \src "verilog/bsg_assembler.v:278.28-278.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_150
  attribute \src "verilog/bsg_assembler.v:278.53-278.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_151
  attribute \src "verilog/bsg_assembler.v:279.3-279.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_152
  attribute \src "verilog/bsg_assembler.v:279.28-279.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_153
  attribute \src "verilog/bsg_assembler.v:279.53-279.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_154
  attribute \src "verilog/bsg_assembler.v:280.3-280.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_155
  attribute \src "verilog/bsg_assembler.v:280.28-280.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_156
  attribute \src "verilog/bsg_assembler.v:280.53-280.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_157
  attribute \src "verilog/bsg_assembler.v:281.3-281.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_158
  attribute \src "verilog/bsg_assembler.v:281.28-281.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_159
  attribute \src "verilog/bsg_assembler.v:237.51-237.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_16
  attribute \src "verilog/bsg_assembler.v:281.53-281.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_160
  attribute \src "verilog/bsg_assembler.v:281.78-281.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_161
  attribute \src "verilog/bsg_assembler.v:282.3-282.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_162
  attribute \src "verilog/bsg_assembler.v:282.28-282.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_163
  attribute \src "verilog/bsg_assembler.v:282.53-282.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_164
  attribute \src "verilog/bsg_assembler.v:283.3-283.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_165
  attribute \src "verilog/bsg_assembler.v:283.28-283.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_166
  attribute \src "verilog/bsg_assembler.v:283.53-283.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_167
  attribute \src "verilog/bsg_assembler.v:284.3-284.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_168
  attribute \src "verilog/bsg_assembler.v:284.28-284.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_169
  attribute \src "verilog/bsg_assembler.v:237.75-237.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_17
  attribute \src "verilog/bsg_assembler.v:284.53-284.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_170
  attribute \src "verilog/bsg_assembler.v:285.3-285.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_171
  attribute \src "verilog/bsg_assembler.v:285.28-285.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_172
  attribute \src "verilog/bsg_assembler.v:285.53-285.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_173
  attribute \src "verilog/bsg_assembler.v:286.3-286.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_174
  attribute \src "verilog/bsg_assembler.v:286.28-286.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_175
  attribute \src "verilog/bsg_assembler.v:286.53-286.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_176
  attribute \src "verilog/bsg_assembler.v:286.78-286.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_177
  attribute \src "verilog/bsg_assembler.v:287.3-287.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_178
  attribute \src "verilog/bsg_assembler.v:287.28-287.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_179
  attribute \src "verilog/bsg_assembler.v:238.3-238.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_18
  attribute \src "verilog/bsg_assembler.v:287.53-287.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_180
  attribute \src "verilog/bsg_assembler.v:288.3-288.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_181
  attribute \src "verilog/bsg_assembler.v:288.28-288.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_182
  attribute \src "verilog/bsg_assembler.v:288.53-288.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_183
  attribute \src "verilog/bsg_assembler.v:289.3-289.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_184
  attribute \src "verilog/bsg_assembler.v:289.28-289.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_185
  attribute \src "verilog/bsg_assembler.v:289.53-289.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_186
  attribute \src "verilog/bsg_assembler.v:290.3-290.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_187
  attribute \src "verilog/bsg_assembler.v:290.28-290.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_188
  attribute \src "verilog/bsg_assembler.v:290.53-290.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_189
  attribute \src "verilog/bsg_assembler.v:238.27-238.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_19
  attribute \src "verilog/bsg_assembler.v:291.3-291.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_190
  attribute \src "verilog/bsg_assembler.v:291.28-291.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_191
  attribute \src "verilog/bsg_assembler.v:291.53-291.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_192
  attribute \src "verilog/bsg_assembler.v:291.78-291.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_193
  attribute \src "verilog/bsg_assembler.v:292.3-292.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_194
  attribute \src "verilog/bsg_assembler.v:292.28-292.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_195
  attribute \src "verilog/bsg_assembler.v:292.53-292.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_196
  attribute \src "verilog/bsg_assembler.v:293.3-293.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_197
  attribute \src "verilog/bsg_assembler.v:293.28-293.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_198
  attribute \src "verilog/bsg_assembler.v:293.53-293.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_199
  attribute \src "verilog/bsg_assembler.v:233.31-233.53"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_2
  attribute \src "verilog/bsg_assembler.v:238.51-238.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_20
  attribute \src "verilog/bsg_assembler.v:294.3-294.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_200
  attribute \src "verilog/bsg_assembler.v:294.28-294.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_201
  attribute \src "verilog/bsg_assembler.v:294.53-294.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_202
  attribute \src "verilog/bsg_assembler.v:295.3-295.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_203
  attribute \src "verilog/bsg_assembler.v:295.28-295.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_204
  attribute \src "verilog/bsg_assembler.v:295.53-295.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_205
  attribute \src "verilog/bsg_assembler.v:296.3-296.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_206
  attribute \src "verilog/bsg_assembler.v:296.28-296.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_207
  attribute \src "verilog/bsg_assembler.v:296.53-296.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_208
  attribute \src "verilog/bsg_assembler.v:296.78-296.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_209
  attribute \src "verilog/bsg_assembler.v:239.3-239.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_21
  attribute \src "verilog/bsg_assembler.v:297.3-297.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_210
  attribute \src "verilog/bsg_assembler.v:297.28-297.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_211
  attribute \src "verilog/bsg_assembler.v:297.53-297.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_212
  attribute \src "verilog/bsg_assembler.v:298.3-298.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_213
  attribute \src "verilog/bsg_assembler.v:298.28-298.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_214
  attribute \src "verilog/bsg_assembler.v:298.53-298.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_215
  attribute \src "verilog/bsg_assembler.v:299.3-299.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_216
  attribute \src "verilog/bsg_assembler.v:299.28-299.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_217
  attribute \src "verilog/bsg_assembler.v:299.53-299.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_218
  attribute \src "verilog/bsg_assembler.v:300.3-300.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_219
  attribute \src "verilog/bsg_assembler.v:239.27-239.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_22
  attribute \src "verilog/bsg_assembler.v:300.28-300.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_220
  attribute \src "verilog/bsg_assembler.v:300.53-300.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_221
  attribute \src "verilog/bsg_assembler.v:301.3-301.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_222
  attribute \src "verilog/bsg_assembler.v:301.28-301.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_223
  attribute \src "verilog/bsg_assembler.v:301.53-301.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_224
  attribute \src "verilog/bsg_assembler.v:301.78-301.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_225
  attribute \src "verilog/bsg_assembler.v:302.3-302.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_226
  attribute \src "verilog/bsg_assembler.v:302.28-302.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_227
  attribute \src "verilog/bsg_assembler.v:302.53-302.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_228
  attribute \src "verilog/bsg_assembler.v:303.3-303.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_229
  attribute \src "verilog/bsg_assembler.v:239.51-239.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_23
  attribute \src "verilog/bsg_assembler.v:303.28-303.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_230
  attribute \src "verilog/bsg_assembler.v:303.53-303.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_231
  attribute \src "verilog/bsg_assembler.v:304.3-304.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_232
  attribute \src "verilog/bsg_assembler.v:304.28-304.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_233
  attribute \src "verilog/bsg_assembler.v:304.53-304.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_234
  attribute \src "verilog/bsg_assembler.v:305.3-305.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_235
  attribute \src "verilog/bsg_assembler.v:305.28-305.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_236
  attribute \src "verilog/bsg_assembler.v:305.53-305.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_237
  attribute \src "verilog/bsg_assembler.v:306.3-306.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_238
  attribute \src "verilog/bsg_assembler.v:306.28-306.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_239
  attribute \src "verilog/bsg_assembler.v:240.3-240.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_24
  attribute \src "verilog/bsg_assembler.v:306.53-306.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_240
  attribute \src "verilog/bsg_assembler.v:306.78-306.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_241
  attribute \src "verilog/bsg_assembler.v:307.3-307.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_242
  attribute \src "verilog/bsg_assembler.v:307.28-307.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_243
  attribute \src "verilog/bsg_assembler.v:307.53-307.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_244
  attribute \src "verilog/bsg_assembler.v:308.3-308.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_245
  attribute \src "verilog/bsg_assembler.v:308.28-308.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_246
  attribute \src "verilog/bsg_assembler.v:308.53-308.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_247
  attribute \src "verilog/bsg_assembler.v:309.3-309.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_248
  attribute \src "verilog/bsg_assembler.v:309.28-309.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_249
  attribute \src "verilog/bsg_assembler.v:240.27-240.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_25
  attribute \src "verilog/bsg_assembler.v:309.53-309.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_250
  attribute \src "verilog/bsg_assembler.v:310.3-310.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_251
  attribute \src "verilog/bsg_assembler.v:310.28-310.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_252
  attribute \src "verilog/bsg_assembler.v:310.53-310.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_253
  attribute \src "verilog/bsg_assembler.v:311.3-311.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_254
  attribute \src "verilog/bsg_assembler.v:311.28-311.52"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_255
  attribute \src "verilog/bsg_assembler.v:311.53-311.77"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_256
  attribute \src "verilog/bsg_assembler.v:311.78-311.102"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_257
  attribute \src "verilog/bsg_assembler.v:312.3-312.27"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_258
  attribute \src "verilog/bsg_assembler.v:240.51-240.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_26
  attribute \src "verilog/bsg_assembler.v:240.75-240.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_27
  attribute \src "verilog/bsg_assembler.v:241.3-241.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_28
  attribute \src "verilog/bsg_assembler.v:241.27-241.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_29
  attribute \src "verilog/bsg_assembler.v:233.54-233.76"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_3
  attribute \src "verilog/bsg_assembler.v:241.51-241.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_30
  attribute \src "verilog/bsg_assembler.v:242.3-242.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_31
  attribute \src "verilog/bsg_assembler.v:242.27-242.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_32
  attribute \src "verilog/bsg_assembler.v:242.51-242.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_33
  attribute \src "verilog/bsg_assembler.v:243.3-243.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_34
  attribute \src "verilog/bsg_assembler.v:243.27-243.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_35
  attribute \src "verilog/bsg_assembler.v:243.51-243.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_36
  attribute \src "verilog/bsg_assembler.v:243.75-243.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_37
  attribute \src "verilog/bsg_assembler.v:244.3-244.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_38
  attribute \src "verilog/bsg_assembler.v:244.27-244.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_39
  attribute \src "verilog/bsg_assembler.v:234.3-234.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_4
  attribute \src "verilog/bsg_assembler.v:244.51-244.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_40
  attribute \src "verilog/bsg_assembler.v:245.3-245.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_41
  attribute \src "verilog/bsg_assembler.v:245.27-245.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_42
  attribute \src "verilog/bsg_assembler.v:245.51-245.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_43
  attribute \src "verilog/bsg_assembler.v:246.3-246.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_44
  attribute \src "verilog/bsg_assembler.v:246.27-246.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_45
  attribute \src "verilog/bsg_assembler.v:246.51-246.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_46
  attribute \src "verilog/bsg_assembler.v:246.75-246.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_47
  attribute \src "verilog/bsg_assembler.v:247.3-247.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_48
  attribute \src "verilog/bsg_assembler.v:247.27-247.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_49
  attribute \src "verilog/bsg_assembler.v:234.26-234.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_5
  attribute \src "verilog/bsg_assembler.v:247.51-247.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_50
  attribute \src "verilog/bsg_assembler.v:248.3-248.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_51
  attribute \src "verilog/bsg_assembler.v:248.27-248.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_52
  attribute \src "verilog/bsg_assembler.v:248.51-248.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_53
  attribute \src "verilog/bsg_assembler.v:249.3-249.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_54
  attribute \src "verilog/bsg_assembler.v:249.27-249.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_55
  attribute \src "verilog/bsg_assembler.v:249.51-249.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_56
  attribute \src "verilog/bsg_assembler.v:249.75-249.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_57
  attribute \src "verilog/bsg_assembler.v:250.3-250.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_58
  attribute \src "verilog/bsg_assembler.v:250.27-250.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_59
  attribute \src "verilog/bsg_assembler.v:234.49-234.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_6
  attribute \src "verilog/bsg_assembler.v:250.51-250.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_60
  attribute \src "verilog/bsg_assembler.v:251.3-251.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_61
  attribute \src "verilog/bsg_assembler.v:251.27-251.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_62
  attribute \src "verilog/bsg_assembler.v:251.51-251.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_63
  attribute \src "verilog/bsg_assembler.v:252.3-252.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_64
  attribute \src "verilog/bsg_assembler.v:252.27-252.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_65
  attribute \src "verilog/bsg_assembler.v:252.51-252.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_66
  attribute \src "verilog/bsg_assembler.v:252.75-252.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_67
  attribute \src "verilog/bsg_assembler.v:253.3-253.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_68
  attribute \src "verilog/bsg_assembler.v:253.27-253.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_69
  attribute \src "verilog/bsg_assembler.v:235.3-235.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_7
  attribute \src "verilog/bsg_assembler.v:253.51-253.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_70
  attribute \src "verilog/bsg_assembler.v:254.3-254.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_71
  attribute \src "verilog/bsg_assembler.v:254.27-254.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_72
  attribute \src "verilog/bsg_assembler.v:254.51-254.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_73
  attribute \src "verilog/bsg_assembler.v:255.3-255.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_74
  attribute \src "verilog/bsg_assembler.v:255.27-255.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_75
  attribute \src "verilog/bsg_assembler.v:255.51-255.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_76
  attribute \src "verilog/bsg_assembler.v:255.75-255.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_77
  attribute \src "verilog/bsg_assembler.v:256.3-256.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_78
  attribute \src "verilog/bsg_assembler.v:256.27-256.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_79
  attribute \src "verilog/bsg_assembler.v:235.26-235.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_8
  attribute \src "verilog/bsg_assembler.v:256.51-256.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_80
  attribute \src "verilog/bsg_assembler.v:257.3-257.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_81
  attribute \src "verilog/bsg_assembler.v:257.27-257.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_82
  attribute \src "verilog/bsg_assembler.v:257.51-257.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_83
  attribute \src "verilog/bsg_assembler.v:258.3-258.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_84
  attribute \src "verilog/bsg_assembler.v:258.27-258.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_85
  attribute \src "verilog/bsg_assembler.v:258.51-258.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_86
  attribute \src "verilog/bsg_assembler.v:258.75-258.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_87
  attribute \src "verilog/bsg_assembler.v:259.3-259.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_88
  attribute \src "verilog/bsg_assembler.v:259.27-259.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_89
  attribute \src "verilog/bsg_assembler.v:235.49-235.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_9
  attribute \src "verilog/bsg_assembler.v:259.51-259.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_90
  attribute \src "verilog/bsg_assembler.v:260.3-260.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_91
  attribute \src "verilog/bsg_assembler.v:260.27-260.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_92
  attribute \src "verilog/bsg_assembler.v:260.51-260.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_93
  attribute \src "verilog/bsg_assembler.v:261.3-261.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_94
  attribute \src "verilog/bsg_assembler.v:261.27-261.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_95
  attribute \src "verilog/bsg_assembler.v:261.51-261.74"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_96
  attribute \src "verilog/bsg_assembler.v:261.75-261.98"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_97
  attribute \src "verilog/bsg_assembler.v:262.3-262.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_98
  attribute \src "verilog/bsg_assembler.v:262.27-262.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_99
  attribute \src "verilog/bsg_assembler.v:228.9-228.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:223.17-223.28"
  wire width 80 output 5 \data_head_o
  attribute \src "verilog/bsg_assembler.v:230.27-230.52"
  wire width 80 \data_head_o_flat_pretrunc
  attribute \src "verilog/bsg_assembler.v:222.17-222.23"
  wire width 160 input 4 \data_i
  attribute \src "verilog/bsg_assembler.v:225.15-225.28"
  wire width 5 input 7 \go_channels_i
  attribute \src "verilog/bsg_assembler.v:226.15-226.23"
  wire width 3 input 8 \go_cnt_i
  attribute \src "verilog/bsg_assembler.v:313.14-313.20"
  wire width 4 \iptr_r
  attribute \src "verilog/bsg_assembler.v:313.21-313.32"
  wire width 4 \iptr_r_data
  attribute \src "verilog/bsg_assembler.v:229.9-229.14"
  wire input 2 \reset
  attribute \src "verilog/bsg_assembler.v:224.16-224.28"
  wire width 5 output 6 \valid_head_o
  attribute \src "verilog/bsg_assembler.v:314.14-314.35"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 offset 5 \valid_head_o_pretrunc
  attribute \src "verilog/bsg_assembler.v:221.15-221.22"
  wire width 10 input 3 \valid_i
  attribute \src "verilog/bsg_assembler.v:227.16-227.22"
  wire width 10 output 9 \yumi_o
  attribute \src "verilog/bsg_assembler.v:333.283-333.385"
  cell $shl $shl$verilog/bsg_assembler.v:333$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 20
    connect \A { 5'00000 \go_channels_i 5'00000 \go_channels_i }
    connect \B \iptr_r
    connect \Y { \yumi_o \SYNOPSYS_UNCONNECTED_241 \SYNOPSYS_UNCONNECTED_242 \SYNOPSYS_UNCONNECTED_243 \SYNOPSYS_UNCONNECTED_244 \SYNOPSYS_UNCONNECTED_245 \SYNOPSYS_UNCONNECTED_246 \SYNOPSYS_UNCONNECTED_247 \SYNOPSYS_UNCONNECTED_248 \SYNOPSYS_UNCONNECTED_249 \SYNOPSYS_UNCONNECTED_250 }
  end
  attribute \src "verilog/bsg_assembler.v:332.6174-332.6235"
  cell $shr $shr$verilog/bsg_assembler.v:332$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 320
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 320
    connect \A { \data_i \data_i }
    connect \B { \iptr_r_data 4'0000 }
    connect \Y { \SYNOPSYS_UNCONNECTED_1 \SYNOPSYS_UNCONNECTED_2 \SYNOPSYS_UNCONNECTED_3 \SYNOPSYS_UNCONNECTED_4 \SYNOPSYS_UNCONNECTED_5 \SYNOPSYS_UNCONNECTED_6 \SYNOPSYS_UNCONNECTED_7 \SYNOPSYS_UNCONNECTED_8 \SYNOPSYS_UNCONNECTED_9 \SYNOPSYS_UNCONNECTED_10 \SYNOPSYS_UNCONNECTED_11 \SYNOPSYS_UNCONNECTED_12 \SYNOPSYS_UNCONNECTED_13 \SYNOPSYS_UNCONNECTED_14 \SYNOPSYS_UNCONNECTED_15 \SYNOPSYS_UNCONNECTED_16 \SYNOPSYS_UNCONNECTED_17 \SYNOPSYS_UNCONNECTED_18 \SYNOPSYS_UNCONNECTED_19 \SYNOPSYS_UNCONNECTED_20 \SYNOPSYS_UNCONNECTED_21 \SYNOPSYS_UNCONNECTED_22 \SYNOPSYS_UNCONNECTED_23 \SYNOPSYS_UNCONNECTED_24 \SYNOPSYS_UNCONNECTED_25 \SYNOPSYS_UNCONNECTED_26 \SYNOPSYS_UNCONNECTED_27 \SYNOPSYS_UNCONNECTED_28 \SYNOPSYS_UNCONNECTED_29 \SYNOPSYS_UNCONNECTED_30 \SYNOPSYS_UNCONNECTED_31 \SYNOPSYS_UNCONNECTED_32 \SYNOPSYS_UNCONNECTED_33 \SYNOPSYS_UNCONNECTED_34 \SYNOPSYS_UNCONNECTED_35 \SYNOPSYS_UNCONNECTED_36 \SYNOPSYS_UNCONNECTED_37 \SYNOPSYS_UNCONNECTED_38 \SYNOPSYS_UNCONNECTED_39 \SYNOPSYS_UNCONNECTED_40 \SYNOPSYS_UNCONNECTED_41 \SYNOPSYS_UNCONNECTED_42 \SYNOPSYS_UNCONNECTED_43 \SYNOPSYS_UNCONNECTED_44 \SYNOPSYS_UNCONNECTED_45 \SYNOPSYS_UNCONNECTED_46 \SYNOPSYS_UNCONNECTED_47 \SYNOPSYS_UNCONNECTED_48 \SYNOPSYS_UNCONNECTED_49 \SYNOPSYS_UNCONNECTED_50 \SYNOPSYS_UNCONNECTED_51 \SYNOPSYS_UNCONNECTED_52 \SYNOPSYS_UNCONNECTED_53 \SYNOPSYS_UNCONNECTED_54 \SYNOPSYS_UNCONNECTED_55 \SYNOPSYS_UNCONNECTED_56 \SYNOPSYS_UNCONNECTED_57 \SYNOPSYS_UNCONNECTED_58 \SYNOPSYS_UNCONNECTED_59 \SYNOPSYS_UNCONNECTED_60 \SYNOPSYS_UNCONNECTED_61 \SYNOPSYS_UNCONNECTED_62 \SYNOPSYS_UNCONNECTED_63 \SYNOPSYS_UNCONNECTED_64 \SYNOPSYS_UNCONNECTED_65 \SYNOPSYS_UNCONNECTED_66 \SYNOPSYS_UNCONNECTED_67 \SYNOPSYS_UNCONNECTED_68 \SYNOPSYS_UNCONNECTED_69 \SYNOPSYS_UNCONNECTED_70 \SYNOPSYS_UNCONNECTED_71 \SYNOPSYS_UNCONNECTED_72 \SYNOPSYS_UNCONNECTED_73 \SYNOPSYS_UNCONNECTED_74 \SYNOPSYS_UNCONNECTED_75 \SYNOPSYS_UNCONNECTED_76 \SYNOPSYS_UNCONNECTED_77 \SYNOPSYS_UNCONNECTED_78 \SYNOPSYS_UNCONNECTED_79 \SYNOPSYS_UNCONNECTED_80 \SYNOPSYS_UNCONNECTED_81 \SYNOPSYS_UNCONNECTED_82 \SYNOPSYS_UNCONNECTED_83 \SYNOPSYS_UNCONNECTED_84 \SYNOPSYS_UNCONNECTED_85 \SYNOPSYS_UNCONNECTED_86 \SYNOPSYS_UNCONNECTED_87 \SYNOPSYS_UNCONNECTED_88 \SYNOPSYS_UNCONNECTED_89 \SYNOPSYS_UNCONNECTED_90 \SYNOPSYS_UNCONNECTED_91 \SYNOPSYS_UNCONNECTED_92 \SYNOPSYS_UNCONNECTED_93 \SYNOPSYS_UNCONNECTED_94 \SYNOPSYS_UNCONNECTED_95 \SYNOPSYS_UNCONNECTED_96 \SYNOPSYS_UNCONNECTED_97 \SYNOPSYS_UNCONNECTED_98 \SYNOPSYS_UNCONNECTED_99 \SYNOPSYS_UNCONNECTED_100 \SYNOPSYS_UNCONNECTED_101 \SYNOPSYS_UNCONNECTED_102 \SYNOPSYS_UNCONNECTED_103 \SYNOPSYS_UNCONNECTED_104 \SYNOPSYS_UNCONNECTED_105 \SYNOPSYS_UNCONNECTED_106 \SYNOPSYS_UNCONNECTED_107 \SYNOPSYS_UNCONNECTED_108 \SYNOPSYS_UNCONNECTED_109 \SYNOPSYS_UNCONNECTED_110 \SYNOPSYS_UNCONNECTED_111 \SYNOPSYS_UNCONNECTED_112 \SYNOPSYS_UNCONNECTED_113 \SYNOPSYS_UNCONNECTED_114 \SYNOPSYS_UNCONNECTED_115 \SYNOPSYS_UNCONNECTED_116 \SYNOPSYS_UNCONNECTED_117 \SYNOPSYS_UNCONNECTED_118 \SYNOPSYS_UNCONNECTED_119 \SYNOPSYS_UNCONNECTED_120 \SYNOPSYS_UNCONNECTED_121 \SYNOPSYS_UNCONNECTED_122 \SYNOPSYS_UNCONNECTED_123 \SYNOPSYS_UNCONNECTED_124 \SYNOPSYS_UNCONNECTED_125 \SYNOPSYS_UNCONNECTED_126 \SYNOPSYS_UNCONNECTED_127 \SYNOPSYS_UNCONNECTED_128 \SYNOPSYS_UNCONNECTED_129 \SYNOPSYS_UNCONNECTED_130 \SYNOPSYS_UNCONNECTED_131 \SYNOPSYS_UNCONNECTED_132 \SYNOPSYS_UNCONNECTED_133 \SYNOPSYS_UNCONNECTED_134 \SYNOPSYS_UNCONNECTED_135 \SYNOPSYS_UNCONNECTED_136 \SYNOPSYS_UNCONNECTED_137 \SYNOPSYS_UNCONNECTED_138 \SYNOPSYS_UNCONNECTED_139 \SYNOPSYS_UNCONNECTED_140 \SYNOPSYS_UNCONNECTED_141 \SYNOPSYS_UNCONNECTED_142 \SYNOPSYS_UNCONNECTED_143 \SYNOPSYS_UNCONNECTED_144 \SYNOPSYS_UNCONNECTED_145 \SYNOPSYS_UNCONNECTED_146 \SYNOPSYS_UNCONNECTED_147 \SYNOPSYS_UNCONNECTED_148 \SYNOPSYS_UNCONNECTED_149 \SYNOPSYS_UNCONNECTED_150 \SYNOPSYS_UNCONNECTED_151 \SYNOPSYS_UNCONNECTED_152 \SYNOPSYS_UNCONNECTED_153 \SYNOPSYS_UNCONNECTED_154 \SYNOPSYS_UNCONNECTED_155 \SYNOPSYS_UNCONNECTED_156 \SYNOPSYS_UNCONNECTED_157 \SYNOPSYS_UNCONNECTED_158 \SYNOPSYS_UNCONNECTED_159 \SYNOPSYS_UNCONNECTED_160 \SYNOPSYS_UNCONNECTED_161 \SYNOPSYS_UNCONNECTED_162 \SYNOPSYS_UNCONNECTED_163 \SYNOPSYS_UNCONNECTED_164 \SYNOPSYS_UNCONNECTED_165 \SYNOPSYS_UNCONNECTED_166 \SYNOPSYS_UNCONNECTED_167 \SYNOPSYS_UNCONNECTED_168 \SYNOPSYS_UNCONNECTED_169 \SYNOPSYS_UNCONNECTED_170 \SYNOPSYS_UNCONNECTED_171 \SYNOPSYS_UNCONNECTED_172 \SYNOPSYS_UNCONNECTED_173 \SYNOPSYS_UNCONNECTED_174 \SYNOPSYS_UNCONNECTED_175 \SYNOPSYS_UNCONNECTED_176 \SYNOPSYS_UNCONNECTED_177 \SYNOPSYS_UNCONNECTED_178 \SYNOPSYS_UNCONNECTED_179 \SYNOPSYS_UNCONNECTED_180 \SYNOPSYS_UNCONNECTED_181 \SYNOPSYS_UNCONNECTED_182 \SYNOPSYS_UNCONNECTED_183 \SYNOPSYS_UNCONNECTED_184 \SYNOPSYS_UNCONNECTED_185 \SYNOPSYS_UNCONNECTED_186 \SYNOPSYS_UNCONNECTED_187 \SYNOPSYS_UNCONNECTED_188 \SYNOPSYS_UNCONNECTED_189 \SYNOPSYS_UNCONNECTED_190 \SYNOPSYS_UNCONNECTED_191 \SYNOPSYS_UNCONNECTED_192 \SYNOPSYS_UNCONNECTED_193 \SYNOPSYS_UNCONNECTED_194 \SYNOPSYS_UNCONNECTED_195 \SYNOPSYS_UNCONNECTED_196 \SYNOPSYS_UNCONNECTED_197 \SYNOPSYS_UNCONNECTED_198 \SYNOPSYS_UNCONNECTED_199 \SYNOPSYS_UNCONNECTED_200 \SYNOPSYS_UNCONNECTED_201 \SYNOPSYS_UNCONNECTED_202 \SYNOPSYS_UNCONNECTED_203 \SYNOPSYS_UNCONNECTED_204 \SYNOPSYS_UNCONNECTED_205 \SYNOPSYS_UNCONNECTED_206 \SYNOPSYS_UNCONNECTED_207 \SYNOPSYS_UNCONNECTED_208 \SYNOPSYS_UNCONNECTED_209 \SYNOPSYS_UNCONNECTED_210 \SYNOPSYS_UNCONNECTED_211 \SYNOPSYS_UNCONNECTED_212 \SYNOPSYS_UNCONNECTED_213 \SYNOPSYS_UNCONNECTED_214 \SYNOPSYS_UNCONNECTED_215 \SYNOPSYS_UNCONNECTED_216 \SYNOPSYS_UNCONNECTED_217 \SYNOPSYS_UNCONNECTED_218 \SYNOPSYS_UNCONNECTED_219 \SYNOPSYS_UNCONNECTED_220 \SYNOPSYS_UNCONNECTED_221 \SYNOPSYS_UNCONNECTED_222 \SYNOPSYS_UNCONNECTED_223 \SYNOPSYS_UNCONNECTED_224 \SYNOPSYS_UNCONNECTED_225 \SYNOPSYS_UNCONNECTED_226 \SYNOPSYS_UNCONNECTED_227 \SYNOPSYS_UNCONNECTED_228 \SYNOPSYS_UNCONNECTED_229 \SYNOPSYS_UNCONNECTED_230 \SYNOPSYS_UNCONNECTED_231 \SYNOPSYS_UNCONNECTED_232 \SYNOPSYS_UNCONNECTED_233 \SYNOPSYS_UNCONNECTED_234 \SYNOPSYS_UNCONNECTED_235 \SYNOPSYS_UNCONNECTED_236 \SYNOPSYS_UNCONNECTED_237 \SYNOPSYS_UNCONNECTED_238 \SYNOPSYS_UNCONNECTED_239 \SYNOPSYS_UNCONNECTED_240 \data_head_o_flat_pretrunc }
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:317.3-321.4"
  cell \bsg_make_2D_array_width_p16_items_p5 \bm2Da
    connect \i \data_head_o_flat_pretrunc
    connect \o \data_head_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:336.3-343.4"
  cell \bsg_circular_ptr_slots_p10_max_add_p5 \c_ptr
    connect \add_i \go_cnt_i
    connect \clk \clk
    connect \n_o { \SYNOPSYS_UNCONNECTED_251 \SYNOPSYS_UNCONNECTED_252 \SYNOPSYS_UNCONNECTED_253 \SYNOPSYS_UNCONNECTED_254 }
    connect \o \iptr_r
    connect \reset_i \reset
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:347.3-354.4"
  cell \bsg_circular_ptr_slots_p10_max_add_p5 \c_ptr_data
    connect \add_i \go_cnt_i
    connect \clk \clk
    connect \n_o { \SYNOPSYS_UNCONNECTED_255 \SYNOPSYS_UNCONNECTED_256 \SYNOPSYS_UNCONNECTED_257 \SYNOPSYS_UNCONNECTED_258 }
    connect \o \iptr_r_data
    connect \reset_i \reset
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:325.3-330.4"
  cell \bsg_rotate_right_width_p10 \valid_rr
    connect \data_i \valid_i
    connect \o { \valid_head_o_pretrunc \valid_head_o }
    connect \rot_i \iptr_r
  end
end
attribute \src "verilog/bsg_assembler.v:584.1-620.10"
module \bsg_rr_f2f_middle_width_p16_middle_meet_p5
  attribute \src "verilog/bsg_assembler.v:594.16-594.29"
  wire width 5 output 3 \go_channels_o
  attribute \src "verilog/bsg_assembler.v:595.16-595.24"
  wire width 3 output 4 \go_cnt_o
  attribute \src "verilog/bsg_assembler.v:596.28-596.42"
  wire width 5 \happy_channels
  attribute \src "verilog/bsg_assembler.v:593.15-593.27"
  wire width 5 input 2 \ready_head_i
  attribute \src "verilog/bsg_assembler.v:592.15-592.27"
  wire width 5 input 1 \valid_head_i
  attribute \src "verilog/bsg_assembler.v:614.30-614.63"
  cell $and $and$verilog/bsg_assembler.v:614$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_head_i [4]
    connect \B \ready_head_i [4]
    connect \Y \happy_channels [4]
  end
  attribute \src "verilog/bsg_assembler.v:615.30-615.63"
  cell $and $and$verilog/bsg_assembler.v:615$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_head_i [3]
    connect \B \ready_head_i [3]
    connect \Y \happy_channels [3]
  end
  attribute \src "verilog/bsg_assembler.v:616.30-616.63"
  cell $and $and$verilog/bsg_assembler.v:616$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_head_i [2]
    connect \B \ready_head_i [2]
    connect \Y \happy_channels [2]
  end
  attribute \src "verilog/bsg_assembler.v:617.30-617.63"
  cell $and $and$verilog/bsg_assembler.v:617$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_head_i [1]
    connect \B \ready_head_i [1]
    connect \Y \happy_channels [1]
  end
  attribute \src "verilog/bsg_assembler.v:618.30-618.63"
  cell $and $and$verilog/bsg_assembler.v:618$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_head_i [0]
    connect \B \ready_head_i [0]
    connect \Y \happy_channels [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:600.3-604.4"
  cell \bsg_scan_width_p5_and_p1_lo_to_hi_p1 \and_scan
    connect \i \happy_channels
    connect \o \go_channels_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:608.3-612.4"
  cell \bsg_thermometer_count_width_p5 \genblk1_genblk1_thermo
    connect \i \go_channels_o
    connect \o \go_cnt_o
  end
end
attribute \src "verilog/bsg_assembler.v:686.1-964.10"
module \bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5
  attribute \src "verilog/bsg_assembler.v:890.25-894.56"
  wire width 16 $ternary$verilog/bsg_assembler.v:890$203_Y
  attribute \src "verilog/bsg_assembler.v:891.25-894.56"
  wire width 16 $ternary$verilog/bsg_assembler.v:891$202_Y
  attribute \src "verilog/bsg_assembler.v:892.25-894.56"
  wire width 16 $ternary$verilog/bsg_assembler.v:892$201_Y
  attribute \src "verilog/bsg_assembler.v:893.25-894.56"
  wire width 16 $ternary$verilog/bsg_assembler.v:893$200_Y
  attribute \src "verilog/bsg_assembler.v:894.25-894.56"
  wire width 16 $ternary$verilog/bsg_assembler.v:894$199_Y
  attribute \src "verilog/bsg_assembler.v:902.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:902$211_Y
  attribute \src "verilog/bsg_assembler.v:903.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:903$210_Y
  attribute \src "verilog/bsg_assembler.v:904.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:904$209_Y
  attribute \src "verilog/bsg_assembler.v:905.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:905$208_Y
  attribute \src "verilog/bsg_assembler.v:906.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:906$207_Y
  attribute \src "verilog/bsg_assembler.v:907.26-907.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:907$206_Y
  attribute \src "verilog/bsg_assembler.v:916.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:916$220_Y
  attribute \src "verilog/bsg_assembler.v:917.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:917$219_Y
  attribute \src "verilog/bsg_assembler.v:918.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:918$218_Y
  attribute \src "verilog/bsg_assembler.v:919.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:919$217_Y
  attribute \src "verilog/bsg_assembler.v:920.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:920$216_Y
  attribute \src "verilog/bsg_assembler.v:921.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:921$215_Y
  attribute \src "verilog/bsg_assembler.v:922.26-922.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:922$214_Y
  attribute \src "verilog/bsg_assembler.v:932.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:932$229_Y
  attribute \src "verilog/bsg_assembler.v:933.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:933$228_Y
  attribute \src "verilog/bsg_assembler.v:934.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:934$227_Y
  attribute \src "verilog/bsg_assembler.v:935.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:935$226_Y
  attribute \src "verilog/bsg_assembler.v:936.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:936$225_Y
  attribute \src "verilog/bsg_assembler.v:937.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:937$224_Y
  attribute \src "verilog/bsg_assembler.v:938.26-938.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:938$223_Y
  attribute \src "verilog/bsg_assembler.v:948.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:948$238_Y
  attribute \src "verilog/bsg_assembler.v:949.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:949$237_Y
  attribute \src "verilog/bsg_assembler.v:950.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:950$236_Y
  attribute \src "verilog/bsg_assembler.v:951.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:951$235_Y
  attribute \src "verilog/bsg_assembler.v:952.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:952$234_Y
  attribute \src "verilog/bsg_assembler.v:953.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:953$233_Y
  attribute \src "verilog/bsg_assembler.v:954.26-954.58"
  wire width 16 $ternary$verilog/bsg_assembler.v:954$232_Y
  attribute \src "verilog/bsg_assembler.v:710.8-710.10"
  wire \N0
  attribute \src "verilog/bsg_assembler.v:710.11-710.13"
  wire \N1
  attribute \src "verilog/bsg_assembler.v:710.38-710.41"
  wire \N10
  attribute \src "verilog/bsg_assembler.v:714.75-714.79"
  wire \N100
  attribute \src "verilog/bsg_assembler.v:714.80-714.84"
  wire \N101
  attribute \src "verilog/bsg_assembler.v:715.3-715.7"
  wire \N102
  attribute \src "verilog/bsg_assembler.v:715.8-715.12"
  wire \N103
  attribute \src "verilog/bsg_assembler.v:715.13-715.17"
  wire \N104
  attribute \src "verilog/bsg_assembler.v:715.18-715.22"
  wire \N105
  attribute \src "verilog/bsg_assembler.v:715.33-715.37"
  wire \N108
  attribute \src "verilog/bsg_assembler.v:715.73-715.77"
  wire \N116
  attribute \src "verilog/bsg_assembler.v:716.78-716.82"
  wire \N133
  attribute \src "verilog/bsg_assembler.v:717.3-717.7"
  wire \N134
  attribute \src "verilog/bsg_assembler.v:717.8-717.12"
  wire \N135
  attribute \src "verilog/bsg_assembler.v:717.13-717.17"
  wire \N136
  attribute \src "verilog/bsg_assembler.v:719.23-719.45"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_1
  attribute \src "verilog/bsg_assembler.v:722.3-722.26"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_10
  attribute \src "verilog/bsg_assembler.v:722.27-722.50"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_11
  attribute \src "verilog/bsg_assembler.v:719.46-719.68"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_2
  attribute \src "verilog/bsg_assembler.v:720.3-720.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_3
  attribute \src "verilog/bsg_assembler.v:720.26-720.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_4
  attribute \src "verilog/bsg_assembler.v:720.49-720.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_5
  attribute \src "verilog/bsg_assembler.v:720.72-720.94"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_6
  attribute \src "verilog/bsg_assembler.v:721.3-721.25"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_7
  attribute \src "verilog/bsg_assembler.v:721.26-721.48"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_8
  attribute \src "verilog/bsg_assembler.v:721.49-721.71"
  attribute \unused_bits "0"
  wire \SYNOPSYS_UNCONNECTED_9
  attribute \src "verilog/bsg_assembler.v:706.9-706.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:703.16-703.27"
  wire width 80 input 7 \data_head_i
  attribute \src "verilog/bsg_assembler.v:705.17-705.23"
  wire width 80 output 9 \data_o
  attribute \src "verilog/bsg_assembler.v:701.15-701.28"
  wire width 5 input 5 \go_channels_i
  attribute \src "verilog/bsg_assembler.v:702.15-702.23"
  wire width 3 input 6 \go_cnt_i
  attribute \src "verilog/bsg_assembler.v:723.14-723.20"
  wire width 3 \optr_r
  attribute \src "verilog/bsg_assembler.v:723.21-723.32"
  wire width 3 \optr_r_data
  attribute \src "verilog/bsg_assembler.v:700.16-700.28"
  wire width 5 output 4 \ready_head_o
  attribute \src "verilog/bsg_assembler.v:699.15-699.22"
  wire width 5 input 3 \ready_i
  attribute \src "verilog/bsg_assembler.v:707.9-707.14"
  wire input 2 \reset
  attribute \src "verilog/bsg_assembler.v:704.16-704.23"
  wire width 5 output 8 \valid_o
  attribute \src "verilog/bsg_assembler.v:809.17-809.38"
  cell $and $and$verilog/bsg_assembler.v:809$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N136
    connect \B \optr_r_data [2]
    connect \Y \N108
  end
  attribute \src "verilog/bsg_assembler.v:812.17-812.38"
  cell $and $and$verilog/bsg_assembler.v:812$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N133
    connect \B \optr_r_data [2]
    connect \Y \N101
  end
  attribute \src "verilog/bsg_assembler.v:816.17-816.38"
  cell $and $and$verilog/bsg_assembler.v:816$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N134
    connect \B \optr_r_data [2]
    connect \Y \N100
  end
  attribute \src "verilog/bsg_assembler.v:818.17-818.27"
  cell $and $and$verilog/bsg_assembler.v:818$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N135
    connect \B \N10
    connect \Y \N105
  end
  attribute \src "verilog/bsg_assembler.v:822.17-822.27"
  cell $and $and$verilog/bsg_assembler.v:822$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N136
    connect \B \N10
    connect \Y \N104
  end
  attribute \src "verilog/bsg_assembler.v:826.17-826.27"
  cell $and $and$verilog/bsg_assembler.v:826$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N133
    connect \B \N10
    connect \Y \N103
  end
  attribute \src "verilog/bsg_assembler.v:831.17-831.27"
  cell $and $and$verilog/bsg_assembler.v:831$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N134
    connect \B \N10
    connect \Y \N102
  end
  attribute \src "verilog/bsg_assembler.v:834.17-834.38"
  cell $and $and$verilog/bsg_assembler.v:834$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N135
    connect \B \optr_r_data [2]
    connect \Y \N116
  end
  attribute \src "verilog/bsg_assembler.v:873.17-873.48"
  cell $and $and$verilog/bsg_assembler.v:873$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \optr_r_data [0]
    connect \B \optr_r_data [1]
    connect \Y \N135
  end
  attribute \src "verilog/bsg_assembler.v:876.17-876.37"
  cell $and $and$verilog/bsg_assembler.v:876$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \optr_r_data [1]
    connect \Y \N136
  end
  attribute \src "verilog/bsg_assembler.v:880.17-880.37"
  cell $and $and$verilog/bsg_assembler.v:880$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \optr_r_data [0]
    connect \B \N0
    connect \Y \N133
  end
  attribute \src "verilog/bsg_assembler.v:884.17-884.26"
  cell $and $and$verilog/bsg_assembler.v:884$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N0
    connect \Y \N134
  end
  attribute \src "verilog/bsg_assembler.v:885.16-885.31"
  cell $not $not$verilog/bsg_assembler.v:885$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \optr_r_data [0]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_assembler.v:886.16-886.31"
  cell $not $not$verilog/bsg_assembler.v:886$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \optr_r_data [1]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_assembler.v:888.16-888.31"
  cell $not $not$verilog/bsg_assembler.v:888$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \optr_r_data [2]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_assembler.v:733.144-733.186"
  cell $shl $shl$verilog/bsg_assembler.v:733$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A { \go_channels_i \go_channels_i }
    connect \B \optr_r
    connect \Y { \valid_o \SYNOPSYS_UNCONNECTED_1 \SYNOPSYS_UNCONNECTED_2 \SYNOPSYS_UNCONNECTED_3 \SYNOPSYS_UNCONNECTED_4 \SYNOPSYS_UNCONNECTED_5 }
  end
  attribute \src "verilog/bsg_assembler.v:889.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:889$204
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:890$203_Y
    connect \B \data_head_i [15:0]
    connect \S \N101
    connect \Y \data_o [15:0]
  end
  attribute \src "verilog/bsg_assembler.v:890.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:890$203
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:891$202_Y
    connect \B \data_head_i [31:16]
    connect \S \N100
    connect \Y $ternary$verilog/bsg_assembler.v:890$203_Y
  end
  attribute \src "verilog/bsg_assembler.v:891.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:891$202
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:892$201_Y
    connect \B \data_head_i [47:32]
    connect \S \N105
    connect \Y $ternary$verilog/bsg_assembler.v:891$202_Y
  end
  attribute \src "verilog/bsg_assembler.v:892.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:892$201
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:893$200_Y
    connect \B \data_head_i [63:48]
    connect \S \N104
    connect \Y $ternary$verilog/bsg_assembler.v:892$201_Y
  end
  attribute \src "verilog/bsg_assembler.v:893.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:893$200
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:894$199_Y
    connect \B \data_head_i [79:64]
    connect \S \N103
    connect \Y $ternary$verilog/bsg_assembler.v:893$200_Y
  end
  attribute \src "verilog/bsg_assembler.v:894.25-894.56"
  cell $mux $ternary$verilog/bsg_assembler.v:894$199
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \data_head_i [15:0]
    connect \S \N102
    connect \Y $ternary$verilog/bsg_assembler.v:894$199_Y
  end
  attribute \src "verilog/bsg_assembler.v:901.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:901$212
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:902$211_Y
    connect \B \data_head_i [15:0]
    connect \S \N108
    connect \Y \data_o [31:16]
  end
  attribute \src "verilog/bsg_assembler.v:902.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:902$211
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:903$210_Y
    connect \B \data_head_i [31:16]
    connect \S \N101
    connect \Y $ternary$verilog/bsg_assembler.v:902$211_Y
  end
  attribute \src "verilog/bsg_assembler.v:903.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:903$210
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:904$209_Y
    connect \B \data_head_i [47:32]
    connect \S \N100
    connect \Y $ternary$verilog/bsg_assembler.v:903$210_Y
  end
  attribute \src "verilog/bsg_assembler.v:904.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:904$209
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:905$208_Y
    connect \B \data_head_i [63:48]
    connect \S \N105
    connect \Y $ternary$verilog/bsg_assembler.v:904$209_Y
  end
  attribute \src "verilog/bsg_assembler.v:905.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:905$208
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:906$207_Y
    connect \B \data_head_i [79:64]
    connect \S \N104
    connect \Y $ternary$verilog/bsg_assembler.v:905$208_Y
  end
  attribute \src "verilog/bsg_assembler.v:906.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:906$207
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:907$206_Y
    connect \B \data_head_i [15:0]
    connect \S \N103
    connect \Y $ternary$verilog/bsg_assembler.v:906$207_Y
  end
  attribute \src "verilog/bsg_assembler.v:907.26-907.58"
  cell $mux $ternary$verilog/bsg_assembler.v:907$206
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \data_head_i [31:16]
    connect \S \N102
    connect \Y $ternary$verilog/bsg_assembler.v:907$206_Y
  end
  attribute \src "verilog/bsg_assembler.v:915.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:915$221
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:916$220_Y
    connect \B \data_head_i [15:0]
    connect \S \N116
    connect \Y \data_o [47:32]
  end
  attribute \src "verilog/bsg_assembler.v:916.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:916$220
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:917$219_Y
    connect \B \data_head_i [31:16]
    connect \S \N108
    connect \Y $ternary$verilog/bsg_assembler.v:916$220_Y
  end
  attribute \src "verilog/bsg_assembler.v:917.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:917$219
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:918$218_Y
    connect \B \data_head_i [47:32]
    connect \S \N101
    connect \Y $ternary$verilog/bsg_assembler.v:917$219_Y
  end
  attribute \src "verilog/bsg_assembler.v:918.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:918$218
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:919$217_Y
    connect \B \data_head_i [63:48]
    connect \S \N100
    connect \Y $ternary$verilog/bsg_assembler.v:918$218_Y
  end
  attribute \src "verilog/bsg_assembler.v:919.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:919$217
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:920$216_Y
    connect \B \data_head_i [79:64]
    connect \S \N105
    connect \Y $ternary$verilog/bsg_assembler.v:919$217_Y
  end
  attribute \src "verilog/bsg_assembler.v:920.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:920$216
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:921$215_Y
    connect \B \data_head_i [15:0]
    connect \S \N104
    connect \Y $ternary$verilog/bsg_assembler.v:920$216_Y
  end
  attribute \src "verilog/bsg_assembler.v:921.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:921$215
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:922$214_Y
    connect \B \data_head_i [31:16]
    connect \S \N103
    connect \Y $ternary$verilog/bsg_assembler.v:921$215_Y
  end
  attribute \src "verilog/bsg_assembler.v:922.26-922.58"
  cell $mux $ternary$verilog/bsg_assembler.v:922$214
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \data_head_i [47:32]
    connect \S \N102
    connect \Y $ternary$verilog/bsg_assembler.v:922$214_Y
  end
  attribute \src "verilog/bsg_assembler.v:931.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:931$230
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:932$229_Y
    connect \B \data_head_i [31:16]
    connect \S \N116
    connect \Y \data_o [63:48]
  end
  attribute \src "verilog/bsg_assembler.v:932.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:932$229
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:933$228_Y
    connect \B \data_head_i [47:32]
    connect \S \N108
    connect \Y $ternary$verilog/bsg_assembler.v:932$229_Y
  end
  attribute \src "verilog/bsg_assembler.v:933.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:933$228
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:934$227_Y
    connect \B \data_head_i [63:48]
    connect \S \N101
    connect \Y $ternary$verilog/bsg_assembler.v:933$228_Y
  end
  attribute \src "verilog/bsg_assembler.v:934.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:934$227
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:935$226_Y
    connect \B \data_head_i [79:64]
    connect \S \N100
    connect \Y $ternary$verilog/bsg_assembler.v:934$227_Y
  end
  attribute \src "verilog/bsg_assembler.v:935.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:935$226
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:936$225_Y
    connect \B \data_head_i [15:0]
    connect \S \N105
    connect \Y $ternary$verilog/bsg_assembler.v:935$226_Y
  end
  attribute \src "verilog/bsg_assembler.v:936.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:936$225
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:937$224_Y
    connect \B \data_head_i [31:16]
    connect \S \N104
    connect \Y $ternary$verilog/bsg_assembler.v:936$225_Y
  end
  attribute \src "verilog/bsg_assembler.v:937.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:937$224
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:938$223_Y
    connect \B \data_head_i [47:32]
    connect \S \N103
    connect \Y $ternary$verilog/bsg_assembler.v:937$224_Y
  end
  attribute \src "verilog/bsg_assembler.v:938.26-938.58"
  cell $mux $ternary$verilog/bsg_assembler.v:938$223
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \data_head_i [63:48]
    connect \S \N102
    connect \Y $ternary$verilog/bsg_assembler.v:938$223_Y
  end
  attribute \src "verilog/bsg_assembler.v:947.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:947$239
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:948$238_Y
    connect \B \data_head_i [47:32]
    connect \S \N116
    connect \Y \data_o [79:64]
  end
  attribute \src "verilog/bsg_assembler.v:948.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:948$238
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:949$237_Y
    connect \B \data_head_i [63:48]
    connect \S \N108
    connect \Y $ternary$verilog/bsg_assembler.v:948$238_Y
  end
  attribute \src "verilog/bsg_assembler.v:949.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:949$237
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:950$236_Y
    connect \B \data_head_i [79:64]
    connect \S \N101
    connect \Y $ternary$verilog/bsg_assembler.v:949$237_Y
  end
  attribute \src "verilog/bsg_assembler.v:950.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:950$236
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:951$235_Y
    connect \B \data_head_i [15:0]
    connect \S \N100
    connect \Y $ternary$verilog/bsg_assembler.v:950$236_Y
  end
  attribute \src "verilog/bsg_assembler.v:951.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:951$235
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:952$234_Y
    connect \B \data_head_i [31:16]
    connect \S \N105
    connect \Y $ternary$verilog/bsg_assembler.v:951$235_Y
  end
  attribute \src "verilog/bsg_assembler.v:952.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:952$234
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:953$233_Y
    connect \B \data_head_i [47:32]
    connect \S \N104
    connect \Y $ternary$verilog/bsg_assembler.v:952$234_Y
  end
  attribute \src "verilog/bsg_assembler.v:953.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:953$233
    parameter \WIDTH 16
    connect \A $ternary$verilog/bsg_assembler.v:954$232_Y
    connect \B \data_head_i [63:48]
    connect \S \N103
    connect \Y $ternary$verilog/bsg_assembler.v:953$233_Y
  end
  attribute \src "verilog/bsg_assembler.v:954.26-954.58"
  cell $mux $ternary$verilog/bsg_assembler.v:954$232
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \data_head_i [79:64]
    connect \S \N102
    connect \Y $ternary$verilog/bsg_assembler.v:954$232_Y
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:736.3-743.4"
  cell \bsg_circular_ptr_slots_p5_max_add_p5 \c_ptr
    connect \add_i \go_cnt_i
    connect \clk \clk
    connect \n_o { \SYNOPSYS_UNCONNECTED_6 \SYNOPSYS_UNCONNECTED_7 \SYNOPSYS_UNCONNECTED_8 }
    connect \o \optr_r
    connect \reset_i \reset
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:747.3-754.4"
  cell \bsg_circular_ptr_slots_p5_max_add_p5 \c_ptr_data
    connect \add_i \go_cnt_i
    connect \clk \clk
    connect \n_o { \SYNOPSYS_UNCONNECTED_9 \SYNOPSYS_UNCONNECTED_10 \SYNOPSYS_UNCONNECTED_11 }
    connect \o \optr_r_data
    connect \reset_i \reset
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:726.3-731.4"
  cell \bsg_rotate_right_width_p5 \ready_rr
    connect \data_i \ready_i
    connect \o \ready_head_o
    connect \rot_i \optr_r
  end
end
attribute \src "verilog/bsg_assembler.v:361.1-387.10"
module \bsg_scan_width_p5_and_p1_lo_to_hi_p1
  attribute \src "verilog/bsg_assembler.v:367.15-367.16"
  wire width 5 input 1 \i
  attribute \src "verilog/bsg_assembler.v:368.16-368.17"
  wire width 5 output 2 \o
  attribute \src "verilog/bsg_assembler.v:370.80-370.87"
  wire \t_1__0_
  attribute \src "verilog/bsg_assembler.v:370.72-370.79"
  wire \t_1__1_
  attribute \src "verilog/bsg_assembler.v:370.64-370.71"
  wire \t_1__2_
  attribute \src "verilog/bsg_assembler.v:370.56-370.63"
  wire \t_1__3_
  attribute \src "verilog/bsg_assembler.v:370.40-370.47"
  wire \t_2__0_
  attribute \src "verilog/bsg_assembler.v:370.32-370.39"
  wire \t_2__1_
  attribute \src "verilog/bsg_assembler.v:370.24-370.31"
  wire \t_2__2_
  attribute \src "verilog/bsg_assembler.v:372.20-372.31"
  cell $and $and$verilog/bsg_assembler.v:372$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [1]
    connect \B \i [0]
    connect \Y \t_1__3_
  end
  attribute \src "verilog/bsg_assembler.v:373.20-373.31"
  cell $and $and$verilog/bsg_assembler.v:373$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [2]
    connect \B \i [1]
    connect \Y \t_1__2_
  end
  attribute \src "verilog/bsg_assembler.v:374.20-374.31"
  cell $and $and$verilog/bsg_assembler.v:374$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [3]
    connect \B \i [2]
    connect \Y \t_1__1_
  end
  attribute \src "verilog/bsg_assembler.v:375.20-375.31"
  cell $and $and$verilog/bsg_assembler.v:375$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [4]
    connect \B \i [3]
    connect \Y \t_1__0_
  end
  attribute \src "verilog/bsg_assembler.v:378.20-378.37"
  cell $and $and$verilog/bsg_assembler.v:378$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \t_1__2_
    connect \B \i [0]
    connect \Y \t_2__2_
  end
  attribute \src "verilog/bsg_assembler.v:379.20-379.37"
  cell $and $and$verilog/bsg_assembler.v:379$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \t_1__1_
    connect \B \t_1__3_
    connect \Y \t_2__1_
  end
  attribute \src "verilog/bsg_assembler.v:380.20-380.37"
  cell $and $and$verilog/bsg_assembler.v:380$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \t_1__0_
    connect \B \t_1__2_
    connect \Y \t_2__0_
  end
  attribute \src "verilog/bsg_assembler.v:385.17-385.34"
  cell $and $and$verilog/bsg_assembler.v:385$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \t_2__0_
    connect \B \i [0]
    connect \Y \o [4]
  end
  connect \o [3:0] { \t_2__1_ \t_2__2_ \t_1__3_ \i [0] }
end
attribute \src "verilog/bsg_assembler.v:551.1-580.10"
module \bsg_thermometer_count_width_p5
  attribute \src "verilog/bsg_assembler.v:560.8-560.10"
  wire \N0
  attribute \src "verilog/bsg_assembler.v:560.11-560.13"
  wire \N1
  attribute \src "verilog/bsg_assembler.v:560.14-560.16"
  wire \N2
  attribute \src "verilog/bsg_assembler.v:560.17-560.19"
  wire \N3
  attribute \src "verilog/bsg_assembler.v:561.14-561.25"
  wire width 5 \big_one_hot
  attribute \src "verilog/bsg_assembler.v:557.15-557.16"
  wire width 5 input 1 \i
  attribute \src "verilog/bsg_assembler.v:558.16-558.17"
  wire width 3 output 2 \o
  attribute \src "verilog/bsg_assembler.v:570.27-570.36"
  cell $and $and$verilog/bsg_assembler.v:570$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \i [3]
    connect \Y \big_one_hot [4]
  end
  attribute \src "verilog/bsg_assembler.v:572.27-572.36"
  cell $and $and$verilog/bsg_assembler.v:572$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \i [2]
    connect \Y \big_one_hot [3]
  end
  attribute \src "verilog/bsg_assembler.v:574.27-574.36"
  cell $and $and$verilog/bsg_assembler.v:574$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \i [1]
    connect \Y \big_one_hot [2]
  end
  attribute \src "verilog/bsg_assembler.v:576.27-576.36"
  cell $and $and$verilog/bsg_assembler.v:576$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \i [0]
    connect \Y \big_one_hot [1]
  end
  attribute \src "verilog/bsg_assembler.v:571.15-571.20"
  cell $not $not$verilog/bsg_assembler.v:571$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [4]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_assembler.v:573.15-573.20"
  cell $not $not$verilog/bsg_assembler.v:573$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [3]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_assembler.v:575.15-575.20"
  cell $not $not$verilog/bsg_assembler.v:575$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [2]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_assembler.v:577.15-577.20"
  cell $not $not$verilog/bsg_assembler.v:577$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [1]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_assembler.v:578.27-578.32"
  cell $not $not$verilog/bsg_assembler.v:578$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i [0]
    connect \Y \big_one_hot [0]
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:564.3-568.4"
  cell \bsg_encode_one_hot_width_p6 \big_encode_one_hot
    connect \addr_o \o
    connect \i { \i [4] \big_one_hot }
  end
end
attribute \src "verilog/bsg_assembler.v:2692.1-2780.10"
module \bsg_two_fifo_width_p16
  attribute \src "verilog/bsg_assembler.v:2713.69-2713.72"
  wire \N11
  attribute \src "verilog/bsg_assembler.v:2714.7-2714.10"
  wire \N16
  attribute \src "verilog/bsg_assembler.v:2714.11-2714.14"
  wire \N17
  attribute \src "verilog/bsg_assembler.v:2714.15-2714.18"
  wire \N18
  attribute \src "verilog/bsg_assembler.v:2714.19-2714.22"
  wire \N19
  attribute \src "verilog/bsg_assembler.v:2714.27-2714.30"
  wire \N21
  attribute \src "verilog/bsg_assembler.v:2714.31-2714.34"
  wire \N22
  attribute \src "verilog/bsg_assembler.v:2714.35-2714.38"
  wire \N23
  attribute \src "verilog/bsg_assembler.v:2714.39-2714.42"
  wire \N24
  attribute \src "verilog/bsg_assembler.v:2713.47-2713.49"
  wire \N4
  attribute \src "verilog/bsg_assembler.v:2713.50-2713.52"
  wire \N5
  attribute \src "verilog/bsg_assembler.v:2713.53-2713.55"
  wire \N6
  attribute \src "verilog/bsg_assembler.v:2713.56-2713.58"
  wire \N7
  attribute \src "verilog/bsg_assembler.v:2713.59-2713.61"
  wire \N8
  attribute \src "verilog/bsg_assembler.v:2713.62-2713.64"
  wire \N9
  attribute \src "verilog/bsg_assembler.v:2706.9-2706.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_assembler.v:2704.16-2704.22"
  wire width 16 input 4 \data_i
  attribute \src "verilog/bsg_assembler.v:2705.17-2705.23"
  wire width 16 output 7 \data_o
  attribute \src "verilog/bsg_assembler.v:2715.28-2715.35"
  wire \empty_r
  attribute \src "verilog/bsg_assembler.v:2715.7-2715.13"
  wire \full_r
  attribute \src "verilog/bsg_assembler.v:2715.21-2715.27"
  wire \head_r
  attribute \src "verilog/bsg_assembler.v:2710.10-2710.17"
  wire output 3 \ready_o
  attribute \src "verilog/bsg_assembler.v:2707.9-2707.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_assembler.v:2715.14-2715.20"
  wire \tail_r
  attribute \src "verilog/bsg_assembler.v:2708.9-2708.12"
  wire input 5 \v_i
  attribute \src "verilog/bsg_assembler.v:2711.10-2711.13"
  wire output 6 \v_o
  attribute \src "verilog/bsg_assembler.v:2709.9-2709.15"
  wire input 8 \yumi_i
  attribute \src "verilog/bsg_assembler.v:2747.18-2747.27"
  cell $and $and$verilog/bsg_assembler.v:2747$1749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_i
    connect \B \ready_o
    connect \Y \N5
  end
  attribute \src "verilog/bsg_assembler.v:2755.16-2755.29"
  cell $and $and$verilog/bsg_assembler.v:2755$1755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \B \N16
    connect \Y \N17
  end
  attribute \src "verilog/bsg_assembler.v:2757.16-2757.25"
  cell $and $and$verilog/bsg_assembler.v:2757$1757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \B \N16
    connect \Y \N19
  end
  attribute \src "verilog/bsg_assembler.v:2758.16-2758.28"
  cell $and $and$verilog/bsg_assembler.v:2758$1758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \yumi_i
    connect \Y \N18
  end
  attribute \src "verilog/bsg_assembler.v:2760.16-2760.25"
  cell $and $and$verilog/bsg_assembler.v:2760$1760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \B \N22
    connect \Y \N23
  end
  attribute \src "verilog/bsg_assembler.v:2761.16-2761.27"
  cell $and $and$verilog/bsg_assembler.v:2761$1761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \v_o
    connect \B \N5
    connect \Y \N21
  end
  attribute \src "verilog/bsg_assembler.v:2764.16-2764.28"
  cell $and $and$verilog/bsg_assembler.v:2764$1764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \B \N22
    connect \Y \N24
  end
  attribute \src "verilog/bsg_assembler.v:2766.3-2777.6"
  cell $sdff $auto$ff.cc:266:slice$1796
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N8
    connect \Q \full_r
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:2766.3-2777.6"
  cell $sdffce $auto$ff.cc:266:slice$1798
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N4
    connect \EN \N9
    connect \Q \tail_r
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:2766.3-2777.6"
  cell $sdffce $auto$ff.cc:266:slice$1800
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N6
    connect \EN \N11
    connect \Q \head_r
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:2766.3-2777.6"
  cell $sdff $auto$ff.cc:266:slice$1801
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N7
    connect \Q \empty_r
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_assembler.v:2748.16-2748.23"
  cell $not $not$verilog/bsg_assembler.v:2748$1750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_r
    connect \Y \ready_o
  end
  attribute \src "verilog/bsg_assembler.v:2752.15-2752.22"
  cell $not $not$verilog/bsg_assembler.v:2752$1752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tail_r
    connect \Y \N4
  end
  attribute \src "verilog/bsg_assembler.v:2753.15-2753.22"
  cell $not $not$verilog/bsg_assembler.v:2753$1753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \head_r
    connect \Y \N6
  end
  attribute \src "verilog/bsg_assembler.v:2756.16-2756.22"
  cell $not $not$verilog/bsg_assembler.v:2756$1756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \N16
  end
  attribute \src "verilog/bsg_assembler.v:2762.16-2762.24"
  cell $not $not$verilog/bsg_assembler.v:2762$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_r
    connect \Y \v_o
  end
  attribute \src "verilog/bsg_assembler.v:2763.16-2763.23"
  cell $not $not$verilog/bsg_assembler.v:2763$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \yumi_i
    connect \Y \N22
  end
  attribute \src "verilog/bsg_assembler.v:2754.15-2754.24"
  cell $or $or$verilog/bsg_assembler.v:2754$1754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \B \N19
    connect \Y \N7
  end
  attribute \src "verilog/bsg_assembler.v:2759.15-2759.24"
  cell $or $or$verilog/bsg_assembler.v:2759$1759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \B \N24
    connect \Y \N8
  end
  attribute \src "verilog/bsg_assembler.v:2730.15-2731.30"
  cell $mux $ternary$verilog/bsg_assembler.v:2730$1735
    parameter \WIDTH 1
    connect \A \N5
    connect \B 1'1
    connect \S \reset_i
    connect \Y \N9
  end
  attribute \src "verilog/bsg_assembler.v:2736.16-2737.35"
  cell $mux $ternary$verilog/bsg_assembler.v:2736$1739
    parameter \WIDTH 1
    connect \A \yumi_i
    connect \B 1'1
    connect \S \reset_i
    connect \Y \N11
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:2718.3-2728.4"
  cell \bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0 \mem_1r1w
    connect \r_addr_i \head_r
    connect \r_data_o \data_o
    connect \r_v_i \v_o
    connect \w_addr_i \tail_r
    connect \w_clk_i \clk_i
    connect \w_data_i \data_i
    connect \w_reset_i \reset_i
    connect \w_v_i \N5
  end
end
attribute \top 1
attribute \src "verilog/bsg_assembler.v:3.1-47.10"
module \top
  attribute \src "verilog/bsg_assembler.v:26.9-26.27"
  wire input 3 \calibration_done_i
  attribute \src "verilog/bsg_assembler.v:24.9-24.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_assembler.v:19.17-19.23"
  wire width 160 input 5 \data_i
  attribute \src "verilog/bsg_assembler.v:23.17-23.23"
  wire width 80 output 10 \data_o
  attribute \src "verilog/bsg_assembler.v:21.15-21.31"
  wire width 4 input 7 \in_top_channel_i
  attribute \src "verilog/bsg_assembler.v:22.15-22.32"
  wire width 3 input 8 \out_top_channel_i
  attribute \src "verilog/bsg_assembler.v:25.9-25.14"
  wire input 2 \reset
  attribute \src "verilog/bsg_assembler.v:18.15-18.22"
  wire width 10 input 4 \valid_i
  attribute \src "verilog/bsg_assembler.v:28.10-28.17"
  wire output 9 \valid_o
  attribute \src "verilog/bsg_assembler.v:27.9-27.15"
  wire input 11 \yumi_i
  attribute \src "verilog/bsg_assembler.v:20.16-20.22"
  wire width 10 output 6 \yumi_o
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_assembler.v:31.3-44.4"
  cell \bsg_assembler_in \wrapper
    connect \calibration_done_i \calibration_done_i
    connect \clk \clk
    connect \data_i \data_i
    connect \data_o \data_o
    connect \in_top_channel_i \in_top_channel_i
    connect \out_top_channel_i \out_top_channel_i
    connect \reset \reset
    connect \valid_i \valid_i
    connect \valid_o \valid_o
    connect \yumi_i \yumi_i
    connect \yumi_o \yumi_o
  end
end

6. Printing statistics.

=== bsg_assembler_in ===

   Number of wires:                 29
   Number of wire bits:            381
   Number of public wires:          29
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and_1                         15
     bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512      1
     bsg_two_fifo_width_p16          5

=== bsg_circular_ptr_slots_p10_max_add_p5 ===

   Number of wires:                 15
   Number of wire bits:             27
   Number of public wires:          15
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_4                          1
     $add_5                          1
     $mux_4                          1
     $sdff_4                         1
     $sub_5                          1

=== bsg_circular_ptr_slots_p5_max_add_p5 ===

   Number of wires:                 13
   Number of wire bits:             22
   Number of public wires:          13
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_3                          1
     $add_4                          1
     $mux_3                          1
     $sdff_3                         1
     $sub_4                          1

=== bsg_encode_one_hot_width_p1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_encode_one_hot_width_p2 ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $or_1                           1
     bsg_encode_one_hot_width_p1      2

=== bsg_encode_one_hot_width_p4 ===

   Number of wires:                  5
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $or_1                           2
     bsg_encode_one_hot_width_p2      2

=== bsg_encode_one_hot_width_p6 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_encode_one_hot_width_p8      1

=== bsg_encode_one_hot_width_p8 ===

   Number of wires:                  5
   Number of wire bits:             17
   Number of public wires:           5
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $or_1                           3
     bsg_encode_one_hot_width_p4      2

=== bsg_make_2D_array_width_p16_items_p5 ===

   Number of wires:                  2
   Number of wire bits:            160
   Number of public wires:           2
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0 ===

   Number of wires:                 12
   Number of wire bits:             73
   Number of public wires:          12
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe_16                        2
     $mux_1                         16
     $mux_2                          1
     $not_1                          1

=== bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0 ===

   Number of wires:                  8
   Number of wire bits:             38
   Number of public wires:           8
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0      1

=== bsg_rotate_right_width_p10 ===

   Number of wires:                 13
   Number of wire bits:             34
   Number of public wires:          13
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shr_20                         1

=== bsg_rotate_right_width_p5 ===

   Number of wires:                  8
   Number of wire bits:             18
   Number of public wires:           8
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shr_10                         1

=== bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512 ===

   Number of wires:               1540
   Number of wire bits:           1973
   Number of public wires:         317
   Number of public wire bits:     750
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1441
     $and_1                         22
     $mux_1                       1400
     $not_1                          7
     $or_1                           7
     bsg_make_2D_array_width_p16_items_p5      2
     bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5      1
     bsg_rr_f2f_middle_width_p16_middle_meet_p5      1
     bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5      1

=== bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5 ===

   Number of wires:                271
   Number of wire bits:            626
   Number of public wires:         271
   Number of public wire bits:     626
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $shl_20                         1
     $shr_320                        1
     bsg_circular_ptr_slots_p10_max_add_p5      2
     bsg_make_2D_array_width_p16_items_p5      1
     bsg_rotate_right_width_p10      1

=== bsg_rr_f2f_middle_width_p16_middle_meet_p5 ===

   Number of wires:                  5
   Number of wire bits:             23
   Number of public wires:           5
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and_1                          5
     bsg_scan_width_p5_and_p1_lo_to_hi_p1      1
     bsg_thermometer_count_width_p5      1

=== bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5 ===

   Number of wires:                 69
   Number of wire bits:            729
   Number of public wires:          37
   Number of public wire bits:     217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $and_1                         12
     $mux_16                        37
     $not_1                          3
     $shl_10                         1
     bsg_circular_ptr_slots_p5_max_add_p5      2
     bsg_rotate_right_width_p5       1

=== bsg_scan_width_p5_and_p1_lo_to_hi_p1 ===

   Number of wires:                  9
   Number of wire bits:             17
   Number of public wires:           9
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $and_1                          8

=== bsg_thermometer_count_width_p5 ===

   Number of wires:                  7
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and_1                          4
     $not_1                          5
     bsg_encode_one_hot_width_p6      1

=== bsg_two_fifo_width_p16 ===

   Number of wires:                 27
   Number of wire bits:             57
   Number of public wires:          27
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and_1                          7
     $mux_1                          2
     $not_1                          6
     $or_1                           2
     $sdff_1                         2
     $sdffce_1                       2
     bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0      1

=== top ===

   Number of wires:                 11
   Number of wire bits:            272
   Number of public wires:          11
   Number of public wire bits:     272
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_assembler_in                1

=== design hierarchy ===

   top                               1
     bsg_assembler_in                1
       bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512      1
         bsg_make_2D_array_width_p16_items_p5      2
         bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5      1
           bsg_circular_ptr_slots_p10_max_add_p5      2
           bsg_make_2D_array_width_p16_items_p5      1
           bsg_rotate_right_width_p10      1
         bsg_rr_f2f_middle_width_p16_middle_meet_p5      1
           bsg_scan_width_p5_and_p1_lo_to_hi_p1      1
           bsg_thermometer_count_width_p5      1
             bsg_encode_one_hot_width_p6      1
               bsg_encode_one_hot_width_p8      1
                 bsg_encode_one_hot_width_p4      2
                   bsg_encode_one_hot_width_p2      2
                     bsg_encode_one_hot_width_p1      2
         bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5      1
           bsg_circular_ptr_slots_p5_max_add_p5      2
           bsg_rotate_right_width_p5      1
       bsg_two_fifo_width_p16        5
         bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0      1
           bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0      1

   Number of wires:               2321
   Number of wire bits:           5607
   Number of public wires:        1066
   Number of public wire bits:    3872
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1766
     $add_3                          2
     $add_4                          4
     $add_5                          2
     $and_1                        101
     $dffe_16                       10
     $mux_1                       1490
     $mux_16                        37
     $mux_2                          5
     $mux_3                          2
     $mux_4                          2
     $not_1                         50
     $or_1                          28
     $sdff_1                        10
     $sdff_3                         2
     $sdff_4                         2
     $sdffce_1                      10
     $shl_10                         1
     $shl_20                         1
     $shr_10                         1
     $shr_20                         1
     $shr_320                        1
     $sub_4                          2
     $sub_5                          2

