FSP Configuration
  Board "Custom User Board (Any Device)"
  R7FA8D1BHECFC
    part_number: R7FA8D1BHECFC
    rom_size_bytes: 2064384
    ram_size_bytes: 917504
    data_flash_size_bytes: 12288
    package_style: QFP
    package_pins: 176
    number of cores: 1
    
  R7FA8D1BHECFC
  RA8D1
    series: 8
    
  RA8D1 Family
    Enable inline BSP IRQ functions: Enabled
    SDRAM: SDRAM Support: Enabled
    SDRAM: Timings: tRAS (cycles): 6 cycles
    SDRAM: Timings: tRCD (cycles): 3 cycles
    SDRAM: Timings: tRP (cycles): 3 cycles
    SDRAM: Timings: tWR (cycles): 2 cycles
    SDRAM: Timings: tCL (cycles): 3 cycles
    SDRAM: Timings: tRFC (cycles): 937
    SDRAM: Timings: tREFW (cycles): 8 cycles
    SDRAM: Initialization: Auto-Refresh Interval (ARFI): 10 cycles
    SDRAM: Initialization: Auto-Refresh Count (ARFC): 8 times
    SDRAM: Initialization: Precharge Cycle Count (PRC): 3 cycles
    SDRAM: Address Multiplex Shift: 9-bit shift
    SDRAM: Endian Mode: Little Endian
    SDRAM: Continuous Access Mode: Enabled
    SDRAM: Bus Width: 16-bit
    Security: Exceptions: Exception Response: Non-Maskable Interrupt
    Security: Exceptions: BusFault, HardFault, and NMI Target: Secure State
    Security: System Reset Request Accessibility: Secure State
    Security: Exceptions: Prioritize Secure Exceptions: Disabled
    Security: System Reset Status Accessibility: Both Secure and Non-Secure State
    Security: Battery Backup Accessibility: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM0 Protection: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM1 Protection: Both Secure and Non-Secure State
    Security: SRAM Accessibility: Standby SRAM Protection: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register A: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register B: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register C: Both Secure and Non-Secure State
    Security: Graphics Power Domain Security Attribution: Secure State
    Security: Uninitialized Non-Secure Application Fallback: Enable Uninitialized Non-Secure Application Fallback
    Clocks: HOCO FLL Function: Enabled
    Clocks: Clock Settling Delay: Enabled
    Clocks: Sleep Mode Entry and Exit Delays: Enabled
    Clocks: RTOS Sleep on Idle: Disabled
    Clocks: MSTP Change Delays: Enabled
    Clocks: Settling Delay (us): 150
    Main Oscillator Wait Time: 8163 cycles
    Cache settings: Data cache: Disabled
    
  RA8D1 Device Options
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Start Mode: IWDT is stopped after a reset (Register-start mode)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Timeout Period: 2048 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Stop Control: Stop counting when in Sleep,Deep SleepSnooze modec, or Software Standby
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Timeout Period: 16384 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Clock Frequency Division Ratio: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Reset Interrupt Request: Reset
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT0: Stop Control: Stop counting when entering Sleep mode
    OFS Registers: OFS2 (Option Function Select Register 2) Settings: Enabled
    OFS Registers: OFS2 (Option Function Select Register 2) Settings: DCDC: Enabled
    OFS Registers: DUALSEL (Dual Mode Select Register) Settings: Disabled
    OFS Registers: DUALSEL (Dual Mode Select Register) Settings: Bank Mode: Linear
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Disabled
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Level: 1.60 V
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Low Power Consumption: Voltage monitor 0 Low Power Consumption Disabled
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: WDT/IWDT Software Debug Control: Disabled (WDT and IWDT continue operating while the CPU is in the debug state)
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Tightly Coupled Memory (TCM)/Cache ECC: Disable ECC function for TCM and Cache
    OFS Registers: BANKSEL (Bank Select Register) Settings: Disabled
    OFS Registers: BANKSEL (Bank Select Register) Settings: Startup Bank Switch: Disabled
    OFS Registers: BANKSEL (Bank Select Register) Settings: Block Swap Select: Disabled
    OFS Registers: BPS (Block Protect Setting Register) Settings: Disabled
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS0: 
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS1: 
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS2: 
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS3: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: Disabled
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS0: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS1: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS2: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS3: 
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Enabled
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Voltage Detection 0 Level: 1.60 V
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Voltage Detection 0 Low Power Consumption: Voltage monitor 0 Low Power Consumption Disabled
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: WDT/IWDT Software Debug Control: Disabled (WDT and IWDT continue operating while the CPU is in the debug state)
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Tightly Coupled Memory (TCM)/Cache ECC: Disable ECC function for TCM and Cache
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Disabled
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Startup Bank Switch: Disabled
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Block Swap Select: Disabled
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: Disabled
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC0: 
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC1: 
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC2: 
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC3: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: Disabled
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC0: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC1: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC2: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC3: 
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: Enabled
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: Voltage Detection 0 Level Security Attribution: VDSEL setting loads from OFS1_SEC
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: Voltage Detection 0 Circuit Start Security Attribution: PVDAS setting loads from OFS1_SEC
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: Voltage Detection 0 Low Power Consumption Security Attribution: PVDLPSEL setting loads from OFS1_SEC
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: WDT/IWDT Software Debug Control Security Attribution: SWDBG setting loads from OFS1_SEC
    OFS Registers: OFS1_SEL (OFS1 Security Attribution) Settings: Tightly Coupled Memory (TCM)/Cache ECC Security Attribution: INITECCEN setting loads from OFS1_SEC
    OFS Registers: BANKSEL_SEL (Banksel Security Attribution) Settings: Disabled
    OFS Registers: BANKSEL_SEL (Banksel Security Attribution) Settings: Flash Bank Select Accessibility: Non-Secure State
    OFS Registers: BPS_SEL (BPS Security Attribution) Settings: Disabled
    OFS Registers: BPS_SEL (BPS Security Attribution) Settings: BPS_SEL0: 
    OFS Registers: BPS_SEL (BPS Security Attribution) Settings: BPS_SEL1: 
    OFS Registers: BPS_SEL (BPS Security Attribution) Settings: BPS_SEL2: 
    OFS Registers: BPS_SEL (BPS Security Attribution) Settings: BPS_SEL3: 
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL0 (FSBL Control Register 0) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL0 (FSBL Control Register 0) Settings: FSBLEN: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL0 (FSBL Control Register 0) Settings: FSBLSKIPSW: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL0 (FSBL Control Register 0) Settings: FSBLSKIPDS: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL0 (FSBL Control Register 0) Settings: FSBLCLK: 240 MHz
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL1 (FSBL Control Register 1) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL1 (FSBL Control Register 1) Settings: FSBLEXMDFSBLEN: Secure boot with report measurement
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL2 (FSBL Control Register 2) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL2 (FSBL Control Register 2) Settings: PORTPN: PORTn15
    OFS Registers: First Stage Bootloader (FSBL): FSBLCTRL2 (FSBL Control Register 2) Settings: PORTGN: None
    OFS Registers: First Stage Bootloader (FSBL): Code Certificate: SACC0 (Start Address of Code Certificate 0) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): Code Certificate: SACC0 (Start Address of Code Certificate 0) Settings: Address: 0xFFFFFFFF
    OFS Registers: First Stage Bootloader (FSBL): Code Certificate: SACC1 (Start Address of Code Certificate 1) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): Code Certificate: SACC1 (Start Address of Code Certificate 1) Settings: Address: 0xFFFFFFFF
    OFS Registers: First Stage Bootloader (FSBL): SAMR (Start Address of Measurement Report) Settings: Disabled
    OFS Registers: First Stage Bootloader (FSBL): SAMR (Start Address of Measurement Report) Settings: Address: 0xFFFFFFFF
    
  RA8D1 event data
  RA Common
    Main stack size (bytes): 0x400
    Heap size (bytes): 0
    Bootloader Secondary XIP: Disabled
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Not Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 1000
    
  Clocks
    XTAL 24000000Hz
    HOCO 48MHz
    PLL Src: XTAL
    PLL Div /2
    PLL Mul x80-99|Mul x80|PLL Mul x80.00
    PLL1P Div /2
    PLL1Q Div /3
    PLL1R Div /3
    PLL2 Disabled
    PLL2 Div /2
    PLL2 Mul x80-99|Mul x96|PLL2 Mul x96.00
    PLL2P Div /2
    PLL2Q Div /2
    PLL2R Div /2
    Clock Src: PLL1P
    CLKOUT Disabled
    SCICLK Src: PLL1P
    SPICLK Disabled
    CANFDCLK Disabled
    LCDCLK Src: PLL1P
    I3CCLK Disabled
    USBCLK Src: HOCO
    USB60CLK Disabled
    OCTACLK Disabled
    CPUCLK Div /1
    ICLK Div /2
    PCLKA Div /4
    PCLKB Div /8
    PCLKC Div /8
    PCLKD Div /4
    PCLKE Div /2
    SDCLK Enabled
    BCLK Div /4
    EBCLK Div /2
    FCLK Div /8
    CLKOUT Div /1
    SCICLK Div /4
    SPICLK Div /4
    CANFDCLK Div /8
    LCDCLK Div /4
    I3CCLK Div /3
    USBCLK Div /1
    USB60CLK Div /8
    OCTACLK Div /4
    
  Pin Configurations
    R7FA8D1BHECFC.pincfg -> g_bsp_pin_cfg
      AVCC0 155 SYSTEM_AVCC0 - - - - - - - - IO "Read only" - 
      AVCC_MIPI 58 SYSTEM_AVCC_MIPI - - - - - - - - IO "Read only" - 
      AVCC_USBHS 26 SYSTEM_AVCC_USBHS - - - - - - - - IO "Read only" - 
      AVSS0 156 SYSTEM_AVSS0 - - - - - - - - IO "Read only" - 
      MIPI_CLN 53 SYSTEM_MIPI_CLN - - - - - - - - IO "Read only" - 
      MIPI_CLP 52 SYSTEM_MIPI_CLP - - - - - - - - IO "Read only" - 
      MIPI_DL0N 51 SYSTEM_MIPI_DL0N - - - - - - - - IO "Read only" - 
      MIPI_DL0P 50 SYSTEM_MIPI_DL0P - - - - - - - - IO "Read only" - 
      MIPI_DL1N 55 SYSTEM_MIPI_DL1N - - - - - - - - IO "Read only" - 
      MIPI_DL1P 54 SYSTEM_MIPI_DL1P - - - - - - - - IO "Read only" - 
      P000 169 - - - - Disabled - - "ACMPHS1: IVCMP1_2; ADC1: AN100; IRQ6: IRQ6-DS" - None - - 
      P001 168 - - - - Disabled - - "ACMPHS0: IVREF_0; ADC1: AN101; IRQ7: IRQ7-DS" - None - - 
      P002 167 - - - - Disabled - - "ACMPHS1: IVCMP1_3; ADC1: AN102; IRQ8: IRQ8-DS" - None - - 
      P003 166 - - - - Disabled - - "ACMPHS1: IVREF_1; ADC1: AN104" - None - - 
      P004 165 - - - - Disabled - - "ACMPHS0: IVCMP0_2; ADC0: AN000; IRQ9: IRQ9-DS" - None - - 
      P005 164 - - - - Disabled - - "ADC0: AN001; IRQ10: IRQ10-DS" - None - - 
      P006 163 - - - - Disabled - - "ACMPHS0: IVCMP0_3; ADC0: AN002; IRQ11: IRQ11-DS" - None - - 
      P007 162 - - - - Disabled - - "ADC0: AN004" - None - - 
      P008 161 - - - - Disabled - - "ADC0: AN008; IRQ12: IRQ12-DS" - None - - 
      P009 160 - - - - Disabled - - "ADC0: AN006; IRQ13: IRQ13-DS" - None - - 
      P010 159 - - - - Disabled - - "ACMPHS0: IVCMP0_0; ADC0: AN005; IRQ14: IRQ14" - None - - 
      P014 152 - - - - Disabled - - "ADC0: AN007; DAC120: DA0" - None - - 
      P015 151 - - - - Disabled - - "ADC1: AN105; DAC121: DA1; IRQ13: IRQ13" - None - - 
      P100 132 - - - - Disabled - - "AGT0: AGTIO0; GPT8: GTIOC8B; GPT_POEGA: GTETRGA; IRQ2: IRQ2; OSPI: OM_SIO0; SCI9: DE9; SCI9: SCK9; SPI1: MISO1" - None - - 
      P101 129 - - - - Disabled - - "AGT0: AGTEE0; GPT8: GTIOC8A; GPT_POEGB: GTETRGB; IRQ1: IRQ1; OSPI: OM_SIO3; SCI9: RXD9; SPI1: MOSI1" - None - - 
      P102 128 - - - - Disabled - - "ADC(Digital): ADTRG0; AGT0: AGTO0; CANFD0: CRX0; GPT2: GTIOC2B; GPT_OPS: GTOWLO; OSPI: OM_SIO4; SCI9: TXD9; SPI1: RSPCK1" - None - - 
      P103 127 - - - - Disabled - - "CANFD0: CTX0; GPT2: GTIOC2A; GPT_OPS: GTOWUP; OSPI: OM_SIO2; SCI9: CTS_RTS9; SCI9: DE9; SPI1: SSLB0" - None - - 
      P104 126 - - - - Disabled - - "GPT1: GTIOC1B; GPT_POEGB: GTETRGB; IRQ1: IRQ1; OSPI: OM_CS1; SCI9: CTS9; SPI1: SSLB1" - None - - 
      P105 125 - - - - Disabled - - "GPT1: GTIOC1A; IRQ0: IRQ0; OSPI: OM_ECSINT1; SPI1: SSLB2; ULPT1: ULPTO1_A-DS" - None - - 
      P106 124 - - - - Disabled - - "AGT0: AGTOB0; GPT8: GTIOC8B; GPT_OPS: GTOWLO; OSPI: OM_RESET; SPI1: SSLB3; ULPT1: ULPTEE1_A-DS" - None - - 
      P107 123 - - - - Disabled - - "AGT0: AGTOA0; GPT8: GTIOC8A; GPT_OPS: GTOWUP; OSPI: OM_CS0" - None - - 
      P112 89 SDRAM_DQM1 - H - "Peripheral mode" - - "BUS: A0; BUS: BC0; ETHER_MII: ET0_CRS; ETHER_RMII: RMII0_CRS_DV; GLCD: LCD_DATA10; GPT3: GTIOC3B; SCI0: TXD0; SDRAM: A0; SDRAM: DQM1; SPI0: SSLA2; SSIE: SSIBLK0; ULPT0: ULPTOB0_A-DS" - IO - - 
      P113 90 SDRAM_CKE - H - "Peripheral mode" - - "BUS: CS1#; ETHER_MII: ET0_EXOUT; ETHER_RMII: ET0_EXOUT; GLCD: LCD_DATA9; GPT2: GTIOC2A; SCI0: RXD0; SDRAM: CKE; SPI0: SSLA1; SSIE: SSIFS0; SSIE: SSILRCK0; ULPT0: ULPTOA0_A-DS" - O - - 
      P114 91 SDRAM_WE - H - "Peripheral mode" - - "BUS: CS0#; ETHER_MII: ET0_LINKSTA; ETHER_RMII: ET0_LINKSTA; GLCD: LCD_DATA8; GPT2: GTIOC2B; SCI0: CTS_RTS0; SCI0: DE0; SDRAM: WE; SPI0: SSLA0; SSIE0: SSIRXD0" - O - - 
      P115 92 SDRAM_SDCS - H - "Peripheral mode" - - "ETHER_MII: ET0_WOL; ETHER_RMII: ET0_WOL; GLCD: LCD_DATA7; GPT5: GTIOC5A; SCI0: CTS0; SDRAM: SDCS; SPI0: MOSI0; SSIE0: SSITXD0" - O - - 
      P200 68 GPIO MIPI_SELECT - - "Output mode (Initial Low)" - - "IRQ: NMI" - IO - - 
      P201 67 - - - - Disabled - - "SYSTEM: MD" - None - - 
      P206 49 MIPI_DSI_TE - L None "Peripheral mode" - - "BUS: CS7#; GPT_OPS: GTIU; IIC1: SDA1; IRQ0: IRQ0-DS; MIPI: DSI_TE; SCI4: RXD4; SDHI0: SD0DAT2; SPI0: SSLA2; SSIE1: SSIDATA1; USB FS: USB_VBUSEN" - IO - - 
      P208 65 JTAG/SWD_TDI - L None "Peripheral mode" - - "CANFD1: CRX1; CLKOUT: VCOUT; GPT1: GTIOC1B; GPT_OPS: GTOVLO; IRQ3: IRQ3; JTAG/SWD: TDI; SCI9: RXD9" - IO - - 
      P209 64 JTAG/SWD_TDO - L - "Peripheral mode" - - "CANFD1: CTX1; CLKOUT: CLKOUT; GPT1: GTIOC1A; GPT_OPS: GTOVUP; JTAG/SWD: TDO; SCI9: TXD9; TRACE: TRACESWO" - IO - - 
      P210 63 JTAG/SWD_TMS - L - "Peripheral mode" - - "GPT0: GTIOC0B; GPT_OPS: GTOULO; JTAG/SWD: SWDIO; JTAG/SWD: TMS; SCI9: CTS_RTS9; SCI9: DE9" - IO - - 
      P211 62 JTAG/SWD_TCK - L - "Peripheral mode" - - "GPT0: GTIOC0A; GPT_OPS: GTOUUP; JTAG/SWD: SWCLK; JTAG/SWD: TCK; SCI9: DE9; SCI9: SCK9" - IO - - 
      P212 24 - - - - Disabled - - "AGT1: AGTEE1; CGC: EXTAL; GPT0: GTIOC0B; GPT_POEGD: GTETRGD; IRQ3: IRQ3; SCI1: RXD1" - None - - 
      P213 23 - - - - Disabled - - "ADC(Digital): ADTRG1; CGC: XTAL; GPT0: GTIOC0A; GPT_POEGC: GTETRGC; IRQ2: IRQ2; SCI1: TXD1; ULPT0: ULPTEE0" - None - - 
      P300 88 SDRAM_A1 - H None "Peripheral mode" - - "BUS: A1; ETHER_MII: ET0_RX_CLK; ETHER_RMII: RMII0_RX_ER; GLCD: LCD_DATA11; GPT3: GTIOC3A; IRQ4: IRQ4; SCI0: DE0; SCI0: SCK0; SDRAM: A1; SDRAM: DQM3; SPI0: SSLA3; ULPT0: ULPTEVI0_A-DS" - O - - 
      P301 87 SDRAM_A2 - H None "Peripheral mode" - - "AGT0: AGTIO0; BUS: A2; ETHER_MII: ET0_ERXD0; ETHER_RMII: RMII0_RXD1; GLCD: LCD_DATA12; GPT4: GTIOC4B; GPT_OPS: GTOULO; IRQ6: IRQ6; SDHI0: SD0DAT3; SDRAM: A2; ULPT0: ULPTEE0_A-DS" - O - - 
      P302 86 SDRAM_A3 - H None "Peripheral mode" - - "BUS: A3; ETHER_MII: ET0_ERXD1; ETHER_RMII: RMII0_RXD0; GLCD: LCD_DATA13; GPT4: GTIOC4A; GPT_OPS: GTOUUP; IRQ5: IRQ5; SDHI0: SD0DAT2; SDRAM: A3; ULPT0: ULPTO0_A-DS" - O - - 
      P303 85 SDRAM_A4 - H - "Peripheral mode" - - "BUS: A4; ETHER_MII: ET0_ETXD0; ETHER_RMII: REF50CK0; GLCD: LCD_DATA14; GPT7: GTIOC7B; SDHI0: SD0DAT1; SDRAM: A4" - O - - 
      P304 82 SDRAM_A5 - H None "Peripheral mode" - - "BUS: A5; ETHER_MII: ET0_ETXD1; ETHER_RMII: RMII0_TXD0; GPT7: GTIOC7A; GPT_OPS: GTOVLO; IRQ9: IRQ9; SDHI0: SD0DAT0; SDRAM: A5; TRACE: TDATA3; ULPT1: ULPTO1" - O - - 
      P305 81 SDRAM_A6 - H None "Peripheral mode" - - "BUS: A6; ETHER_MII: ET0_RX_ER; ETHER_RMII: RMII0_TXD1; GPT_OPS: GTOVUP; IRQ8: IRQ8; SDHI0: SD0WP; SDRAM: A6; TRACE: TDATA2; ULPT1: ULPTEE1" - O - - 
      P306 80 SDRAM_A7 - H - "Peripheral mode" - - "BUS: A7; ETHER_MII: ET0_TX_EN; ETHER_RMII: RMII0_TXD_EN; GPT_OPS: GTIW; SDHI0: SD0CD; SDRAM: A7; TRACE: TDATA1; ULPT1: ULPTEVI1" - O - - 
      P307 79 SDRAM_A8 - H - "Peripheral mode" - - "BUS: A8; ETHER_MII: ET0_MDIO; ETHER_RMII: ET0_MDIO; GPT_OPS: GTIV; SDHI0: SD0CMD; SDRAM: A8; TRACE: TDATA0; ULPT1: ULPTOA1" - O - - 
      P308 78 SDRAM_A9 - H - "Peripheral mode" - - "BUS: A9; ETHER_MII: ET0_MDC; ETHER_RMII: ET0_MDC; GPT_OPS: GTIU; SCI9: CTS9; SDHI0: SD0CLK; SDRAM: A9; TRACE: TCLK; ULPT1: ULPTOB1" - O - - 
      P309 77 SDRAM_A10 - H - "Peripheral mode" - - "BUS: A10; ETHER_MII: ET0_ETXD3; GLCD: LCD_DATA15; SCI3: RXD3; SDRAM: A10" - O - - 
      P310 76 SDRAM_A11 - H - "Peripheral mode" - - "AGT1: AGTEE1; BUS: A11; ETHER_MII: ET0_ETXD2; GLCD: LCD_DATA16; SCI3: TXD3; SDRAM: A11" - O - - 
      P311 75 SDRAM_A12 - H - "Peripheral mode" - - "AGT1: AGTOB1; BUS: A12; CANFD0: CRX0; ETHER_MII: ET0_TX_ER; GLCD: LCD_DATA17; GPT_OPS: GTADSM1; SCI3: DE3; SCI3: SCK3; SDRAM: A12" - O - - 
      P312 74 SDRAM_A13 - H - "Peripheral mode" - - "AGT1: AGTOA1; BUS: A13; CANFD0: CTX0; ETHER_MII: ET0_TX_CLK; GLCD: LCD_DATA18; GPT_OPS: GTADSM0; SCI3: CTS_RTS3; SCI3: DE3; SDRAM: A13" - O - - 
      P400 1 - - - - Disabled - - "ADC(Digital): ADTRG1; AGT1: AGTIO1; CEU: VIO_D0; ETHER_MII: ET0_WOL; ETHER_RMII: ET0_WOL; GPT6: GTIOC6A; I3C0: I3C_SCL0; IRQ0: IRQ0; SCI1: TXD1; SDHI1: SD1CLK; SSIE: AUDIO_CLK" - None - - 
      P401 2 - - - - Disabled - - "CANFD0: CTX0; CEU: VIO_D1; ETHER_MII: ET0_MDC; ETHER_RMII: ET0_MDC; GPT6: GTIOC6B; GPT_POEGA: GTETRGA; I3C0: I3C_SDA0; IRQ5: IRQ5-DS; SCI1: RXD1; SDHI1: SD1CMD" - None - - 
      P402 3 - - - - Disabled - - "CAC: CACREF; CANFD0: CRX0; ETHER_MII: ET0_MDIO; ETHER_RMII: ET0_MDIO; IRQ4: IRQ4-DS; RTC: RTCIC0; SCI1: DE1; SCI1: SCK1; SDHI1: SD1DAT0; SSIE: AUDIO_CLK" - None - - 
      P403 4 - - - - Disabled - - "ETHER_MII: ET0_LINKSTA; ETHER_RMII: ET0_LINKSTA; GPT3: GTIOC3A; IRQ14: IRQ14-DS; RTC: RTCIC1; SCI1: CTS_RTS1; SCI1: DE1; SDHI1: SD1DAT1; SSIE: SSIBLK0" - None - - 
      P404 5 - - - - Disabled - - "CEU: VIO_D3; ETHER_MII: ET0_EXOUT; ETHER_RMII: ET0_EXOUT; GPT3: GTIOC3B; IRQ15: IRQ15-DS; RTC: RTCIC2; SCI1: CTS1; SDHI1: SD1DAT2; SSIE: SSIFS0; SSIE: SSILRCK0" - None - - 
      P405 6 - - - - Disabled - - "AGT1: AGTIO1; CEU: VIO_D2; ETHER_MII: ET0_TX_EN; ETHER_RMII: RMII0_TXD_EN; GPT1: GTIOC1A; SCI2: DE2; SCI2: SCK2; SDHI1: SD1DAT3; SSIE0: SSITXD0" - None - - 
      P406 7 - - - - Disabled - - "CEU: VIO_D3; CGC: EXCIN; ETHER_MII: ET0_RX_ER; ETHER_RMII: RMII0_TXD1; GPT1: GTIOC1B; SCI2: TXD2; SDHI1: SD1CD; SPI0: SSLA3; SSIE0: SSIRXD0" - None - - 
      P407 44 "USB FS_USB_VBUS" - L - "Peripheral mode" - - "ADC(Digital): ADTRG0; AGT0: AGTIO0; BUS: CS6#; GPT10: GTIOC10B; IIC0: SDA0; RTC: RTCOUT; SCI4: CTS_RTS4; SCI4: DE4; SPI0: SSLA3; USB FS: USB_VBUS" - IO - - 
      P408 43 GPIO BACKLIGHT L - "Output mode (Initial Low)" - - "BUS: A17; GPT10: GTIOC10A; GPT_OPS: GTOWLO; IIC0: SCL0; IRQ7: IRQ7; SCI3: RXD3; SCI4: CTS4; ULPT0: ULPTOB0; USB FS: USB_VBUSEN; USB HS: USBHS_VBUSEN" - IO - - 
      P409 42 IIC0_SDA0 - M None "Peripheral mode" - - "BUS: A18; GPT_OPS: GTOWUP; IIC0: SDA0; IRQ6: IRQ6; SCI3: TXD3; ULPT0: ULPTOA0; USB FS: USB_OVRCURA_A-DS; USB HS: USBHS_OVRCURA" - IO - - 
      P410 41 IIC0_SCL0 - M None "Peripheral mode" - - "AGT1: AGTOB1; BUS: A19; GPT9: GTIOC9B; GPT_OPS: GTOVLO; IIC0: SCL0; IRQ5: IRQ5; SCI3: DE3; SCI3: SCK3; SDHI0: SD0DAT1; SPI1: MISO1; USB FS: USB_OVRCURB_A-DS; USB HS: USBHS_OVRCURB" - IO - - 
      P411 40 GPIO LED_STATE L - "Output mode (Initial Low)" - - "AGT1: AGTOA1; BUS: A20; GPT9: GTIOC9A; GPT_OPS: GTOVUP; IRQ4: IRQ4; SCI3: CTS_RTS3; SCI3: DE3; SDHI0: SD0DAT0; SPI1: MOSI1; USB FS: USB_ID; USB HS: USBHS_ID" - IO - - 
      P412 39 - - - - Disabled - - "AGT1: AGTEE1; BUS: A21; GPT_OPS: GTOULO; SCI3: CTS3; SDHI0: SD0CMD; SPI1: RSPCK1; USB FS: USB_EXICEN; USB HS: USBHS_EXICEN" - None - - 
      P413 38 - - - - Disabled - - "BUS: A22; GPT_OPS: GTOUUP; SDHI0: SD0CLK; SPI1: SSLB0; ULPT1: ULPTEE1" - None - - 
      P414 37 SCI4_RXD4 UART4_RX L None "Peripheral mode" - - "BUS: A23; CANFD1: CRX1; CEU: VIO_D13; GPT0: GTIOC0B; GPT_OPS: GTADSM1; IRQ9: IRQ9; SCI4: RXD4; SDHI0: SD0WP; SPI1: SSLB1" - I - - 
      P415 36 SCI4_TXD4 UART4_TX L None "Peripheral mode" - - "BUS: WAIT; CANFD1: CTX1; CEU: VIO_D12; GPT0: GTIOC0A; GPT_OPS: GTADSM0; IRQ8: IRQ8; SCI4: TXD4; SDHI0: SD0CD; SPI1: SSLB2" - O - - 
      P500 145 - - - - Disabled - - "ADC1: AN121; CAC: CACREF; SDHI1: SD1DAT1; USB FS: USB_VBUSEN" - None - - 
      P501 146 - - - - Disabled - - "ADC1: AN120; SDHI1: SD1DAT2; USB FS: USB_OVRCURA" - None - - 
      P502 147 - - - - Disabled - - "ADC0: AN019; ADC1: AN119; SDHI1: SD1DAT3; USB FS: USB_OVRCURB" - None - - 
      P511 176 - - - - Disabled - - "CANFD1: CRX1; GPT0: GTIOC0B; IIC1: SDA1; IRQ15: IRQ15" - None - - 
      P512 175 - - - - Disabled - - "CANFD1: CTX1; GPT0: GTIOC0A; IIC1: SCL1; IRQ14: IRQ14" - None - - 
      P513 174 - - - - Disabled - - "ACMPHS1: IVCMP1_0; ADC0: AN016; ADC1: AN116; CEU: VIO_FLD; GLCD: LCD_TCON2" - None - - 
      P600 122 - - - - Disabled - - "CAC: CACREF; GPT6: GTIOC6B; OSPI: OM_RSTO1; ULPT1: ULPTEVI1_A-DS" - None - - 
      P601 121 SDRAM_DQ0 - H - "Peripheral mode" - - "BUS: D0; GPT6: GTIOC6A; OSPI: OM_WP1; RTC: RTCOUT; SCI0: DE0; SCI0: SCK0; SDRAM: DQ0; ULPT0: ULPTEVI0" - IO - - 
      P602 120 SDRAM_DQ1 - H - "Peripheral mode" - - "BUS: D1; GPT7: GTIOC7B; SCI0: RXD0; SDRAM: DQ1; ULPT0: ULPTEE0" - IO - - 
      P603 119 SDRAM_DQ2 - H - "Peripheral mode" - - "BUS: D2; GPT7: GTIOC7A; SCI0: TXD0; SDRAM: DQ2; ULPT0: ULPTO0" - IO - - 
      P604 118 SDRAM_DQ3 - H - "Peripheral mode" - - "BUS: D3; GPT8: GTIOC8B; SCI0: CTS_RTS0; SCI0: DE0; SDRAM: DQ3" - IO - - 
      P605 117 SDRAM_DQ4 - H - "Peripheral mode" - - "BUS: D4; GPT8: GTIOC8A; SCI0: CTS0; SDRAM: DQ4" - IO - - 
      P606 116 SDRAM_DQ5 - H - "Peripheral mode" - - "BUS: D5; SDRAM: DQ5" - IO - - 
      P607 110 SDRAM_DQ6 - H - "Peripheral mode" - - "BUS: D6; GLCD: LCD_EXTCLK; SDRAM: DQ6" - IO - - 
      P609 93 SDRAM_DQ8 - H - "Peripheral mode" - - "BUS: D8; CANFD1: CTX1; ETHER_MII: ET0_RX_DV; GLCD: LCD_DATA6; GPT5: GTIOC5B; SCI0: TXD0; SDRAM: DQ8; SPI0: MISO0; ULPT1: ULPTOA1_A-DS" - IO - - 
      P610 96 SDRAM_DQ9 - H - "Peripheral mode" - - "BUS: D9; CANFD1: CRX1; ETHER_MII: ET0_COL; GLCD: LCD_DATA5; GPT4: GTIOC4A; SCI0: RXD0; SDRAM: DQ9; SPI0: RSPCK0; ULPT1: ULPTOB1_A-DS" - IO - - 
      P611 97 SDRAM_DQ10 - H - "Peripheral mode" - - "BUS: D10; CAC: CACREF; CLKOUT: CLKOUT; ETHER_MII: ET0_ERXD2; GLCD: LCD_DATA4; GPT4: GTIOC4B; SCI0: DE0; SCI0: SCK0; SDRAM: DQ10; SPI0: MOSI0" - IO - - 
      P612 98 SDRAM_DQ11 - H - "Peripheral mode" - - "BUS: D11; ETHER_MII: ET0_ERXD3; GLCD: LCD_DATA3; SCI0: CTS_RTS0; SCI0: DE0; SDRAM: DQ11; SPI0: SSLA0" - IO - - 
      P613 99 SDRAM_DQ12 - H - "Peripheral mode" - - "AGT1: AGTO1; BUS: D12; GLCD: LCD_DATA2; GPT_POEGA: GTETRGA; SCI0: CTS0; SDRAM: DQ12" - IO - - 
      P614 100 SDRAM_DQ13 - H - "Peripheral mode" - - "AGT0: AGTO0; BUS: D13; GLCD: LCD_DATA1; GPT_POEGB: GTETRGB; SDRAM: DQ13" - IO - - 
      P615 101 SDRAM_DQ14 - H None "Peripheral mode" - - "BUS: D14; GLCD: LCD_DATA0; GPT_POEGC: GTETRGC; IRQ7: IRQ7; SDRAM: DQ14; USB FS: USB_VBUSEN" - IO - - 
      P700 8 - - - - Disabled - - "CEU: VIO_D4; ETHER_MII: ET0_ETXD1; ETHER_RMII: RMII0_TXD0; GPT5: GTIOC5A; SCI2: RXD2; SDHI1: SD1WP; SPI0: MISO0; SSIE1: SSIDATA1" - None - - 
      P701 9 - - - - Disabled - - "CEU: VIO_D5; ETHER_MII: ET0_ETXD0; ETHER_RMII: REF50CK0; GPT5: GTIOC5B; SCI2: CTS_RTS2; SCI2: DE2; SDHI1: SD1DAT4; SPI0: MOSI0; SSIE: SSIFS1; SSIE: SSILRCK1; ULPT1: ULPTO1" - None - - 
      P702 10 - - - - Disabled - - "CEU: VIO_D6; ETHER_MII: ET0_ERXD1; ETHER_RMII: RMII0_RXD0; GPT6: GTIOC6A; SCI2: CTS2; SDHI1: SD1DAT5; SPI0: RSPCK0; SSIE: SSIBLK1; ULPT0: ULPTO0" - None - - 
      P703 11 - - - - Disabled - - "AGT1: AGTO1; CEU: VIO_D7; CLKOUT: VCOUT; ETHER_MII: ET0_ERXD0; ETHER_RMII: RMII0_RXD1; GPT6: GTIOC6B; SDHI1: SD1DAT6; SPI0: SSLA0" - None - - 
      P704 12 - - - - Disabled - - "AGT0: AGTO0; CANFD0: CTX0; CEU: VIO_D8; ETHER_MII: ET0_RX_CLK; ETHER_RMII: RMII0_RX_ER; GPT_OPS: GTADSM0; SDHI1: SD1DAT7; SPI0: SSLA1" - None - - 
      P705 13 - - - - Disabled - - "AGT0: AGTIO0; CANFD0: CRX0; CEU: VIO_D9; ETHER_MII: ET0_CRS; ETHER_RMII: RMII0_CRS_DV; GPT_OPS: GTADSM1; SCI1: CTS1; SPI0: SSLA2" - None - - 
      P706 14 GPIO RESET_N L - "Output mode (Initial Low)" - - "AGT0: AGTIO0; CEU: VIO_D10; IRQ7: IRQ7; SCI1: RXD1; USB HS: USBHS_OVRCURB_A-DS" - IO - - 
      P707 15 - - - - Disabled - - "GLCD: LCD_DATA23; IRQ8: IRQ8; SCI1: TXD1; USB HS: USBHS_OVRCURA_A-DS" - None - - 
      P708 35 - - - - Disabled - - "BUS: BC1; BUS: WR1; CAC: CACREF; CEU: VIO_CLK; IRQ11: IRQ11; SCI4: DE4; SCI4: SCK4; SPI1: SSLB3; SSIE: AUDIO_CLK" - None - - 
      P709 34 - - - - Disabled - - "BUS: CS4#; CEU: VIO_HD; IRQ10: IRQ10; SCI4: CTS_RTS4; SCI4: DE4" - None - - 
      P710 33 - - - - Disabled - - "BUS: CS5#; CEU: VIO_VD; SCI4: CTS4" - None - - 
      P800 133 - - - - Disabled - - "AGT0: AGTOA0; GPT11: GTIOC11A; GPT_OPS: GTIU; IRQ11: IRQ11; OSPI: OM_SIO5; SCI2: CTS2" - None - - 
      P801 134 - - - - Disabled - - "AGT0: AGTOB0; GPT11: GTIOC11B; GPT_OPS: GTIV; IRQ12: IRQ12; OSPI: OM_DQS; SCI2: TXD2" - None - - 
      P802 135 - - - - Disabled - - "GPT12: GTIOC12A; GPT_OPS: GTIW; OSPI: OM_SIO6; SCI2: RXD2" - None - - 
      P803 136 - - - - Disabled - - "GPT12: GTIOC12B; GPT_POEGC: GTETRGC; OSPI: OM_SIO1; SCI2: DE2; SCI2: SCK2" - None - - 
      P804 137 - - - - Disabled - - "GPT13: GTIOC13A; GPT_POEGD: GTETRGD; IRQ14: IRQ14; OSPI: OM_SIO7; SCI2: CTS_RTS2; SCI2: DE2" - None - - 
      P805 173 - - - - Disabled - - "ADC0: AN017; ADC1: AN117; CEU: VIO_D15; GLCD: LCD_TCON0" - None - - 
      P806 172 - - - - Disabled - - "ADC0: AN018; ADC1: AN118; CEU: VIO_D14; GLCD: LCD_CLK; IRQ0: IRQ0" - None - - 
      P808 138 - - - - Disabled - - "GPT13: GTIOC13B; IRQ15: IRQ15; OSPI: OM_SCLK" - None - - 
      P809 139 - - - - Disabled - - "OSPI: OM_SCLKN" - None - - 
      P810 142 - - - - Disabled - - "SDHI1: SD1CLK; ULPT0: ULPTOA0" - None - - 
      P811 143 - - - - Disabled - - "SDHI1: SD1CMD; ULPT0: ULPTOB0; USB FS: USB_ID" - None - - 
      P812 144 - - - - Disabled - - "ADC1: AN122; SDHI1: SD1DAT0; USB FS: USB_EXICEN" - None - - 
      P814 47 "USB FS_USB_DP" - L - "Peripheral mode" - - "CANFD0: CRX0; GPT8: GTIOC8B; USB FS: USB_DP" - IO - - 
      P815 46 "USB FS_USB_DM" - L - "Peripheral mode" - - "CANFD0: CTX0; GPT8: GTIOC8A; USB FS: USB_DM" - IO - - 
      P905 73 SDRAM_A14 - H None "Peripheral mode" - - "BUS: A14; GLCD: LCD_DATA19; IRQ8: IRQ8; SCI3: CTS3; SDRAM: A14" - O - - 
      P906 72 SDRAM_A15 - H None "Peripheral mode" - - "BUS: A15; GLCD: LCD_DATA20; GPT13: GTIOC13B; IRQ9: IRQ9; SDRAM: A15; USB FS: USB_ID" - O - - 
      P907 71 - - - - Disabled - - "BUS: A16; GLCD: LCD_DATA21; GPT13: GTIOC13A; IRQ10: IRQ10; SDRAM: A16; USB FS: USB_EXICEN" - None - - 
      P908 70 SDRAM_RAS - H None "Peripheral mode" - - "BUS: CS2#; GLCD: LCD_DATA22; GPT12: GTIOC12B; IRQ11: IRQ11; SDRAM: RAS; USB HS: USBHS_ID" - O - - 
      P909 69 SDRAM_CAS - H - "Peripheral mode" - - "BUS: CS3#; GLCD: LCD_DATA23; GPT12: GTIOC12A; SDRAM: CAS; USB HS: USBHS_EXICEN" - O - - 
      PA00 108 SDRAM_DQ7 - H - "Peripheral mode" - - "BUS: D7; GLCD: LCD_CLK; SDRAM: DQ7" - IO - - 
      PA01 107 - - - - Disabled - - "BUS: RD; GLCD: LCD_TCON0" - None - - 
      PA08 102 SDRAM_DQ15 - H None "Peripheral mode" - - "BUS: D15; GLCD: LCD_TCON3; GPT_POEGD: GTETRGD; IRQ6: IRQ6; SDRAM: DQ15" - IO - - 
      PA09 103 SDRAM_SDCLK - HH None "Peripheral mode" - - "BUS: EBCLK; GLCD: LCD_TCON2; IRQ5: IRQ5; SDRAM: SDCLK" - O - - 
      PA10 104 SDRAM_DQM0 - H None "Peripheral mode" - - "BUS: WR; BUS: WR0; GLCD: LCD_TCON1; IRQ4: IRQ4; SDRAM: DQM0" - IO - - 
      PB00 16 - - - - Disabled - - "GLCD: LCD_DATA22; SCI1: DE1; SCI1: SCK1; USB HS: USBHS_VBUSEN" - None - - 
      PB01 17 - - - - Disabled - - "BUS: ALE; CEU: VIO_D11; GLCD: LCD_DATA18; SCI1: CTS_RTS1; SCI1: DE1; USB HS: USBHS_VBUS" - None - - 
      RES 66 SYSTEM_RES - - - - - - - - IO "Read only" - 
      USBHS_DM 29 SYSTEM_USBHS_DM - - - - - - - - IO "Read only" - 
      USBHS_DP 30 SYSTEM_USBHS_DP - - - - - - - - IO "Read only" - 
      USBHS_RREF 27 SYSTEM_USBHS_RREF - - - - - - - - IO "Read only" - 
      VBATT 18 SYSTEM_VBATT - - - - - - - - IO "Read only" - 
      VCC 94 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 25 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 149 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 60 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 171 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 106 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 84 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC18_MIPI 56 SYSTEM_VCC18_MIPI - - - - - - - - IO "Read only" - 
      VCC2 130 SYSTEM_VCC2 - - - - - - - - IO "Read only" - 
      VCC2 140 SYSTEM_VCC2 - - - - - - - - IO "Read only" - 
      VCC_DCDC 111 SYSTEM_VCC_DCDC - - - - - - - - IO "Read only" - 
      VCC_DCDC 112 SYSTEM_VCC_DCDC - - - - - - - - IO "Read only" - 
      VCC_USB 48 SYSTEM_VCC_USB - - - - - - - - IO "Read only" - 
      VCC_USBHS 32 SYSTEM_VCC_USBHS - - - - - - - - IO "Read only" - 
      VCL 19 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL 148 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL 61 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL 109 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VLO 113 SYSTEM_VLO - - - - - - - - IO "Read only" - 
      VLO 114 SYSTEM_VLO - - - - - - - - IO "Read only" - 
      VREFH 154 SYSTEM_VREFH - - - - - - - - IO "Read only" - 
      VREFH0 158 SYSTEM_VREFH0 - - - - - - - - IO "Read only" - 
      VREFL 153 SYSTEM_VREFL - - - - - - - - IO "Read only" - 
      VREFL0 157 SYSTEM_VREFL0 - - - - - - - - IO "Read only" - 
      VSS 95 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 22 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 131 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 141 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 150 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 59 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 170 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 105 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 83 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS1_USBHS 31 SYSTEM_VSS1_USBHS - - - - - - - - IO "Read only" - 
      VSS2_USBHS 28 SYSTEM_VSS2_USBHS - - - - - - - - IO "Read only" - 
      VSS_DCDC 115 SYSTEM_VSS_DCDC - - - - - - - - IO "Read only" - 
      VSS_MIPI 57 SYSTEM_VSS_MIPI - - - - - - - - IO "Read only" - 
      VSS_USB 45 SYSTEM_VSS_USB - - - - - - - - IO "Read only" - 
      XCIN 20 CGC_XCIN - - - - - - - - IO "Read only" - 
      XCOUT 21 CGC_XCOUT - - - - - - - - IO "Read only" - 
    
  User Events
    
  User Event Links
    
  Linker Section Mappings
    *(.bss.g_heap): RAM Uninitialized
    *(.bss.g_main_stack): RAM Uninitialized
    
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    CCD Support: Not Supported
    
  Module "Graphics LCD (r_glcdc)"
    Parameter Checking: Default (BSP)
    Color Correction: Off
    
  Module "MIPI Display (r_mipi_dsi)"
    Parameter Checking: Default (BSP)
    
  Module "MIPI Physical Layer (r_mipi_phy)"
  Module "I2C Master (r_iic_master)"
    Parameter Checking: Enabled
    DTC on Transmission and Reception: Disabled
    10-bit slave addressing: Disabled
    
  Module "UART (r_sci_b_uart)"
    Parameter Checking: Default (BSP)
    FIFO Support: Disable
    DTC Support: Disable
    Flow Control Support: Disable
    
  HAL
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      1st Port ELC Trigger Source: Disabled
      2nd Port ELC Trigger Source: Disabled
      3rd Port ELC Trigger Source: Disabled
      4th Port ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
    Instance "g_display0 Graphics LCD (r_glcdc)"
      General: Name: g_display0
      Interrupts: Callback Function: glcdc_callback
      Interrupts: Line Detect Interrupt Priority: Priority 12
      Interrupts: Underflow 1 Interrupt Priority: Disabled
      Interrupts: Underflow 2 Interrupt Priority: Disabled
      Input: Graphics Layer 1: General: Enabled: Yes
      Input: Graphics Layer 1: General: Horizontal size: 480
      Input: Graphics Layer 1: General: Vertical size: 854
      Input: Graphics Layer 1: General: Horizontal position: 0
      Input: Graphics Layer 1: General: Vertical position: 0
      Input: Graphics Layer 1: Framebuffer: Framebuffer name: fb_background
      Input: Graphics Layer 1: Framebuffer: Number of framebuffers: 2
      Input: Graphics Layer 1: Framebuffer: Section for framebuffer allocation: .sdram_noinit
      Input: Graphics Layer 1: General: Color format: RGB565 (16-bit)
      Input: Graphics Layer 1: General: Line descending mode: Disabled
      Input: Graphics Layer 1: Line Repeat: Enable: Off
      Input: Graphics Layer 1: Line Repeat: Repeat count: 0
      Input: Graphics Layer 1: Fading: Mode: None
      Input: Graphics Layer 1: Fading: Speed: 0
      Input: Graphics Layer 2: General: Enabled: No
      Input: Graphics Layer 2: General: Horizontal size: 480
      Input: Graphics Layer 2: General: Vertical size: 854
      Input: Graphics Layer 2: General: Horizontal position: 0
      Input: Graphics Layer 2: General: Vertical position: 0
      Input: Graphics Layer 2: Framebuffer: Framebuffer name: fb_foreground
      Input: Graphics Layer 2: Framebuffer: Number of framebuffers: 2
      Input: Graphics Layer 2: Framebuffer: Section for framebuffer allocation: .sdram_noinit
      Input: Graphics Layer 2: General: Color format: RGB565 (16-bit)
      Input: Graphics Layer 2: General: Line descending mode: Disabled
      Input: Graphics Layer 2: Line Repeat: Enable: Off
      Input: Graphics Layer 2: Line Repeat: Repeat count: 0
      Input: Graphics Layer 2: Fading: Mode: None
      Input: Graphics Layer 2: Fading: Speed: 0
      Output: Timing: Horizontal total cycles: 800
      Output: Timing: Horizontal active video cycles: 640
      Output: Timing: Horizontal back porch cycles: 80
      Output: Timing: Horizontal sync signal cycles: 64
      Output: Timing: Horizontal sync signal polarity: Low active
      Output: Timing: Vertical total lines: 500
      Output: Timing: Vertical active video lines: 480
      Output: Timing: Vertical back porch lines: 13
      Output: Timing: Vertical sync signal lines: 4
      Output: Timing: Vertical sync signal polarity: High active
      Output: Timing: Data Enable Signal Polarity: High active
      Output: Timing: Sync edge: Falling edge
      Output: Format: Color format: 24bits RGB888
      Output: Format: Color order: RGB
      Output: Format: Endian: Little endian
      Output: Background: Alpha: 255
      Output: Background: Red: 0
      Output: Background: Green: 0
      Output: Background: Blue: 0
      CLUT: Enabled: No
      CLUT: Size: 256
      TCON: Hsync pin select: LCD_TCON1
      TCON: Vsync pin select: LCD_TCON0
      TCON: Data enable (DE) pin select: LCD_TCON2
      TCON: Panel clock source: Internal clock (GLCDCLK)
      TCON: Panel clock division ratio: 1/8
      Color Correction: Process order: Brightness/contrast first
      Color Correction: Brightness: Enabled: No
      Color Correction: Brightness: Red channel: 512
      Color Correction: Brightness: Green channel: 512
      Color Correction: Brightness: Blue channel: 512
      Color Correction: Contrast: Enabled: No
      Color Correction: Contrast: Red channel gain: 128
      Color Correction: Contrast: Green channel gain: 128
      Color Correction: Contrast: Blue channel gain: 128
      Color Correction: Gamma: Red: Off
      Color Correction: Gamma: Green: Off
      Color Correction: Gamma: Blue: Off
      Color Correction: Gamma: Table Mode: Variable
      Color Correction: Gamma: Tables: Red: Gain: 0: 1024
      Color Correction: Gamma: Tables: Red: Gain: 1: 1024
      Color Correction: Gamma: Tables: Red: Gain: 2: 1024
      Color Correction: Gamma: Tables: Red: Gain: 3: 1024
      Color Correction: Gamma: Tables: Red: Gain: 4: 1024
      Color Correction: Gamma: Tables: Red: Gain: 5: 1024
      Color Correction: Gamma: Tables: Red: Gain: 6: 1024
      Color Correction: Gamma: Tables: Red: Gain: 7: 1024
      Color Correction: Gamma: Tables: Red: Gain: 8: 1024
      Color Correction: Gamma: Tables: Red: Gain: 9: 1024
      Color Correction: Gamma: Tables: Red: Gain: 10: 1024
      Color Correction: Gamma: Tables: Red: Gain: 11: 1024
      Color Correction: Gamma: Tables: Red: Gain: 12: 1024
      Color Correction: Gamma: Tables: Red: Gain: 13: 1024
      Color Correction: Gamma: Tables: Red: Gain: 14: 1024
      Color Correction: Gamma: Tables: Red: Gain: 15: 1024
      Color Correction: Gamma: Tables: Red: Threshold: 1: 64
      Color Correction: Gamma: Tables: Red: Threshold: 2: 128
      Color Correction: Gamma: Tables: Red: Threshold: 3: 192
      Color Correction: Gamma: Tables: Red: Threshold: 4: 256
      Color Correction: Gamma: Tables: Red: Threshold: 5: 320
      Color Correction: Gamma: Tables: Red: Threshold: 6: 384
      Color Correction: Gamma: Tables: Red: Threshold: 7: 448
      Color Correction: Gamma: Tables: Red: Threshold: 8: 512
      Color Correction: Gamma: Tables: Red: Threshold: 9: 576
      Color Correction: Gamma: Tables: Red: Threshold: 10: 640
      Color Correction: Gamma: Tables: Red: Threshold: 11: 704
      Color Correction: Gamma: Tables: Red: Threshold: 12: 768
      Color Correction: Gamma: Tables: Red: Threshold: 13: 832
      Color Correction: Gamma: Tables: Red: Threshold: 14: 896
      Color Correction: Gamma: Tables: Red: Threshold: 15: 960
      Color Correction: Gamma: Tables: Green: Gain: 0: 1024
      Color Correction: Gamma: Tables: Green: Gain: 1: 1024
      Color Correction: Gamma: Tables: Green: Gain: 2: 1024
      Color Correction: Gamma: Tables: Green: Gain: 3: 1024
      Color Correction: Gamma: Tables: Green: Gain: 4: 1024
      Color Correction: Gamma: Tables: Green: Gain: 5: 1024
      Color Correction: Gamma: Tables: Green: Gain: 6: 1024
      Color Correction: Gamma: Tables: Green: Gain: 7: 1024
      Color Correction: Gamma: Tables: Green: Gain: 8: 1024
      Color Correction: Gamma: Tables: Green: Gain: 9: 1024
      Color Correction: Gamma: Tables: Green: Gain: 10: 1024
      Color Correction: Gamma: Tables: Green: Gain: 11: 1024
      Color Correction: Gamma: Tables: Green: Gain: 12: 1024
      Color Correction: Gamma: Tables: Green: Gain: 13: 1024
      Color Correction: Gamma: Tables: Green: Gain: 14: 1024
      Color Correction: Gamma: Tables: Green: Gain: 15: 1024
      Color Correction: Gamma: Tables: Green: Threshold: 1: 64
      Color Correction: Gamma: Tables: Green: Threshold: 2: 128
      Color Correction: Gamma: Tables: Green: Threshold: 3: 192
      Color Correction: Gamma: Tables: Green: Threshold: 4: 256
      Color Correction: Gamma: Tables: Green: Threshold: 5: 320
      Color Correction: Gamma: Tables: Green: Threshold: 6: 384
      Color Correction: Gamma: Tables: Green: Threshold: 7: 448
      Color Correction: Gamma: Tables: Green: Threshold: 8: 512
      Color Correction: Gamma: Tables: Green: Threshold: 9: 576
      Color Correction: Gamma: Tables: Green: Threshold: 10: 640
      Color Correction: Gamma: Tables: Green: Threshold: 11: 704
      Color Correction: Gamma: Tables: Green: Threshold: 12: 768
      Color Correction: Gamma: Tables: Green: Threshold: 13: 832
      Color Correction: Gamma: Tables: Green: Threshold: 14: 896
      Color Correction: Gamma: Tables: Green: Threshold: 15: 960
      Color Correction: Gamma: Tables: Blue: Gain: 0: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 1: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 2: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 3: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 4: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 5: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 6: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 7: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 8: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 9: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 10: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 11: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 12: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 13: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 14: 1024
      Color Correction: Gamma: Tables: Blue: Gain: 15: 1024
      Color Correction: Gamma: Tables: Blue: Threshold: 1: 64
      Color Correction: Gamma: Tables: Blue: Threshold: 2: 128
      Color Correction: Gamma: Tables: Blue: Threshold: 3: 192
      Color Correction: Gamma: Tables: Blue: Threshold: 4: 256
      Color Correction: Gamma: Tables: Blue: Threshold: 5: 320
      Color Correction: Gamma: Tables: Blue: Threshold: 6: 384
      Color Correction: Gamma: Tables: Blue: Threshold: 7: 448
      Color Correction: Gamma: Tables: Blue: Threshold: 8: 512
      Color Correction: Gamma: Tables: Blue: Threshold: 9: 576
      Color Correction: Gamma: Tables: Blue: Threshold: 10: 640
      Color Correction: Gamma: Tables: Blue: Threshold: 11: 704
      Color Correction: Gamma: Tables: Blue: Threshold: 12: 768
      Color Correction: Gamma: Tables: Blue: Threshold: 13: 832
      Color Correction: Gamma: Tables: Blue: Threshold: 14: 896
      Color Correction: Gamma: Tables: Blue: Threshold: 15: 960
      Dithering: Enabled: No
      Dithering: Mode: Truncate
      Dithering: Pattern A: Pattern 11
      Dithering: Pattern B: Pattern 11
      Dithering: Pattern C: Pattern 11
      Dithering: Pattern D: Pattern 11
      
      Instance "g_mipi_dsi0 MIPI Display (r_mipi_dsi)"
        General: Name: g_mipi_dsi0
        Options: LCD External Clock Hz: 0
        Low Power: Ultra Low Power State Wakeup Period (us): 1000
        Clock Lane: Continuous Mode: Enable
        Data Lane: Number of Data Lanes: 2
        Video Mode: Pixel Packet: Sync Pulse: HSE and VSE are transmitted
        Video Mode: Pixel Packet: Virtual Channel ID: 0
        Video Mode: Delay Override (0 to disable): 0
        Video Mode: Prevent LP Transition: 
        Interrupts: dsi_seq0 Interrupt Priority: Priority 12
        Interrupts: dsi_seq1 Interrupt Priority: Priority 12
        Interrupts: dsi_vin1 Interrupt Priority: Priority 12
        Interrupts: dsi_rcv Interrupt Priority: Priority 12
        Interrupts: dsi_ferr Interrupt Priority: Priority 12
        Interrupts: dsi_ppi Interrupt Priority: Priority 12
        Interrupts: Receive Interrupt Enable: BTA Request End, LP-RX Host Processor Timeout, Turnaround Acknowledge Timeout, Response Packet Receive, EoTp Receive, Tearing Effect Trigger Receive, ACK Trigger Receive, External Tearing Effect Detect, Malform Error, Multi Bit ECC Error, Unexpected Packet Error, Word Count Error, CRC Error, Internal Bus Error, Receive Buffer Overflow Error, Peripheral Response Timeout Error, No Response Error, Retrun Packet Size Error, Single Bit ECC Error, Acknowledge and Error Report Receive
        Interrupts: Fatal Error Interrupt Enable: HS TX Timeout, LP-RX Host Processor Timeout, Turnaround Acknowledge Timeout, Escape mode Entry Error, LPDT Sync Error, Control Error, LP0 Contention Error, LP1 Contention Error
        Interrupts: Physical Lane Interrupt Enable: 
        Interrupts: Video Mode Interrupt Enable: Video Buffer Underflow Error, Video Buffer Overflow Error
        Interrupts: Sequence Channel 0 Interrupt Enable: All Actions Finish, All Descriptors Finish, Tx Internal Bus Error, Receive Fatal Error, Receive Fail, Receive Packet Data Fail, Receive Correctable Error Interrupt, Receive Acknowledge and Error Report Packet
        Interrupts: Sequence Channel 1 Interrupt Enable: All Actions Finish, All Descriptors Finish, Packet Size Error, Tx Internal Bus Error, Receive Fatal Error, Receive Fail, Receive Packet Data Fail, Receive Correctable Error Interrupt, Receive Acknowledge and Error Report Packet
        Interrupts: Callback: mipi_dsi_callback
        Interrupts: Callback Context: NULL
        Options: Data Scramble Enable: Disable
        Options: EoTP Enable: Enable
        Options: ECC Check Enable: Enable
        Options: CRC Enable: 
        Options: Maximum Return Packet Size: 1
        Options: External Tearing Effect Detection Sense Select: Rising Edge
        Options: HS-TX Timeout Count (us): 0
        Options: LP-RX Host Processor Timeout (us): 0
        Options: Turnaround Acknowledge Timeout (us): 0
        Options: Peripheral Response Timeout (us): 0
        Options: LP Write Response Timeout (us): 0
        Options: LP Read Response Timeout (us): 0
        Options: HS Write Response Timeout (us): 0
        Options: HS Read Response Timeout (us): 0
        
        Instance "g_mipi_phy0 MIPI Physical Layer (r_mipi_phy)"
          General: Name: g_mipi_phy0
          DSI PLL Frequency (MHz): 1000.00
          Timing: LP Clock Divider: 5
          Timing: TINIT (ns): 600000
          Timing: THSPREP: ns: 40
          Timing: THSPREP: UI: 5
          Timing: THSSETT: ns: 200
          Timing: THSSETT: UI: 0
          Timing: THSZERO: ns: 140
          Timing: THSZERO: UI: 10
          Timing: THSTRAIL: ns: 60
          Timing: THSTRAIL: UI: 4
          Timing: TCLKPOST: ns: 60
          Timing: TCLKPOST: UI: 52
          Timing: TCLKPRE: ns: 0
          Timing: TCLKPRE: UI: 8
          Timing: TCLKPREP: ns: 75
          Timing: TCLKPREP: UI: 0
          Timing: TCLKSETT: ns: 500
          Timing: TCLKSETT: UI: 0
          Timing: TCLKMISS: ns: 300
          Timing: TCLKMISS: UI: 0
          Timing: TLPX: ns: 60
          Timing: TLPX: UI: 0
          Timing: TCLKTRL: ns: 60
          Timing: TCLKTRL: UI: 0
          Timing: TCLKZERO: ns: 230
          Timing: TCLKZERO: UI: 0
          Timing: THSEXIT: ns: 100
          Timing: THSEXIT: UI: 0
          
    Instance "g_i2c_master0 I2C Master (r_iic_master)"
      Name: g_i2c_master0
      Channel: 0
      Rate: Standard
      Custom Rate (bps): 0
      Rise Time (ns): 120
      Fall Time (ns): 120
      Duty Cycle (%): 50
      Slave Address: 72
      Address Mode: 7-Bit
      Timeout Mode: Short Mode
      Timeout during SCL Low: Enabled
      Callback: i2c_master_callback
      Interrupt Priority Level: Priority 12
      
    Instance "g_uart4 UART (r_sci_b_uart)"
      General: Name: g_uart4
      General: Channel: 4
      General: Data Bits: 8bits
      General: Parity: None
      General: Stop Bits: 1bit
      Baud: Baud Rate: 115200
      Baud: Baud Rate Modulation: Disabled
      Baud: Max Error (%): 1
      Flow Control: CTS/RTS Selection: Hardware RTS
      Flow Control: Software RTS Port: Disabled
      Flow Control: Software RTS Pin: Disabled
      Extra: Clock Source: Internal Clock
      Extra: Start bit detection: Falling Edge
      Extra: Noise Filter: Disable
      Extra: Receive FIFO Trigger Level: Max
      Extra: RS-485: DE Pin: Disable
      Extra: RS-485: DE Pin Polarity: Active High
      Extra: RS-485: DE Pin Assertion Time: 1
      Extra: RS-485: DE Pin Negation Time: 1
      Interrupts: Callback: usart_callback
      Interrupts: Receive Interrupt Priority: Priority 12
      Interrupts: Transmit Data Empty Interrupt Priority: Priority 12
      Interrupts: Transmit End Interrupt Priority: Priority 12
      Interrupts: Error Interrupt Priority: Priority 12
      
