INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/VERILOG-Lab/My Lib/spi2dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi2dac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/ClkDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/DigSineGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigSineGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/TopPart2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPart2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestbenchTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
