DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
instances [
(Instance
name "Uibufgds0"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 2774,0
)
(Instance
name "Uclockstop"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
mwi 0
uid 82551,0
)
(Instance
name "Umd_tribuf1"
duLibraryName "moduleware"
duName "tribuf"
elements [
]
mwi 1
uid 89921,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 90219,0
)
(Instance
name "Ugt11clk_mgt0a"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 92443,0
)
(Instance
name "Ugt11clk_mgt1a"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 96875,0
)
(Instance
name "Uibufgds1"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 97800,0
)
(Instance
name "Ugt11clk_mgt0b"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 101835,0
)
(Instance
name "Ugt11clk_mgt1b"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 101910,0
)
(Instance
name "Ubufg2"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 102131,0
)
(Instance
name "Unet_usb_top"
duLibraryName "hsio"
duName "net_usb_top"
elements [
(GiElement
name "MAC0_SF_MAP"
type "integer"
value "0"
)
(GiElement
name "MAC1_SF_MAP"
type "integer"
value "1"
)
]
mwi 0
uid 104355,0
)
(Instance
name "Uob15"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 105917,0
)
(Instance
name "Uob16"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 105938,0
)
(Instance
name "Uibd5"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 106111,0
)
(Instance
name "Uhsioprocwrap"
duLibraryName "hsio"
duName "hsio_proc_wrapper"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
mwi 0
uid 122773,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 150142,0
)
(Instance
name "Udiosttd"
duLibraryName "hsio"
duName "dio_ibeos_drv"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
mwi 0
uid 155229,0
)
(Instance
name "Udioidc1"
duLibraryName "hsio"
duName "dio_ibeos_idc"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "66"
)
]
mwi 0
uid 155436,0
)
(Instance
name "Udioidc0"
duLibraryName "hsio"
duName "dio_ibeos_idc"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "64"
)
]
mwi 0
uid 155577,0
)
(Instance
name "Upullup6"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166021,0
)
(Instance
name "Utwowiretri3"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 166034,0
)
(Instance
name "Upullup7"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166077,0
)
(Instance
name "Upullup11"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166171,0
)
(Instance
name "Utwowiretri4"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 166184,0
)
(Instance
name "Upullup10"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166227,0
)
(Instance
name "Utwowiretri5"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 166822,0
)
(Instance
name "Upullup12"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166859,0
)
(Instance
name "Upullup13"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166872,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 167560,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 167588,0
)
(Instance
name "Uibufgds2"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 167644,0
)
(Instance
name "Utwowiretri6"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 167733,0
)
(Instance
name "Upullup14"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 167770,0
)
(Instance
name "Upullup15"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 167783,0
)
(Instance
name "Udiostbd"
duLibraryName "hsio"
duName "dio_ibeos_drv"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "32"
)
]
mwi 0
uid 168467,0
)
(Instance
name "Uoddrbco"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 177438,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 177534,0
)
(Instance
name "Uibds0"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 180210,0
)
(Instance
name "Uibds1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 180232,0
)
(Instance
name "Uobds0"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
(GiElement
name "SLEW"
type "string"
value "\"SLOW\""
)
]
mwi 0
uid 180254,0
)
(Instance
name "Uobds1"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
(GiElement
name "SLEW"
type "string"
value "\"SLOW\""
)
]
mwi 0
uid 180276,0
)
(Instance
name "Uclocksmain"
duLibraryName "hsio"
duName "clocks_main"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
mwi 0
uid 182928,0
)
(Instance
name "Umain"
duLibraryName "hsio"
duName "main_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
(GiElement
name "ISHSIO"
type "integer"
value "1"
)
]
mwi 0
uid 184018,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb9"
number "9"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
frameInstances [
(FrameInstance
name "g2"
insts [
(Instance
name "Usftri"
duLibraryName "utils"
duName "onewire_tri"
elements [
]
mwi 0
uid 123457,0
)
]
)
(FrameInstance
name "g4"
style 1
insts [
(Instance
name "Ua13drv"
duLibraryName "abc_emu"
duName "a13_drv_hsio_top"
elements [
]
mwi 0
uid 160127,0
)
]
)
(FrameInstance
name "g3"
insts [
(Instance
name "Upullup5"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 165946,0
)
(Instance
name "Utwowiretri0"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 165959,0
)
(Instance
name "Upullup4"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166002,0
)
]
)
(FrameInstance
name "g6"
insts [
(Instance
name "Upullup1"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166096,0
)
(Instance
name "Utwowiretri1"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 166109,0
)
(Instance
name "Upullup0"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 166152,0
)
]
)
]
libraryRefs [
"ieee"
"UNISIM"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "hsio_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "08/14/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:39:54"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "hsio_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:44:51"
)
(vvPair
variable "unit"
value "hsio_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2423,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-143000,-112375,-141500,-111625"
)
(Line
uid 12,0
sl 0
ro 270
xt "-141500,-112000,-141000,-112000"
pts [
"-141500,-112000"
"-141000,-112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "-150700,-112600,-144000,-111600"
st "clk_xtal_125_mi"
ju 2
blo "-144000,-111800"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 15,0
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,-4600,-114900,-2200"
st "-- CLOCKS
clk_xtal_125_mi    : std_logic --CRYSTAL_CLK_M"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-143000,-113375,-141500,-112625"
)
(Line
uid 26,0
sl 0
ro 270
xt "-141500,-113000,-141000,-113000"
pts [
"-141500,-113000"
"-141000,-113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "-150600,-113600,-144000,-112600"
st "clk_xtal_125_pi"
ju 2
blo "-144000,-112800"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 29,0
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,-2200,-115300,-1000"
st "clk_xtal_125_pi    : std_logic --CRYSTAL_CLK_P"
)
)
*5 (PortIoOut
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 991,0
sl 0
ro 90
xt "-31000,-33375,-29500,-32625"
)
(Line
uid 992,0
sl 0
ro 90
xt "-29500,-33000,-29000,-33000"
pts [
"-29000,-33000"
"-29500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "-37100,-33600,-32000,-32600"
st "eth_coma_o"
ju 2
blo "-32000,-32800"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 995,0
lang 2
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
declText (MLText
uid 996,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,86600,-118300,87800"
st "eth_coma_o         : std_logic --ETH_COMA"
)
)
*7 (PortIoIn
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "-31000,-34375,-29500,-33625"
)
(Line
uid 1006,0
sl 0
ro 270
xt "-29500,-34000,-29000,-34000"
pts [
"-29500,-34000"
"-29000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "-35500,-34600,-32000,-33600"
st "eth_crs_i"
ju 2
blo "-32000,-33800"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 1009,0
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
declText (MLText
uid 1010,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,87800,-120400,89000"
st "eth_crs_i          : std_logic --ETH_CRS"
)
)
*9 (PortIoOut
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 90
xt "-31000,-40375,-29500,-39625"
)
(Line
uid 1020,0
sl 0
ro 90
xt "-29500,-40000,-29000,-40000"
pts [
"-29000,-40000"
"-29500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "-39200,-40600,-32000,-39600"
st "eth_gtxclk_txc_o"
ju 2
blo "-32000,-39800"
tm "WireNameMgr"
)
)
)
*10 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "-31000,-35375,-29500,-34625"
)
(Line
uid 1034,0
sl 0
ro 270
xt "-29500,-35000,-29000,-35000"
pts [
"-29500,-35000"
"-29000,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "-36400,-35600,-32000,-34600"
st "eth_int_ni"
ju 2
blo "-32000,-34800"
tm "WireNameMgr"
)
)
)
*11 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 90
xt "-31000,-31375,-29500,-30625"
)
(Line
uid 1048,0
sl 0
ro 90
xt "-29500,-31000,-29000,-31000"
pts [
"-29000,-31000"
"-29500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "-36200,-31600,-32000,-30600"
st "eth_mdc_o"
ju 2
blo "-32000,-30800"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 1051,0
lang 2
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
declText (MLText
uid 1052,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,91400,-119200,92600"
st "eth_mdc_o          : std_logic --ETH_MDC"
)
)
*13 (PortIoInOut
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1061,0
sl 0
ro 180
xt "-85000,-34375,-83500,-33625"
)
(Line
uid 1062,0
sl 0
ro 180
xt "-83500,-34000,-83000,-34000"
pts [
"-83000,-34000"
"-83500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "-90000,-34600,-86000,-33600"
st "eth_md_io"
ju 2
blo "-86000,-33800"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 1065,0
lang 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
declText (MLText
uid 1066,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,92600,-119200,93800"
st "eth_md_io          : std_logic --ETH_MDIO"
)
)
*15 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 90
xt "-31000,-37375,-29500,-36625"
)
(Line
uid 1076,0
sl 0
ro 90
xt "-29500,-37000,-29000,-37000"
pts [
"-29000,-37000"
"-29500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "-37500,-37600,-32000,-36600"
st "eth_reset_no"
ju 2
blo "-32000,-36800"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "-31000,-49375,-29500,-48625"
)
(Line
uid 1090,0
sl 0
ro 270
xt "-29500,-49000,-29000,-49000"
pts [
"-29500,-49000"
"-29000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
isHidden 1
)
xt "-38900,-49600,-32000,-48600"
st "eth_rx_clk_rxc_i"
ju 2
blo "-32000,-48800"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 1101,0
shape (CompositeShape
uid 1102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1103,0
sl 0
ro 270
xt "-31000,-48375,-29500,-47625"
)
(Line
uid 1104,0
sl 0
ro 270
xt "-29500,-48000,-29000,-48000"
pts [
"-29500,-48000"
"-29000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
isHidden 1
)
xt "-38600,-48600,-32000,-47600"
st "eth_rx_dv_ctl_i"
ju 2
blo "-32000,-47800"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 1115,0
shape (CompositeShape
uid 1116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1117,0
sl 0
ro 270
xt "-31000,-47375,-29500,-46625"
)
(Line
uid 1118,0
sl 0
ro 270
xt "-29500,-47000,-29000,-47000"
pts [
"-29500,-47000"
"-29000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
isHidden 1
)
xt "-36900,-47600,-32000,-46600"
st "eth_rx_er_i"
ju 2
blo "-32000,-46800"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 1121,0
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
declText (MLText
uid 1122,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,97400,-118700,98600"
st "eth_rx_er_i        : std_logic --ETH_RX_ER"
)
)
*20 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "-31000,-46375,-29500,-45625"
)
(Line
uid 1132,0
sl 0
ro 270
xt "-29500,-46000,-29000,-46000"
pts [
"-29500,-46000"
"-29000,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "-35700,-46600,-32000,-45600"
st "eth_rxd_i"
ju 2
blo "-32000,-45800"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 1135,0
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
declText (MLText
uid 1136,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,98600,-108200,99800"
st "eth_rxd_i          : std_logic_vector(7 DOWNTO 0) --ETH_RXD_7"
)
)
*22 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 90
xt "-31000,-52375,-29500,-51625"
)
(Line
uid 1146,0
sl 0
ro 90
xt "-29500,-52000,-29000,-52000"
pts [
"-29000,-52000"
"-29500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "-37500,-52600,-32000,-51600"
st "eth_tx_clk_o"
ju 2
blo "-32000,-51800"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 1149,0
lang 2
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
declText (MLText
uid 1150,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,99800,-117800,101000"
st "eth_tx_clk_o       : std_logic --ETH_TX_CLK"
)
)
*24 (PortIoOut
uid 1157,0
shape (CompositeShape
uid 1158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1159,0
sl 0
ro 90
xt "-31000,-41375,-29500,-40625"
)
(Line
uid 1160,0
sl 0
ro 90
xt "-29500,-41000,-29000,-41000"
pts [
"-29000,-41000"
"-29500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
isHidden 1
)
xt "-38800,-41600,-32000,-40600"
st "eth_tx_en_ctl_o"
ju 2
blo "-32000,-40800"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 90
xt "-31000,-42375,-29500,-41625"
)
(Line
uid 1174,0
sl 0
ro 90
xt "-29500,-42000,-29000,-42000"
pts [
"-29000,-42000"
"-29500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "-37200,-42600,-32000,-41600"
st "eth_tx_er_o"
ju 2
blo "-32000,-41800"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 1177,0
lang 2
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
declText (MLText
uid 1178,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,102200,-118500,103400"
st "eth_tx_er_o        : std_logic --ETH_TX_ER"
)
)
*27 (PortIoOut
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 90
xt "-31000,-39375,-29500,-38625"
)
(Line
uid 1188,0
sl 0
ro 90
xt "-29500,-39000,-29000,-39000"
pts [
"-29000,-39000"
"-29500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "-36000,-39600,-32000,-38600"
st "eth_txd_o"
ju 2
blo "-32000,-38800"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 1191,0
lang 2
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
declText (MLText
uid 1192,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,103400,-108000,104600"
st "eth_txd_o          : std_logic_vector(7 DOWNTO 0) --ETH_TXD_7"
)
)
*29 (PortIoIn
uid 1689,0
shape (CompositeShape
uid 1690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1691,0
sl 0
ro 270
xt "-107000,-105375,-105500,-104625"
)
(Line
uid 1692,0
sl 0
ro 270
xt "-105500,-105000,-105000,-105000"
pts [
"-105500,-105000"
"-105000,-105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "-114500,-105600,-108000,-104600"
st "rst_poweron_ni"
ju 2
blo "-108000,-104800"
tm "WireNameMgr"
)
)
)
*30 (PortIoInOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1705,0
sl 0
ro 180
xt "-31000,-21375,-29500,-20625"
)
(Line
uid 1706,0
sl 0
ro 180
xt "-29500,-21000,-29000,-21000"
pts [
"-29000,-21000"
"-29500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1708,0
va (VaSet
isHidden 1
)
xt "-35500,-21600,-32000,-20600"
st "usb_d_io"
ju 2
blo "-32000,-20800"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 1709,0
lang 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 20
suid 122,0
)
declText (MLText
uid 1710,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,155000,-111000,157400"
st "-- USB INTERFACE
usb_d_io           : std_logic_vector(7 downto 0) --USB_D7"
)
)
*32 (PortIoOut
uid 1717,0
shape (CompositeShape
uid 1718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1719,0
sl 0
ro 90
xt "-31000,-20375,-29500,-19625"
)
(Line
uid 1720,0
sl 0
ro 90
xt "-29500,-20000,-29000,-20000"
pts [
"-29000,-20000"
"-29500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1721,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "-35600,-20600,-32000,-19600"
st "usb_rd_o"
ju 2
blo "-32000,-19800"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 1723,0
lang 2
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 21
suid 123,0
)
declText (MLText
uid 1724,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,157400,-119100,158600"
st "usb_rd_o           : std_logic --USB_RD_N"
)
)
*34 (PortIoIn
uid 1731,0
shape (CompositeShape
uid 1732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1733,0
sl 0
ro 270
xt "-31000,-22375,-29500,-21625"
)
(Line
uid 1734,0
sl 0
ro 270
xt "-29500,-22000,-29000,-22000"
pts [
"-29500,-22000"
"-29000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "-35600,-22600,-32000,-21600"
st "usb_rxf_i"
ju 2
blo "-32000,-21800"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 1737,0
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 22
suid 124,0
)
declText (MLText
uid 1738,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,158600,-118900,159800"
st "usb_rxf_i          : std_logic --USB_RXF_N"
)
)
*36 (PortIoIn
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 270
xt "-31000,-23375,-29500,-22625"
)
(Line
uid 1748,0
sl 0
ro 270
xt "-29500,-23000,-29000,-23000"
pts [
"-29500,-23000"
"-29000,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1750,0
va (VaSet
isHidden 1
)
xt "-35700,-23600,-32000,-22600"
st "usb_txe_i"
ju 2
blo "-32000,-22800"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 1751,0
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 23
suid 125,0
)
declText (MLText
uid 1752,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,159800,-118900,161000"
st "usb_txe_i          : std_logic --USB_TXE_N"
)
)
*38 (PortIoOut
uid 1759,0
shape (CompositeShape
uid 1760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1761,0
sl 0
ro 90
xt "-31000,-19375,-29500,-18625"
)
(Line
uid 1762,0
sl 0
ro 90
xt "-29500,-19000,-29000,-19000"
pts [
"-29000,-19000"
"-29500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1763,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1764,0
va (VaSet
isHidden 1
)
xt "-35700,-19600,-32000,-18600"
st "usb_wr_o"
ju 2
blo "-32000,-18800"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 1765,0
lang 2
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 24
suid 126,0
)
declText (MLText
uid 1766,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,161000,-120200,162200"
st "usb_wr_o           : std_logic --USB_WR"
)
)
*40 (CommentText
uid 2076,0
shape (Rectangle
uid 2077,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-19000,29000,-13000"
)
text (MLText
uid 2078,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-3800,-18800,26200,-14000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:13:50 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*41 (CommentText
uid 2079,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2080,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "31000,-17000,46000,-13000"
)
text (MLText
uid 2081,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "31200,-16800,40400,-15600"
st "
 hds interface_end

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*42 (Grouping
uid 2082,0
optionalChildren [
*43 (CommentText
uid 2084,0
shape (Rectangle
uid 2085,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-137000,6000,-120000,7000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2086,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-136800,6100,-124300,6900"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 2087,0
shape (Rectangle
uid 2088,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-120000,2000,-116000,3000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2089,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-119800,2100,-115800,2900"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 2090,0
shape (Rectangle
uid 2091,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-137000,4000,-120000,5000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2092,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-136800,4100,-123300,4900"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 2093,0
shape (Rectangle
uid 2094,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-141000,4000,-137000,5000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2095,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-140800,4100,-137800,4900"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 2096,0
shape (Rectangle
uid 2097,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-120000,3000,-100000,7000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2098,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-119800,3200,-108800,4000"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 2099,0
shape (Rectangle
uid 2100,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-116000,2000,-100000,3000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2101,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-115800,2100,-113800,2900"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 2102,0
shape (Rectangle
uid 2103,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-141000,2000,-120000,4000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2104,0
va (VaSet
fg "32768,0,0"
font "clean,8,0"
)
xt "-134250,2600,-126750,3400"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 2105,0
shape (Rectangle
uid 2106,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-141000,5000,-137000,6000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2107,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-140800,5100,-138300,5900"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 2108,0
shape (Rectangle
uid 2109,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-141000,6000,-137000,7000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2110,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-140800,6100,-137300,6900"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 2111,0
shape (Rectangle
uid 2112,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-137000,5000,-120000,6000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2113,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "clean,8,0"
)
xt "-136800,5100,-126300,5900"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2083,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-141000,2000,-100000,7000"
)
oxt "14000,66000,55000,71000"
)
*53 (SaComponent
uid 2774,0
optionalChildren [
*54 (CptPort
uid 2783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-122000,-113375,-121250,-112625"
)
tg (CPTG
uid 2785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2786,0
va (VaSet
)
xt "-123600,-113500,-123000,-112500"
st "O"
ju 2
blo "-123000,-112700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*55 (CptPort
uid 2787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-113375,-130000,-112625"
)
tg (CPTG
uid 2789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2790,0
va (VaSet
)
xt "-129000,-113500,-128800,-112500"
st "I"
blo "-129000,-112700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*56 (CptPort
uid 2791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-112375,-130000,-111625"
)
tg (CPTG
uid 2793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2794,0
va (VaSet
)
xt "-129000,-112500,-128200,-111500"
st "IB"
blo "-129000,-111700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2775,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-130000,-114000,-122000,-111000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 2777,0
va (VaSet
font "helvetica,8,1"
)
xt "-127850,-114000,-125250,-113000"
st "unisim"
blo "-127850,-113200"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 2778,0
va (VaSet
font "helvetica,8,1"
)
xt "-127850,-113000,-124150,-112000"
st "IBUFGDS"
blo "-127850,-112200"
tm "CptNameMgr"
)
*59 (Text
uid 2779,0
va (VaSet
font "helvetica,8,1"
)
xt "-127850,-112000,-123750,-111000"
st "Uibufgds0"
blo "-127850,-111200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2781,0
text (MLText
uid 2782,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-117200,-109000,-114000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*60 (Net
uid 2989,0
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 19
suid 154,0
)
declText (MLText
uid 2990,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134400,-89775"
st "rst_poweron_ni     : std_logic --PORESET_N"
)
)
*61 (PortIoIn
uid 3199,0
shape (CompositeShape
uid 3200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3201,0
sl 0
ro 270
xt "-31000,-36375,-29500,-35625"
)
(Line
uid 3202,0
sl 0
ro 270
xt "-29500,-36000,-29000,-36000"
pts [
"-29500,-36000"
"-29000,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3204,0
va (VaSet
isHidden 1
)
xt "-35500,-36600,-32000,-35600"
st "eth_col_i"
ju 2
blo "-32000,-35800"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 3618,0
lang 2
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 160,0
)
declText (MLText
uid 3619,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-133900,-89775"
st "eth_reset_no       : std_logic --ETH_RESET_N"
)
)
*63 (Net
uid 3620,0
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 161,0
)
declText (MLText
uid 3621,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-136500,-89775"
st "eth_int_ni         : std_logic --ETH_INT_N"
)
)
*64 (Net
uid 6424,0
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 175,0
)
declText (MLText
uid 6425,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134800,-89775"
st "eth_rx_dv_ctl_i    : std_logic --ETH_RX_DV"
)
)
*65 (Net
uid 6426,0
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 176,0
)
declText (MLText
uid 6427,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134100,-89775"
st "eth_rx_clk_rxc_i   : std_logic --ETH_RX_CLK"
)
)
*66 (Net
uid 6428,0
lang 2
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 177,0
)
declText (MLText
uid 6429,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134700,-89775"
st "eth_tx_en_ctl_o    : std_logic --ETH_TX_EN"
)
)
*67 (Net
uid 6430,0
lang 2
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 178,0
)
declText (MLText
uid 6431,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-133100,-89775"
st "eth_gtxclk_txc_o   : std_logic --ETH_GTX_CLK"
)
)
*68 (Net
uid 6865,0
lang 2
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 30
suid 179,0
)
declText (MLText
uid 6866,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,163000,-85000,164200"
st "sf_txm             : std_logic_vector(3 DOWNTO 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*69 (Net
uid 6867,0
lang 2
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 25
suid 180,0
)
declText (MLText
uid 6868,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,159400,-89300,160600"
st "sf_scl_o           : std_logic_vector(3 DOWNTO 0) --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
)
)
*70 (Net
uid 6869,0
lang 2
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 29
suid 181,0
)
declText (MLText
uid 6870,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,157000,-83000,159400"
st "-- ZONE3 (ATCA) CONNECTOR
sf_tx_dis_o        : std_logic_vector(3 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*71 (Net
uid 6871,0
lang 2
decl (Decl
n "sf_sda_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 26
suid 182,0
)
declText (MLText
uid 6872,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,160600,-89000,161800"
st "sf_sda_io          : std_logic_vector(3 DOWNTO 0) --GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
)
)
*72 (Net
uid 6875,0
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 27
suid 184,0
)
declText (MLText
uid 6876,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,164200,-84400,165400"
st "sf_rxm             : std_logic_vector(3 DOWNTO 0) --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
)
)
*73 (Net
uid 6901,0
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 28
suid 185,0
)
declText (MLText
uid 6902,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,161800,-84800,163000"
st "sf_rxp             : std_logic_vector(3 DOWNTO 0) --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
)
)
*74 (Net
uid 8481,0
lang 2
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 31
suid 278,0
)
declText (MLText
uid 8482,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-102200,-89775"
st "sf_txp             : std_logic_vector(3 DOWNTO 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*75 (Net
uid 9061,0
decl (Decl
n "LO"
t "std_logic"
o 140
suid 279,0
)
declText (MLText
uid 9062,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-141200,-89775"
st "signal LO                 : std_logic"
)
)
*76 (PortIoIn
uid 14159,0
shape (CompositeShape
uid 14160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14161,0
sl 0
ro 270
xt "-31000,-44375,-29500,-43625"
)
(Line
uid 14162,0
sl 0
ro 270
xt "-29500,-44000,-29000,-44000"
pts [
"-29500,-44000"
"-29000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14163,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14164,0
va (VaSet
isHidden 1
)
xt "-37200,-44600,-32000,-43600"
st "eth_tx_clk_i"
ju 2
blo "-32000,-43800"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 14171,0
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 32
suid 389,0
)
declText (MLText
uid 14172,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-135200,-89775"
st "eth_tx_clk_i       : std_logic --ETH_TX_CLK"
)
)
*78 (Net
uid 38776,0
decl (Decl
n "clk125"
t "std_logic"
o 139
suid 558,0
)
declText (MLText
uid 38777,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140800,-89775"
st "signal clk125             : std_logic"
)
)
*79 (Net
uid 39386,0
decl (Decl
n "clk80"
t "std_ulogic"
o 145
suid 559,0
)
declText (MLText
uid 39387,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140600,-89775"
st "signal clk80              : std_ulogic"
)
)
*80 (Net
uid 52755,0
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 824,0
)
declText (MLText
uid 52756,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-137500,-88575"
st "-- ETHERNET INTERFACE
eth_col_i          : std_logic --ETH_COL"
)
)
*81 (Net
uid 71541,0
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 148
suid 997,0
)
declText (MLText
uid 71542,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-128500,-89775"
st "signal stat_word_usb      : std_logic_vector(63 downto 0)"
)
)
*82 (Net
uid 71543,0
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 147
suid 998,0
)
declText (MLText
uid 71544,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-127800,-89775"
st "signal stat_word_cu       : std_logic_vector(63 DOWNTO 0)"
)
)
*83 (Net
uid 82005,0
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 149
suid 1114,0
)
declText (MLText
uid 82006,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-128200,-89775"
st "signal macaddress         : std_logic_vector(47 DOWNTO 0)"
)
)
*84 (Net
uid 82471,0
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 150
suid 1129,0
)
declText (MLText
uid 82472,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140200,-89775"
st "signal tx_fifo_rst        : std_logic"
)
)
*85 (Net
uid 82503,0
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 151
suid 1133,0
)
declText (MLText
uid 82504,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140200,-89775"
st "signal rx_fifo_rst        : std_logic"
)
)
*86 (SaComponent
uid 82551,0
optionalChildren [
*87 (CptPort
uid 82547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-113375,-75000,-112625"
)
tg (CPTG
uid 82549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82550,0
va (VaSet
)
xt "-74000,-113500,-71500,-112500"
st "clk125"
blo "-74000,-112700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
)
*88 (CptPort
uid 90522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-92375,-55250,-91625"
)
tg (CPTG
uid 90524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 90525,0
va (VaSet
)
xt "-64200,-92500,-57000,-91500"
st "clks_top_ready_o"
ju 2
blo "-57000,-91700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
suid 47,0
)
)
)
*89 (CptPort
uid 90526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-91375,-75000,-90625"
)
tg (CPTG
uid 90528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90529,0
va (VaSet
)
xt "-74000,-91500,-68000,-90500"
st "net_usb_ready"
blo "-74000,-90700"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 5
suid 48,0
)
)
)
*90 (CptPort
uid 98694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-105375,-75000,-104625"
)
tg (CPTG
uid 98696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98697,0
va (VaSet
)
xt "-74000,-105500,-70000,-104500"
st "por_sw_ni"
blo "-74000,-104700"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 6
suid 53,0
)
)
)
*91 (CptPort
uid 98698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-101375,-75000,-100625"
)
tg (CPTG
uid 98700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98701,0
va (VaSet
)
xt "-74000,-101500,-69600,-100500"
st "rst_local_i"
blo "-74000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 8
suid 54,0
)
)
)
*92 (CptPort
uid 101894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-108375,-75000,-107625"
)
tg (CPTG
uid 101896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101897,0
va (VaSet
)
xt "-74000,-108500,-71500,-107500"
st "clk156"
blo "-74000,-107700"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
)
*93 (CptPort
uid 103508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 103509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-96375,-55250,-95625"
)
tg (CPTG
uid 103510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 103511,0
va (VaSet
)
xt "-59500,-96500,-57000,-95500"
st "rst125"
ju 2
blo "-57000,-95700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
suid 67,0
)
)
)
*94 (CptPort
uid 136177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-110375,-55250,-109625"
)
tg (CPTG
uid 136179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136180,0
va (VaSet
)
xt "-60000,-110500,-57000,-109500"
st "clk40_o"
ju 2
blo "-57000,-109700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 10
suid 74,0
)
)
)
*95 (CptPort
uid 136181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-111375,-55250,-110625"
)
tg (CPTG
uid 136183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136184,0
va (VaSet
)
xt "-60000,-111500,-57000,-110500"
st "clk80_o"
ju 2
blo "-57000,-110700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 11
suid 73,0
)
)
)
*96 (CptPort
uid 136185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-98375,-55250,-97625"
)
tg (CPTG
uid 136187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136188,0
va (VaSet
)
xt "-59000,-98500,-57000,-97500"
st "rst_o"
ju 2
blo "-57000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 16
suid 72,0
)
)
)
*97 (CptPort
uid 136189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-90375,-55250,-89625"
)
tg (CPTG
uid 136191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136192,0
va (VaSet
)
xt "-61900,-90500,-57000,-89500"
st "strobe40_o"
ju 2
blo "-57000,-89700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 18
suid 71,0
)
)
)
*98 (CptPort
uid 141831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 141832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-112375,-55250,-111625"
)
tg (CPTG
uid 141833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 141834,0
va (VaSet
)
xt "-60500,-112500,-57000,-111500"
st "clk160_o"
ju 2
blo "-57000,-111700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 9
suid 75,0
)
)
)
*99 (CptPort
uid 145794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 145795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-88375,-55250,-87625"
)
tg (CPTG
uid 145796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 145797,0
va (VaSet
)
xt "-62700,-88500,-57000,-87500"
st "clk_ext_on_o"
ju 2
blo "-57000,-87700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 12
suid 78,0
)
)
)
*100 (CptPort
uid 145834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 145835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-95375,-75000,-94625"
)
tg (CPTG
uid 145836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 145837,0
va (VaSet
)
xt "-74000,-95500,-72800,-94500"
st "reg"
blo "-74000,-94700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 80,0
)
)
)
*101 (CptPort
uid 169820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-116375,-75000,-115625"
)
tg (CPTG
uid 169822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 169823,0
va (VaSet
)
xt "-74000,-116500,-68600,-115500"
st "clk40_ext0_i"
blo "-74000,-115700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext0_i"
t "std_logic"
o 3
suid 81,0
)
)
)
*102 (CptPort
uid 169824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-75750,-115375,-75000,-114625"
)
tg (CPTG
uid 169826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 169827,0
va (VaSet
)
xt "-74000,-115500,-68600,-114500"
st "clk40_ext1_i"
blo "-74000,-114700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext1_i"
t "std_logic"
o 4
suid 82,0
)
)
)
*103 (CptPort
uid 169860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-85375,-55250,-84625"
)
tg (CPTG
uid 169862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 169863,0
va (VaSet
)
xt "-62300,-85500,-57000,-84500"
st "stat_o : (7:0)"
ju 2
blo "-57000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 17
suid 83,0
)
)
)
*104 (CptPort
uid 178802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-56000,-108375,-55250,-107625"
)
tg (CPTG
uid 178804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 178805,0
va (VaSet
)
xt "-60500,-108500,-57000,-107500"
st "rst156_o"
ju 2
blo "-57000,-107700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst156_o"
t "std_logic"
o 15
suid 86,0
)
)
)
]
shape (Rectangle
uid 82552,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-75000,-117000,-56000,-83000"
)
oxt "15000,11000,32000,30000"
ttg (MlTextGroup
uid 82553,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 82554,0
va (VaSet
font "helvetica,8,1"
)
xt "-68150,-113000,-66450,-112000"
st "hsio"
blo "-68150,-112200"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 82555,0
va (VaSet
font "helvetica,8,1"
)
xt "-68150,-112000,-63350,-111000"
st "clocks_top"
blo "-68150,-111200"
tm "CptNameMgr"
)
*107 (Text
uid 82556,0
va (VaSet
font "helvetica,8,1"
)
xt "-68150,-111000,-63250,-110000"
st "Uclockstop"
blo "-68150,-110200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82557,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82558,0
text (MLText
uid 82559,0
va (VaSet
font "clean,8,0"
)
xt "-73000,-117800,-54500,-117000"
st "SIM_MODE = SIM_MODE    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*108 (PortIoIn
uid 83180,0
shape (CompositeShape
uid 83181,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 83182,0
sl 0
ro 270
xt "-83000,-13375,-81500,-12625"
)
(Line
uid 83183,0
sl 0
ro 270
xt "-81500,-13000,-81000,-13000"
pts [
"-81500,-13000"
"-81000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83184,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83185,0
va (VaSet
isHidden 1
)
xt "-88100,-13600,-84000,-12600"
st "sw_hex_ni"
ju 2
blo "-84000,-12800"
tm "WireNameMgr"
)
)
)
*109 (HdlText
uid 83186,0
optionalChildren [
*110 (EmbeddedText
uid 83191,0
commentText (CommentText
uid 83192,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 83193,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-83000,-28000,-49000,-19000"
)
oxt "0,0,18000,5000"
text (MLText
uid 83194,0
va (VaSet
font "clean,8,0"
)
xt "-82800,-27800,-49300,-24600"
st "
macaddress <= x\"e0ddccbbaa00\";
--mode_copper <= '1' when (sw_hex_ni(1 downto 0) = \"10\") else '0';
--mode_usb <= '1' when (sw_hex_ni(1 downto 0) = \"01\") else '0';
clk40_ext_sel <= '1' when (sw_hex_ni(2) = '0') else '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 34000
)
)
)
]
shape (Rectangle
uid 83187,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-68000,-19000,-60000,-9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 83188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 83189,0
va (VaSet
)
xt "-64700,-16000,-63300,-15000"
st "eb5"
blo "-64700,-15200"
tm "HdlTextNameMgr"
)
*112 (Text
uid 83190,0
va (VaSet
)
xt "-64700,-15000,-64200,-14000"
st "5"
blo "-64700,-14200"
tm "HdlTextNumberMgr"
)
]
)
)
*113 (Net
uid 83225,0
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 33
suid 1136,0
)
declText (MLText
uid 83226,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-132800,-89775"
st "sw_hex_ni          : std_logic_vector(3 downto 0)"
)
)
*114 (Net
uid 85534,0
decl (Decl
n "clk40_ext_sel"
t "std_logic"
o 152
suid 1166,0
)
declText (MLText
uid 85535,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-139600,-89775"
st "signal clk40_ext_sel      : std_logic"
)
)
*115 (Net
uid 89887,0
lang 2
decl (Decl
n "sf_sda_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 154
suid 1194,0
)
declText (MLText
uid 89888,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-102700,-89775"
st "signal sf_sda_out         : std_logic_vector(3 DOWNTO 0) --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
)
)
*116 (Net
uid 89889,0
lang 2
decl (Decl
n "sf_sda_t"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 155
suid 1195,0
)
declText (MLText
uid 89890,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-103200,-89775"
st "signal sf_sda_t           : std_logic_vector(3 DOWNTO 0) --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
)
)
*117 (MWC
uid 89921,0
optionalChildren [
*118 (CptPort
uid 89930,0
optionalChildren [
*119 (Line
uid 89935,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66999,-34000,-66000,-34000"
pts [
"-66000,-34000"
"-66999,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89931,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66000,-34375,-65250,-33625"
)
tg (CPTG
uid 89932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89933,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-247250,-34500,-245750,-33600"
st "din"
ju 2
blo "-245750,-33800"
)
s (Text
uid 89934,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-245750,-33600,-245750,-33600"
ju 2
blo "-245750,-33600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 156
)
)
)
*120 (CptPort
uid 89936,0
optionalChildren [
*121 (Line
uid 89941,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-71000,-34000,-69999,-34000"
pts [
"-71000,-34000"
"-69999,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89937,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-71750,-34375,-71000,-33625"
)
tg (CPTG
uid 89938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89939,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-249750,-34500,-247750,-33600"
st "dout"
blo "-249750,-33800"
)
s (Text
uid 89940,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-249750,-33600,-249750,-33600"
blo "-249750,-33600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
)
)
)
*122 (CptPort
uid 89942,0
optionalChildren [
*123 (Line
uid 89947,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-68000,-32666,-68000,-31000"
pts [
"-68000,-31000"
"-68000,-32666"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89943,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-68375,-31000,-67625,-30250"
)
tg (CPTG
uid 89944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89945,0
sl 0
ro 90
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-246832,-30282,-245932,-28782"
st "ena"
ju 2
blo "-246632,-28782"
)
s (Text
uid 89946,0
sl 0
ro 90
va (VaSet
font "courier,8,0"
)
xt "-246832,-28782,-246832,-28782"
ju 2
blo "-246832,-28782"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 157
)
)
)
*124 (CommentGraphic
uid 89948,0
shape (CustomPolygon
pts [
"-67000,-36000"
"-67000,-32000"
"-70000,-34000"
"-67000,-36000"
]
uid 89949,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-70000,-36000,-67000,-32000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 89922,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-71000,-36000,-66000,-31000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,11000"
ttg (MlTextGroup
uid 89923,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 89924,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-33800,-62350,-32800"
st "moduleware"
blo "-67650,-33000"
)
*126 (Text
uid 89925,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-32800,-65550,-31800"
st "tribuf"
blo "-67650,-32000"
)
*127 (Text
uid 89926,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-32800,-62250,-31800"
st "Umd_tribuf1"
blo "-67650,-32000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 89927,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 89928,0
text (MLText
uid 89929,0
va (VaSet
font "clean,8,0"
)
xt "-74000,-54700,-74000,-54700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*128 (Net
uid 90004,0
decl (Decl
n "marv_md_out"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 156
suid 1199,0
)
declText (MLText
uid 90005,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-132100,-89775"
st "signal marv_md_out        : std_logic -- ETH_MDIO"
)
)
*129 (Net
uid 90014,0
decl (Decl
n "marv_md_t"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 157
suid 1200,0
)
declText (MLText
uid 90015,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-132600,-89775"
st "signal marv_md_t          : std_logic -- ETH_MDIO"
)
)
*130 (Net
uid 90052,0
lang 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 34
suid 1201,0
)
declText (MLText
uid 90053,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,144200,-110800,145400"
st "idc_p5_io          : std_logic_vector(31 downto 0) --IDC_P5"
)
)
*131 (Net
uid 90207,0
decl (Decl
n "net_usb_ready"
t "std_logic"
o 153
suid 1202,0
)
declText (MLText
uid 90208,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-139100,-89775"
st "signal net_usb_ready      : std_logic"
)
)
*132 (MWC
uid 90219,0
optionalChildren [
*133 (CptPort
uid 90228,0
optionalChildren [
*134 (Line
uid 90233,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-44000,-92000,-42999,-92000"
pts [
"-44000,-92000"
"-42999,-92000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 90229,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-44750,-92375,-44000,-91625"
)
tg (CPTG
uid 90230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90231,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-47000,-92500,-45500,-91600"
st "din"
blo "-47000,-91800"
)
s (Text
uid 90232,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-47000,-91600,-47000,-91600"
blo "-47000,-91600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 158
)
)
)
*135 (CptPort
uid 90234,0
optionalChildren [
*136 (Line
uid 90239,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39249,-92000,-39000,-92000"
pts [
"-39000,-92000"
"-39249,-92000"
]
)
*137 (Circle
uid 90240,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-39999,-92375,-39249,-91625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 90235,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39000,-92375,-38250,-91625"
)
tg (CPTG
uid 90236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 90237,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-37250,-92500,-35250,-91600"
st "dout"
ju 2
blo "-35250,-91800"
)
s (Text
uid 90238,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-35250,-91600,-35250,-91600"
ju 2
blo "-35250,-91600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 159
)
)
)
*138 (CommentGraphic
uid 90241,0
shape (CustomPolygon
pts [
"-43000,-94000"
"-40000,-92000"
"-43000,-90000"
"-43000,-94000"
]
uid 90242,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-43000,-94000,-40000,-90000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 90220,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-44000,-94000,-39000,-90000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 90221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 90222,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-41650,-91800,-36350,-90800"
st "moduleware"
blo "-41650,-91000"
)
*140 (Text
uid 90223,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-41650,-90900,-40450,-89900"
st "inv"
blo "-41650,-90100"
)
*141 (Text
uid 90224,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-41650,-90800,-40050,-89800"
st "U_1"
blo "-41650,-90000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 90225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 90226,0
text (MLText
uid 90227,0
va (VaSet
font "clean,8,0"
)
xt "-47000,-112700,-47000,-112700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*142 (Net
uid 90466,0
decl (Decl
n "clks_top_ready"
t "std_logic"
o 158
suid 1213,0
)
declText (MLText
uid 90467,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-139200,-89775"
st "signal clks_top_ready     : std_logic"
)
)
*143 (Net
uid 90468,0
decl (Decl
n "clks_top_not_ready"
t "std_logic"
o 159
suid 1214,0
)
declText (MLText
uid 90469,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-138200,-89775"
st "signal clks_top_not_ready : std_logic"
)
)
*144 (PortIoOut
uid 90954,0
shape (CompositeShape
uid 90955,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 90956,0
sl 0
ro 270
xt "68500,-108375,70000,-107625"
)
(Line
uid 90957,0
sl 0
ro 270
xt "68000,-108000,68500,-108000"
pts [
"68000,-108000"
"68500,-108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 90958,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90959,0
va (VaSet
isHidden 1
)
xt "71000,-108600,76300,-107600"
st "led_status_o"
blo "71000,-107800"
tm "WireNameMgr"
)
)
)
*145 (PortIoOut
uid 90987,0
shape (CompositeShape
uid 90988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 90989,0
sl 0
ro 270
xt "68500,-61375,70000,-60625"
)
(Line
uid 90990,0
sl 0
ro 270
xt "68000,-61000,68500,-61000"
pts [
"68000,-61000"
"68500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 90991,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90992,0
va (VaSet
isHidden 1
)
xt "71000,-61600,75600,-60600"
st "disp_clk_o"
blo "71000,-60800"
tm "WireNameMgr"
)
)
)
*146 (PortIoOut
uid 90993,0
shape (CompositeShape
uid 90994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 90995,0
sl 0
ro 270
xt "68500,-60375,70000,-59625"
)
(Line
uid 90996,0
sl 0
ro 270
xt "68000,-60000,68500,-60000"
pts [
"68000,-60000"
"68500,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 90997,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90998,0
va (VaSet
isHidden 1
)
xt "71000,-60600,75800,-59600"
st "disp_dat_o"
blo "71000,-59800"
tm "WireNameMgr"
)
)
)
*147 (PortIoOut
uid 90999,0
shape (CompositeShape
uid 91000,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91001,0
sl 0
ro 270
xt "68500,-59375,70000,-58625"
)
(Line
uid 91002,0
sl 0
ro 270
xt "68000,-59000,68500,-59000"
pts [
"68000,-59000"
"68500,-59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91003,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91004,0
va (VaSet
isHidden 1
)
xt "71000,-59600,76700,-58600"
st "disp_load_no"
blo "71000,-58800"
tm "WireNameMgr"
)
)
)
*148 (PortIoOut
uid 91011,0
shape (CompositeShape
uid 91012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91013,0
sl 0
ro 270
xt "68500,-58375,70000,-57625"
)
(Line
uid 91014,0
sl 0
ro 270
xt "68000,-58000,68500,-58000"
pts [
"68000,-58000"
"68500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91015,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91016,0
va (VaSet
isHidden 1
)
xt "71000,-58600,76100,-57600"
st "disp_rst_no"
blo "71000,-57800"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 91984,0
decl (Decl
n "ibemon_convstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 1237,0
)
declText (MLText
uid 91985,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-129900,-89775"
st "ibemon_convstt_no  : std_logic_vector(2 DOWNTO 0)"
)
)
*150 (Net
uid 92008,0
lang 2
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 37
suid 1249,0
)
declText (MLText
uid 92009,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,78200,-119700,80600"
st "-- DISPLAY
disp_clk_o         : std_logic --DISP_CLK"
)
)
*151 (Net
uid 92010,0
lang 2
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 38
suid 1250,0
)
declText (MLText
uid 92011,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,80600,-119500,81800"
st "disp_dat_o         : std_logic --DISP_DAT"
)
)
*152 (Net
uid 92012,0
lang 2
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 39
suid 1251,0
)
declText (MLText
uid 92013,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-123400,-89775"
st "disp_load_no       : std_logic_vector(1 downto 0) --DISP_LOAD1_N"
)
)
*153 (Net
uid 92014,0
lang 2
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 40
suid 1252,0
)
declText (MLText
uid 92015,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,83000,-118100,84200"
st "disp_rst_no        : std_logic --DISP_RST_N"
)
)
*154 (Net
uid 92042,0
lang 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 41
suid 1266,0
)
declText (MLText
uid 92043,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-128800,-89775"
st "sma_io             : std_logic_vector(8 downto 1) --IDC_P5"
)
)
*155 (Net
uid 92044,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 42
suid 1267,0
)
declText (MLText
uid 92045,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,152600,-114500,153800"
st "led_status_o       : std_logic --LED_FPGA_STATUS"
)
)
*156 (Net
uid 92224,0
lang 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 43
suid 1282,0
)
declText (MLText
uid 92225,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-127800,-88575"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io          : std_logic_vector(31 downto 0) --IDC_P2"
)
)
*157 (Net
uid 92232,0
lang 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 44
suid 1283,0
)
declText (MLText
uid 92233,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-127800,-89775"
st "idc_p3_io          : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*158 (Net
uid 92240,0
lang 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 45
suid 1284,0
)
declText (MLText
uid 92241,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-127800,-89775"
st "idc_p4_io          : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*159 (PortIoIn
uid 92431,0
shape (CompositeShape
uid 92432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92433,0
sl 0
ro 270
xt "-143000,-81375,-141500,-80625"
)
(Line
uid 92434,0
sl 0
ro 270
xt "-141500,-81000,-141000,-81000"
pts [
"-141500,-81000"
"-141000,-81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92435,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92436,0
va (VaSet
isHidden 1
)
xt "-149600,-81600,-144000,-80600"
st "clk_mgt0a_mi"
ju 2
blo "-144000,-80800"
tm "WireNameMgr"
)
)
)
*160 (PortIoIn
uid 92437,0
shape (CompositeShape
uid 92438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92439,0
sl 0
ro 270
xt "-143000,-82375,-141500,-81625"
)
(Line
uid 92440,0
sl 0
ro 270
xt "-141500,-82000,-141000,-82000"
pts [
"-141500,-82000"
"-141000,-82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92441,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92442,0
va (VaSet
isHidden 1
)
xt "-149500,-82600,-144000,-81600"
st "clk_mgt0a_pi"
ju 2
blo "-144000,-81800"
tm "WireNameMgr"
)
)
)
*161 (SaComponent
uid 92443,0
optionalChildren [
*162 (CptPort
uid 92452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-82375,-114250,-81625"
)
tg (CPTG
uid 92454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92455,0
va (VaSet
)
xt "-122100,-82500,-116000,-81500"
st "SYNCLK1OUT"
ju 2
blo "-116000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*163 (CptPort
uid 92456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-81375,-114250,-80625"
)
tg (CPTG
uid 92458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92459,0
va (VaSet
)
xt "-122100,-81500,-116000,-80500"
st "SYNCLK2OUT"
ju 2
blo "-116000,-80700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*164 (CptPort
uid 92460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-81375,-130000,-80625"
)
tg (CPTG
uid 92462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92463,0
va (VaSet
)
xt "-129000,-81500,-125000,-80500"
st "MGTCLKN"
blo "-129000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*165 (CptPort
uid 92464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-82375,-130000,-81625"
)
tg (CPTG
uid 92466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92467,0
va (VaSet
)
xt "-129000,-82500,-125000,-81500"
st "MGTCLKP"
blo "-129000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 92444,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-130000,-83000,-115000,-79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 92446,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-82000,-122350,-81000"
st "unisim"
blo "-124950,-81200"
tm "BdLibraryNameMgr"
)
*167 (Text
uid 92447,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-81000,-118050,-80000"
st "GT11CLK_MGT"
blo "-124950,-80200"
tm "CptNameMgr"
)
*168 (Text
uid 92448,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-80000,-117950,-79000"
st "Ugt11clk_mgt0a"
blo "-124950,-79200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92449,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92450,0
text (MLText
uid 92451,0
va (VaSet
font "clean,8,0"
)
xt "-130000,-84600,-109500,-83000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*169 (Net
uid 96630,0
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 47
suid 1289,0
)
declText (MLText
uid 96631,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134200,-89775"
st "clk_mgt0a_pi       : std_logic --MGTCLK0A_M"
)
)
*170 (Net
uid 96632,0
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 46
suid 1290,0
)
declText (MLText
uid 96633,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134000,-89775"
st "clk_mgt0a_mi       : std_logic --MGTCLK0A_M"
)
)
*171 (Net
uid 96849,0
lang 2
decl (Decl
n "sf_sda_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 138
suid 1291,0
)
declText (MLText
uid 96850,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-103100,-89775"
st "signal sf_sda_in          : std_logic_vector(3 DOWNTO 0) --GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
)
)
*172 (PortIoIn
uid 96863,0
shape (CompositeShape
uid 96864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 96865,0
sl 0
ro 270
xt "-143000,-74375,-141500,-73625"
)
(Line
uid 96866,0
sl 0
ro 270
xt "-141500,-74000,-141000,-74000"
pts [
"-141500,-74000"
"-141000,-74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 96867,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96868,0
va (VaSet
isHidden 1
)
xt "-149600,-74600,-144000,-73600"
st "clk_mgt1a_mi"
ju 2
blo "-144000,-73800"
tm "WireNameMgr"
)
)
)
*173 (PortIoIn
uid 96869,0
shape (CompositeShape
uid 96870,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 96871,0
sl 0
ro 270
xt "-143000,-75375,-141500,-74625"
)
(Line
uid 96872,0
sl 0
ro 270
xt "-141500,-75000,-141000,-75000"
pts [
"-141500,-75000"
"-141000,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 96873,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96874,0
va (VaSet
isHidden 1
)
xt "-149500,-75600,-144000,-74600"
st "clk_mgt1a_pi"
ju 2
blo "-144000,-74800"
tm "WireNameMgr"
)
)
)
*174 (SaComponent
uid 96875,0
optionalChildren [
*175 (CptPort
uid 96884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 96885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-75375,-114250,-74625"
)
tg (CPTG
uid 96886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96887,0
va (VaSet
)
xt "-122100,-75500,-116000,-74500"
st "SYNCLK1OUT"
ju 2
blo "-116000,-74700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*176 (CptPort
uid 96888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 96889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-74375,-114250,-73625"
)
tg (CPTG
uid 96890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96891,0
va (VaSet
)
xt "-122100,-74500,-116000,-73500"
st "SYNCLK2OUT"
ju 2
blo "-116000,-73700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*177 (CptPort
uid 96892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 96893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-74375,-130000,-73625"
)
tg (CPTG
uid 96894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96895,0
va (VaSet
)
xt "-129000,-74500,-125000,-73500"
st "MGTCLKN"
blo "-129000,-73700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*178 (CptPort
uid 96896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 96897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-75375,-130000,-74625"
)
tg (CPTG
uid 96898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96899,0
va (VaSet
)
xt "-129000,-75500,-125000,-74500"
st "MGTCLKP"
blo "-129000,-74700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 96876,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-130000,-76000,-115000,-72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 96877,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 96878,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-75000,-122350,-74000"
st "unisim"
blo "-124950,-74200"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 96879,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-74000,-118050,-73000"
st "GT11CLK_MGT"
blo "-124950,-73200"
tm "CptNameMgr"
)
*181 (Text
uid 96880,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-73000,-117950,-72000"
st "Ugt11clk_mgt1a"
blo "-124950,-72200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 96881,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 96882,0
text (MLText
uid 96883,0
va (VaSet
font "clean,8,0"
)
xt "-130000,-77600,-109500,-76000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*182 (Net
uid 96920,0
decl (Decl
n "refclk0a"
t "std_logic"
o 141
suid 1296,0
)
declText (MLText
uid 96921,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140800,-89775"
st "signal refclk0a           : std_logic"
)
)
*183 (Net
uid 96922,0
decl (Decl
n "refclk1a"
t "std_logic"
o 144
suid 1297,0
)
declText (MLText
uid 96923,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140800,-89775"
st "signal refclk1a           : std_logic"
)
)
*184 (Net
uid 96924,0
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 49
suid 1298,0
)
declText (MLText
uid 96925,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134200,-89775"
st "clk_mgt1a_pi       : std_logic --MGTCLK0A_M"
)
)
*185 (Net
uid 96926,0
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 48
suid 1299,0
)
declText (MLText
uid 96927,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134000,-89775"
st "clk_mgt1a_mi       : std_logic --MGTCLK0A_M"
)
)
*186 (CommentText
uid 96928,0
shape (Rectangle
uid 96929,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-108000,-84000,-96000,-82000"
)
oxt "0,0,15000,5000"
text (MLText
uid 96930,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-107800,-83800,-97000,-82600"
st "
Bank 101-106 (IB+...)
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*187 (CommentText
uid 96931,0
shape (Rectangle
uid 96932,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-108000,-77000,-96000,-75000"
)
oxt "0,0,15000,5000"
text (MLText
uid 96933,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-107800,-76800,-98200,-75600"
st "
Bank 109-114 (SF)
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*188 (PortIoIn
uid 97788,0
shape (CompositeShape
uid 97789,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97790,0
sl 0
ro 270
xt "-20000,-100375,-18500,-99625"
)
(Line
uid 97791,0
sl 0
ro 270
xt "-18500,-100000,-18000,-100000"
pts [
"-18500,-100000"
"-18000,-100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97792,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 97793,0
va (VaSet
isHidden 1
)
xt "-26200,-100600,-21000,-99600"
st "ibe_osc0_mi"
ju 2
blo "-21000,-99800"
tm "WireNameMgr"
)
)
)
*189 (PortIoIn
uid 97794,0
shape (CompositeShape
uid 97795,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97796,0
sl 0
ro 270
xt "-20000,-101375,-18500,-100625"
)
(Line
uid 97797,0
sl 0
ro 270
xt "-18500,-101000,-18000,-101000"
pts [
"-18500,-101000"
"-18000,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97798,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 97799,0
va (VaSet
isHidden 1
)
xt "-26100,-101600,-21000,-100600"
st "ibe_osc0_pi"
ju 2
blo "-21000,-100800"
tm "WireNameMgr"
)
)
)
*190 (SaComponent
uid 97800,0
optionalChildren [
*191 (CptPort
uid 97809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-101375,1750,-100625"
)
tg (CPTG
uid 97811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 97812,0
va (VaSet
)
xt "-600,-101500,0,-100500"
st "O"
ju 2
blo "0,-100700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*192 (CptPort
uid 97813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,-101375,-7000,-100625"
)
tg (CPTG
uid 97815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 97816,0
va (VaSet
)
xt "-6000,-101500,-5800,-100500"
st "I"
blo "-6000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*193 (CptPort
uid 97817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,-100375,-7000,-99625"
)
tg (CPTG
uid 97819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 97820,0
va (VaSet
)
xt "-6000,-100500,-5200,-99500"
st "IB"
blo "-6000,-99700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 97801,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-7000,-102000,1000,-99000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 97802,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 97803,0
va (VaSet
font "helvetica,8,1"
)
xt "-4850,-102000,-2250,-101000"
st "unisim"
blo "-4850,-101200"
tm "BdLibraryNameMgr"
)
*195 (Text
uid 97804,0
va (VaSet
font "helvetica,8,1"
)
xt "-4850,-101000,-1150,-100000"
st "IBUFGDS"
blo "-4850,-100200"
tm "CptNameMgr"
)
*196 (Text
uid 97805,0
va (VaSet
font "helvetica,8,1"
)
xt "-4850,-100000,-750,-99000"
st "Uibufgds1"
blo "-4850,-99200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 97806,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 97807,0
text (MLText
uid 97808,0
va (VaSet
font "clean,8,0"
)
xt "-14000,-105200,10000,-102000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*197 (Net
uid 97841,0
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 50
suid 1310,0
)
declText (MLText
uid 97842,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-132900,-89775"
st "ibe_osc0_pi        : std_logic --CRYSTAL_CLK_P"
)
)
*198 (Net
uid 97843,0
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 51
suid 1311,0
)
declText (MLText
uid 97844,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-132500,-88575"
st "-- CLOCKS
ibe_osc0_mi        : std_logic --CRYSTAL_CLK_M"
)
)
*199 (Net
uid 97857,0
decl (Decl
n "ibe_clk200"
t "std_logic"
o 146
suid 1312,0
)
declText (MLText
uid 97858,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140100,-89775"
st "signal ibe_clk200         : std_logic"
)
)
*200 (PortIoIn
uid 101823,0
shape (CompositeShape
uid 101824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 101825,0
sl 0
ro 270
xt "-143000,-107375,-141500,-106625"
)
(Line
uid 101826,0
sl 0
ro 270
xt "-141500,-107000,-141000,-107000"
pts [
"-141500,-107000"
"-141000,-107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 101827,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101828,0
va (VaSet
isHidden 1
)
xt "-149700,-107500,-144000,-106500"
st "clk_mgt0b_mi"
ju 2
blo "-144000,-106700"
tm "WireNameMgr"
)
)
)
*201 (PortIoIn
uid 101829,0
shape (CompositeShape
uid 101830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 101831,0
sl 0
ro 270
xt "-143000,-108375,-141500,-107625"
)
(Line
uid 101832,0
sl 0
ro 270
xt "-141500,-108000,-141000,-108000"
pts [
"-141500,-108000"
"-141000,-108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 101833,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101834,0
va (VaSet
isHidden 1
)
xt "-149600,-108500,-144000,-107500"
st "clk_mgt0b_pi"
ju 2
blo "-144000,-107700"
tm "WireNameMgr"
)
)
)
*202 (SaComponent
uid 101835,0
optionalChildren [
*203 (CptPort
uid 101844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-108375,-114250,-107625"
)
tg (CPTG
uid 101846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101847,0
va (VaSet
)
xt "-122100,-108500,-116000,-107500"
st "SYNCLK1OUT"
ju 2
blo "-116000,-107700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*204 (CptPort
uid 101848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-107375,-114250,-106625"
)
tg (CPTG
uid 101850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101851,0
va (VaSet
)
xt "-122100,-107500,-116000,-106500"
st "SYNCLK2OUT"
ju 2
blo "-116000,-106700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*205 (CptPort
uid 101852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-107375,-130000,-106625"
)
tg (CPTG
uid 101854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101855,0
va (VaSet
)
xt "-129000,-107500,-125000,-106500"
st "MGTCLKN"
blo "-129000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*206 (CptPort
uid 101856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-108375,-130000,-107625"
)
tg (CPTG
uid 101858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101859,0
va (VaSet
)
xt "-129000,-108500,-125000,-107500"
st "MGTCLKP"
blo "-129000,-107700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 101836,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-130000,-109000,-115000,-105000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 101837,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
uid 101838,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-108000,-122350,-107000"
st "unisim"
blo "-124950,-107200"
tm "BdLibraryNameMgr"
)
*208 (Text
uid 101839,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-107000,-118050,-106000"
st "GT11CLK_MGT"
blo "-124950,-106200"
tm "CptNameMgr"
)
*209 (Text
uid 101840,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-106000,-117950,-105000"
st "Ugt11clk_mgt0b"
blo "-124950,-105200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 101841,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 101842,0
text (MLText
uid 101843,0
va (VaSet
font "clean,8,0"
)
xt "-130000,-110600,-109500,-109000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*210 (Net
uid 101882,0
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 53
suid 1327,0
)
declText (MLText
uid 101883,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134100,-89775"
st "clk_mgt0b_pi       : std_logic --MGTCLK0A_M"
)
)
*211 (Net
uid 101884,0
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 52
suid 1328,0
)
declText (MLText
uid 101885,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-133900,-89775"
st "clk_mgt0b_mi       : std_logic --MGTCLK0A_M"
)
)
*212 (Net
uid 101886,0
decl (Decl
n "refclk0b"
t "std_logic"
o 142
suid 1329,0
)
declText (MLText
uid 101887,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140700,-89775"
st "signal refclk0b           : std_logic"
)
)
*213 (PortIoIn
uid 101898,0
shape (CompositeShape
uid 101899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 101900,0
sl 0
ro 270
xt "-143000,-99375,-141500,-98625"
)
(Line
uid 101901,0
sl 0
ro 270
xt "-141500,-99000,-141000,-99000"
pts [
"-141500,-99000"
"-141000,-99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 101902,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101903,0
va (VaSet
isHidden 1
)
xt "-149600,-99500,-144000,-98500"
st "clk_mgt1b_pi"
ju 2
blo "-144000,-98700"
tm "WireNameMgr"
)
)
)
*214 (PortIoIn
uid 101904,0
shape (CompositeShape
uid 101905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 101906,0
sl 0
ro 270
xt "-143000,-98375,-141500,-97625"
)
(Line
uid 101907,0
sl 0
ro 270
xt "-141500,-98000,-141000,-98000"
pts [
"-141500,-98000"
"-141000,-98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 101908,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101909,0
va (VaSet
isHidden 1
)
xt "-149700,-98500,-144000,-97500"
st "clk_mgt1b_mi"
ju 2
blo "-144000,-97700"
tm "WireNameMgr"
)
)
)
*215 (SaComponent
uid 101910,0
optionalChildren [
*216 (CptPort
uid 101919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-99375,-114250,-98625"
)
tg (CPTG
uid 101921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101922,0
va (VaSet
)
xt "-122100,-99500,-116000,-98500"
st "SYNCLK1OUT"
ju 2
blo "-116000,-98700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*217 (CptPort
uid 101923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-115000,-98375,-114250,-97625"
)
tg (CPTG
uid 101925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101926,0
va (VaSet
)
xt "-122100,-98500,-116000,-97500"
st "SYNCLK2OUT"
ju 2
blo "-116000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*218 (CptPort
uid 101927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-98375,-130000,-97625"
)
tg (CPTG
uid 101929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101930,0
va (VaSet
)
xt "-129000,-98500,-125000,-97500"
st "MGTCLKN"
blo "-129000,-97700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*219 (CptPort
uid 101931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 101932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-130750,-99375,-130000,-98625"
)
tg (CPTG
uid 101933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101934,0
va (VaSet
)
xt "-129000,-99500,-125000,-98500"
st "MGTCLKP"
blo "-129000,-98700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 101911,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-130000,-100000,-115000,-96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 101912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 101913,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-99000,-122350,-98000"
st "unisim"
blo "-124950,-98200"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 101914,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-98000,-118050,-97000"
st "GT11CLK_MGT"
blo "-124950,-97200"
tm "CptNameMgr"
)
*222 (Text
uid 101915,0
va (VaSet
font "helvetica,8,1"
)
xt "-124950,-97000,-117950,-96000"
st "Ugt11clk_mgt1b"
blo "-124950,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 101916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 101917,0
text (MLText
uid 101918,0
va (VaSet
font "clean,8,0"
)
xt "-130000,-101600,-109500,-100000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*223 (Net
uid 101955,0
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 55
suid 1333,0
)
declText (MLText
uid 101956,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-133900,-89775"
st "clk_mgt1b_mi       : std_logic --MGTCLK0A_M"
)
)
*224 (Net
uid 101957,0
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 54
suid 1334,0
)
declText (MLText
uid 101958,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-134100,-89775"
st "clk_mgt1b_pi       : std_logic --MGTCLK0A_M"
)
)
*225 (Net
uid 101959,0
decl (Decl
n "refclk1b"
t "std_logic"
o 143
suid 1335,0
)
declText (MLText
uid 101960,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140700,-89775"
st "signal refclk1b           : std_logic"
)
)
*226 (SaComponent
uid 102131,0
optionalChildren [
*227 (CptPort
uid 102123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-86000,-108375,-85250,-107625"
)
tg (CPTG
uid 102125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 102126,0
va (VaSet
)
xt "-87600,-108500,-87000,-107500"
st "O"
ju 2
blo "-87000,-107700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*228 (CptPort
uid 102127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-94750,-108375,-94000,-107625"
)
tg (CPTG
uid 102129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102130,0
va (VaSet
)
xt "-93000,-108500,-92800,-107500"
st "I"
blo "-93000,-107700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 102132,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-94000,-109000,-86000,-106000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 102133,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
uid 102134,0
va (VaSet
font "helvetica,8,1"
)
xt "-91300,-109000,-88700,-108000"
st "unisim"
blo "-91300,-108200"
tm "BdLibraryNameMgr"
)
*230 (Text
uid 102135,0
va (VaSet
font "helvetica,8,1"
)
xt "-91300,-108000,-89000,-107000"
st "BUFG"
blo "-91300,-107200"
tm "CptNameMgr"
)
*231 (Text
uid 102136,0
va (VaSet
font "helvetica,8,1"
)
xt "-91300,-107000,-88400,-106000"
st "Ubufg2"
blo "-91300,-106200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 102137,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 102138,0
text (MLText
uid 102139,0
va (VaSet
font "clean,8,0"
)
xt "-90000,-109000,-90000,-109000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*232 (Net
uid 102140,0
decl (Decl
n "clk156"
t "std_logic"
o 163
suid 1336,0
)
declText (MLText
uid 102141,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140800,-89775"
st "signal clk156             : std_logic"
)
)
*233 (PortIoOut
uid 102295,0
shape (CompositeShape
uid 102296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102297,0
sl 0
ro 90
xt "-143000,-48375,-141500,-47625"
)
(Line
uid 102298,0
sl 0
ro 90
xt "-141500,-48000,-141000,-48000"
pts [
"-141000,-48000"
"-141500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102299,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102300,0
va (VaSet
isHidden 1
)
xt "-150400,-48500,-144000,-47500"
st "sf_tx_ratesel_o"
ju 2
blo "-144000,-47700"
tm "WireNameMgr"
)
)
)
*234 (PortIoInOut
uid 102301,0
shape (CompositeShape
uid 102302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 102303,0
sl 0
ro 180
xt "-143000,-60375,-141500,-59625"
)
(Line
uid 102304,0
sl 0
ro 180
xt "-141500,-60000,-141000,-60000"
pts [
"-141000,-60000"
"-141500,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102305,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102306,0
va (VaSet
isHidden 1
)
xt "-147700,-60500,-144000,-59500"
st "sf_sda_io"
ju 2
blo "-144000,-59700"
tm "WireNameMgr"
)
)
)
*235 (PortIoOut
uid 102307,0
shape (CompositeShape
uid 102308,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102309,0
sl 0
ro 90
xt "-143000,-67375,-141500,-66625"
)
(Line
uid 102310,0
sl 0
ro 90
xt "-141500,-67000,-141000,-67000"
pts [
"-141000,-67000"
"-141500,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102311,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102312,0
va (VaSet
isHidden 1
)
xt "-146500,-67500,-144000,-66500"
st "sf_txp"
ju 2
blo "-144000,-66700"
tm "WireNameMgr"
)
)
)
*236 (PortIoIn
uid 102313,0
shape (CompositeShape
uid 102314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102315,0
sl 0
ro 270
xt "-143000,-41375,-141500,-40625"
)
(Line
uid 102316,0
sl 0
ro 270
xt "-141500,-41000,-141000,-41000"
pts [
"-141500,-41000"
"-141000,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102317,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102318,0
va (VaSet
isHidden 1
)
xt "-147000,-41500,-144000,-40500"
st "sf_los_i"
ju 2
blo "-144000,-40700"
tm "WireNameMgr"
)
)
)
*237 (PortIoOut
uid 102319,0
shape (CompositeShape
uid 102320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102321,0
sl 0
ro 90
xt "-143000,-61375,-141500,-60625"
)
(Line
uid 102322,0
sl 0
ro 90
xt "-141500,-61000,-141000,-61000"
pts [
"-141000,-61000"
"-141500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102323,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102324,0
va (VaSet
isHidden 1
)
xt "-147200,-61500,-144000,-60500"
st "sf_scl_o"
ju 2
blo "-144000,-60700"
tm "WireNameMgr"
)
)
)
*238 (PortIoOut
uid 102325,0
shape (CompositeShape
uid 102326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102327,0
sl 0
ro 90
xt "-143000,-58375,-141500,-57625"
)
(Line
uid 102328,0
sl 0
ro 90
xt "-141500,-58000,-141000,-58000"
pts [
"-141000,-58000"
"-141500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102329,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102330,0
va (VaSet
isHidden 1
)
xt "-149100,-58500,-144000,-57500"
st "sf_tx_dis_o"
ju 2
blo "-144000,-57700"
tm "WireNameMgr"
)
)
)
*239 (PortIoOut
uid 102331,0
shape (CompositeShape
uid 102332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102333,0
sl 0
ro 90
xt "-143000,-49375,-141500,-48625"
)
(Line
uid 102334,0
sl 0
ro 90
xt "-141500,-49000,-141000,-49000"
pts [
"-141000,-49000"
"-141500,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102335,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102336,0
va (VaSet
isHidden 1
)
xt "-150400,-49500,-144000,-48500"
st "sf_rx_ratesel_o"
ju 2
blo "-144000,-48700"
tm "WireNameMgr"
)
)
)
*240 (PortIoIn
uid 102337,0
shape (CompositeShape
uid 102338,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102339,0
sl 0
ro 270
xt "-143000,-39375,-141500,-38625"
)
(Line
uid 102340,0
sl 0
ro 270
xt "-141500,-39000,-141000,-39000"
pts [
"-141500,-39000"
"-141000,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102341,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102342,0
va (VaSet
isHidden 1
)
xt "-149300,-39500,-144000,-38500"
st "sf_tx_fault_i"
ju 2
blo "-144000,-38700"
tm "WireNameMgr"
)
)
)
*241 (PortIoIn
uid 102343,0
shape (CompositeShape
uid 102344,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102345,0
sl 0
ro 270
xt "-143000,-40375,-141500,-39625"
)
(Line
uid 102346,0
sl 0
ro 270
xt "-141500,-40000,-141000,-40000"
pts [
"-141500,-40000"
"-141000,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102347,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102348,0
va (VaSet
isHidden 1
)
xt "-149800,-40500,-144000,-39500"
st "sf_mod_abs_i"
ju 2
blo "-144000,-39700"
tm "WireNameMgr"
)
)
)
*242 (PortIoIn
uid 102349,0
shape (CompositeShape
uid 102350,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102351,0
sl 0
ro 270
xt "-143000,-64375,-141500,-63625"
)
(Line
uid 102352,0
sl 0
ro 270
xt "-141500,-64000,-141000,-64000"
pts [
"-141500,-64000"
"-141000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102353,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102354,0
va (VaSet
isHidden 1
)
xt "-146600,-64500,-144000,-63500"
st "sf_rxm"
ju 2
blo "-144000,-63700"
tm "WireNameMgr"
)
)
)
*243 (PortIoOut
uid 102355,0
shape (CompositeShape
uid 102356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102357,0
sl 0
ro 90
xt "-143000,-66375,-141500,-65625"
)
(Line
uid 102358,0
sl 0
ro 90
xt "-141500,-66000,-141000,-66000"
pts [
"-141000,-66000"
"-141500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102359,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102360,0
va (VaSet
isHidden 1
)
xt "-146600,-66500,-144000,-65500"
st "sf_txm"
ju 2
blo "-144000,-65700"
tm "WireNameMgr"
)
)
)
*244 (PortIoIn
uid 102361,0
shape (CompositeShape
uid 102362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 102363,0
sl 0
ro 270
xt "-143000,-65375,-141500,-64625"
)
(Line
uid 102364,0
sl 0
ro 270
xt "-141500,-65000,-141000,-65000"
pts [
"-141500,-65000"
"-141000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 102365,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 102366,0
va (VaSet
isHidden 1
)
xt "-146500,-65500,-144000,-64500"
st "sf_rxp"
ju 2
blo "-144000,-64700"
tm "WireNameMgr"
)
)
)
*245 (HdlText
uid 102367,0
optionalChildren [
*246 (EmbeddedText
uid 102373,0
commentText (CommentText
uid 102374,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 102375,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-127000,-51400,-102000,-44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 102376,0
va (VaSet
font "clean,8,0"
)
xt "-126800,-51200,-103800,-45600"
st "
-- eb1 1
-- One of the ratesels conflicts with old SFP
-- need to confirm SFP+ before driving
-- (but sigs optional anyway)
sf_tx_ratesel_o <= (others => 'Z');
sf_rx_ratesel_o <= (others => 'Z');


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 7400
visibleWidth 25000
)
)
)
]
shape (Rectangle
uid 102368,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-128000,-52000,-100000,-43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 102369,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 102370,0
va (VaSet
)
xt "-127700,-52000,-126300,-51000"
st "eb2"
blo "-127700,-51200"
tm "HdlTextNameMgr"
)
*248 (Text
uid 102371,0
va (VaSet
)
xt "-127700,-51000,-127200,-50000"
st "2"
blo "-127700,-50200"
tm "HdlTextNumberMgr"
)
]
)
)
*249 (CommentText
uid 102434,0
shape (Rectangle
uid 102435,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-122000,-41000,-104000,-38000"
)
oxt "0,0,15000,5000"
text (MLText
uid 102436,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-121800,-40800,-107400,-39600"
st "
Module Absent = MOD_DEF0
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 18000
)
)
*250 (Frame
uid 102437,0
shape (RectFrame
uid 102438,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-118000,-63000,-88000,-57000"
)
title (TextAssociate
uid 102439,0
ps "TopLeftStrategy"
text (MLText
uid 102440,0
va (VaSet
font "helvetica,10,0"
)
xt "-119850,-64600,-104150,-63400"
st "g2: FOR i IN 0 TO 3 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 102441,0
ps "TopLeftStrategy"
shape (Rectangle
uid 102442,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-117500,-62800,-116500,-61200"
)
num (Text
uid 102443,0
va (VaSet
font "helvetica,10,0"
)
xt "-117300,-62600,-116700,-61400"
st "3"
blo "-117300,-61600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 102444,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
uid 102445,0
va (VaSet
font "helvetica,10,1"
)
xt "-95000,-57000,-84800,-55800"
st "Frame Declarations"
blo "-95000,-56000"
)
*252 (MLText
uid 102446,0
va (VaSet
font "helvetica,10,0"
)
xt "-95000,-55800,-95000,-55800"
tm "BdFrameDeclTextMgr"
)
]
)
)
*253 (Net
uid 102549,0
lang 2
decl (Decl
n "sf_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 56
suid 1338,0
)
declText (MLText
uid 102550,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-101100,-88575"
st "-- ZONE3 (ATCA) CONNECTOR
sf_los_i           : std_logic_vector(3 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*254 (Net
uid 102551,0
lang 2
decl (Decl
n "sf_rx_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 57
suid 1339,0
)
declText (MLText
uid 102552,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-99500,-88575"
st "-- ZONE3 (ATCA) CONNECTOR
sf_rx_ratesel_o    : std_logic_vector(1 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*255 (Net
uid 102553,0
lang 2
decl (Decl
n "sf_mod_abs_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 58
suid 1340,0
)
declText (MLText
uid 102554,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-99400,-88575"
st "-- ZONE3 (ATCA) CONNECTOR
sf_mod_abs_i       : std_logic_vector(3 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*256 (Net
uid 102555,0
lang 2
decl (Decl
n "sf_tx_fault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 59
suid 1341,0
)
declText (MLText
uid 102556,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-100300,-88575"
st "-- ZONE3 (ATCA) CONNECTOR
sf_tx_fault_i      : std_logic_vector(3 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*257 (Net
uid 102557,0
lang 2
decl (Decl
n "sf_tx_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 60
suid 1342,0
)
declText (MLText
uid 102558,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-99500,-88575"
st "-- ZONE3 (ATCA) CONNECTOR
sf_tx_ratesel_o    : std_logic_vector(1 DOWNTO 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*258 (Net
uid 103516,0
decl (Decl
n "clk40"
t "std_logic"
o 164
suid 1343,0
)
declText (MLText
uid 103517,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-141100,-89775"
st "signal clk40              : std_logic"
)
)
*259 (SaComponent
uid 104355,0
optionalChildren [
*260 (CptPort
uid 104099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-22375,-16000,-21625"
)
tg (CPTG
uid 104101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104102,0
va (VaSet
)
xt "-15000,-22500,-11400,-21500"
st "usb_rxf_i"
blo "-15000,-21700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 30
suid 8,0
)
)
)
*261 (CptPort
uid 104107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-23375,-16000,-22625"
)
tg (CPTG
uid 104109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104110,0
va (VaSet
)
xt "-15000,-23500,-11300,-22500"
st "usb_txe_i"
blo "-15000,-22700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
)
*262 (CptPort
uid 104111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-20375,-16000,-19625"
)
tg (CPTG
uid 104113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104114,0
va (VaSet
)
xt "-15000,-20500,-11400,-19500"
st "usb_rd_o"
blo "-15000,-19700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 59
suid 33,0
)
)
)
*263 (CptPort
uid 104115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104116,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-19375,-16000,-18625"
)
tg (CPTG
uid 104117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104118,0
va (VaSet
)
xt "-15000,-19500,-11300,-18500"
st "usb_wr_o"
blo "-15000,-18700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 60
suid 35,0
)
)
)
*264 (CptPort
uid 104119,0
ps "OnEdgeStrategy"
shape (Diamond
uid 104120,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-21375,-16000,-20625"
)
tg (CPTG
uid 104121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104122,0
va (VaSet
)
xt "-15000,-21500,-8600,-20500"
st "usb_d_io : (7:0)"
blo "-15000,-20700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 61
suid 38,0
)
)
)
*265 (CptPort
uid 104123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-75375,-16000,-74625"
)
tg (CPTG
uid 104125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104126,0
va (VaSet
)
xt "-15000,-75500,-12500,-74500"
st "refclk1"
blo "-15000,-74700"
)
)
thePort (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 41,0
)
)
)
*266 (CptPort
uid 104127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104128,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-40375,-16000,-39625"
)
tg (CPTG
uid 104129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104130,0
va (VaSet
)
xt "-15000,-40500,-8700,-39500"
st "gmii_gtx_clk_o"
blo "-15000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
suid 55,0
)
)
)
*267 (CptPort
uid 104131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-46375,-16000,-45625"
)
tg (CPTG
uid 104133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104134,0
va (VaSet
)
xt "-15000,-46500,-8100,-45500"
st "gmii_rxd_i : (7:0)"
blo "-15000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 56,0
)
)
)
*268 (CptPort
uid 104135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-48375,-16000,-47625"
)
tg (CPTG
uid 104137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104138,0
va (VaSet
)
xt "-15000,-48500,-9500,-47500"
st "gmii_rx_dv_i"
blo "-15000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
)
*269 (CptPort
uid 104139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-47375,-16000,-46625"
)
tg (CPTG
uid 104141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104142,0
va (VaSet
)
xt "-15000,-47500,-9800,-46500"
st "gmii_rx_er_i"
blo "-15000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 58,0
)
)
)
*270 (CptPort
uid 104143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-49375,-16000,-48625"
)
tg (CPTG
uid 104145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104146,0
va (VaSet
)
xt "-15000,-49500,-9500,-48500"
st "gmii_rx_clk_i"
blo "-15000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 59,0
)
)
)
*271 (CptPort
uid 104147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-36375,-16000,-35625"
)
tg (CPTG
uid 104149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104150,0
va (VaSet
)
xt "-15000,-36500,-10700,-35500"
st "gmii_col_i"
blo "-15000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 60,0
)
)
)
*272 (CptPort
uid 104151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-34375,-16000,-33625"
)
tg (CPTG
uid 104153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104154,0
va (VaSet
)
xt "-15000,-34500,-10700,-33500"
st "gmii_crs_i"
blo "-15000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 61,0
)
)
)
*273 (CptPort
uid 104155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104156,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-39375,-16000,-38625"
)
tg (CPTG
uid 104157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104158,0
va (VaSet
)
xt "-15000,-39500,-7800,-38500"
st "gmii_txd_o : (7:0)"
blo "-15000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 36
suid 62,0
)
)
)
*274 (CptPort
uid 104159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104160,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-41375,-16000,-40625"
)
tg (CPTG
uid 104161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104162,0
va (VaSet
)
xt "-15000,-41500,-9300,-40500"
st "gmii_tx_en_o"
blo "-15000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 34
suid 63,0
)
)
)
*275 (CptPort
uid 104163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-42375,-16000,-41625"
)
tg (CPTG
uid 104165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104166,0
va (VaSet
)
xt "-15000,-42500,-9500,-41500"
st "gmii_tx_er_o"
blo "-15000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 35
suid 64,0
)
)
)
*276 (CptPort
uid 104167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-31375,-16000,-30625"
)
tg (CPTG
uid 104169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104170,0
va (VaSet
)
xt "-15000,-31500,-9700,-30500"
st "marv_mdc_o"
blo "-15000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 41
suid 65,0
)
)
)
*277 (CptPort
uid 104171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104172,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-33375,-16000,-32625"
)
tg (CPTG
uid 104173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104174,0
va (VaSet
)
xt "-15000,-33500,-9300,-32500"
st "marv_coma_o"
blo "-15000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
suid 66,0
)
)
)
*278 (CptPort
uid 104175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104176,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-37375,-16000,-36625"
)
tg (CPTG
uid 104177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104178,0
va (VaSet
)
xt "-15000,-37500,-8900,-36500"
st "marv_reset_no"
blo "-15000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
suid 67,0
)
)
)
*279 (CptPort
uid 104179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-35375,-16000,-34625"
)
tg (CPTG
uid 104181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104182,0
va (VaSet
)
xt "-15000,-35500,-10000,-34500"
st "marv_int_ni"
blo "-15000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 68,0
)
)
)
*280 (CptPort
uid 104183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-44375,-16000,-43625"
)
tg (CPTG
uid 104185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104186,0
va (VaSet
)
xt "-15000,-44500,-10000,-43500"
st "mii_tx_clk_i"
blo "-15000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 69,0
)
)
)
*281 (CptPort
uid 104203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-73375,9750,-72625"
)
tg (CPTG
uid 104205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104206,0
va (VaSet
)
xt "2700,-73500,8000,-72500"
st "tx_fifo_rst_i"
ju 2
blo "8000,-72700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 77,0
)
)
)
*282 (CptPort
uid 104211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104212,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-82375,9750,-81625"
)
tg (CPTG
uid 104213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104214,0
va (VaSet
)
xt "2700,-82500,8000,-81500"
st "rx_fifo_rst_i"
ju 2
blo "8000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 18
suid 80,0
)
)
)
*283 (CptPort
uid 104235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-16375,-16000,-15625"
)
tg (CPTG
uid 104237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104238,0
va (VaSet
)
xt "-15000,-16500,-6600,-15500"
st "macaddress_i : (47:0)"
blo "-15000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 99,0
)
)
)
*284 (CptPort
uid 104259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-59375,9750,-58625"
)
tg (CPTG
uid 104261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104262,0
va (VaSet
)
xt "-1500,-59500,8000,-58500"
st "stat_word_cu_o : (63:0)"
ju 2
blo "8000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 55
suid 117,0
)
)
)
*285 (CptPort
uid 104263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-58375,9750,-57625"
)
tg (CPTG
uid 104265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104266,0
va (VaSet
)
xt "-2000,-58500,8000,-57500"
st "stat_word_usb_o : (63:0)"
ju 2
blo "8000,-57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 118,0
)
)
)
*286 (CptPort
uid 104267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-25375,-16000,-24625"
)
tg (CPTG
uid 104269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104270,0
va (VaSet
)
xt "-15000,-25500,-12200,-24500"
st "usb_clk"
blo "-15000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 122,0
)
)
)
*287 (CptPort
uid 104271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-26375,-16000,-25625"
)
tg (CPTG
uid 104273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104274,0
va (VaSet
)
xt "-15000,-26500,-12200,-25500"
st "usb_rst"
blo "-15000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 123,0
)
)
)
*288 (CptPort
uid 104275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-85375,-16000,-84625"
)
tg (CPTG
uid 104277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104278,0
va (VaSet
)
xt "-15000,-85500,-13100,-84500"
st "init_i"
blo "-15000,-84700"
)
)
thePort (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 124,0
)
)
)
*289 (CptPort
uid 104279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-85375,9750,-84625"
)
tg (CPTG
uid 104281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104282,0
va (VaSet
)
xt "2900,-85500,8000,-84500"
st "init_done_o"
ju 2
blo "8000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 125,0
)
)
)
*290 (CptPort
uid 104283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-30375,-16000,-29625"
)
tg (CPTG
uid 104285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104286,0
va (VaSet
)
xt "-15000,-30500,-10900,-29500"
st "marv_md_i"
blo "-15000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 131,0
)
)
)
*291 (CptPort
uid 104287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104288,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-29375,-16000,-28625"
)
tg (CPTG
uid 104289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104290,0
va (VaSet
)
xt "-15000,-29500,-10600,-28500"
st "marv_md_o"
blo "-15000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 132,0
)
)
)
*292 (CptPort
uid 104291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-28375,-16000,-27625"
)
tg (CPTG
uid 104293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104294,0
va (VaSet
)
xt "-15000,-28500,-9800,-27500"
st "marv_md_to"
blo "-15000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 133,0
)
)
)
*293 (CptPort
uid 104295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-33375,9750,-32625"
)
tg (CPTG
uid 104297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104298,0
va (VaSet
)
xt "300,-33500,8000,-32500"
st "dbg_bus_o : (31:0)"
ju 2
blo "8000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 32
suid 134,0
)
)
)
*294 (CptPort
uid 104299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-77375,-16000,-76625"
)
tg (CPTG
uid 104301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104302,0
va (VaSet
)
xt "-15000,-77500,-10900,-76500"
st "clk_idelay"
blo "-15000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 154,0
)
)
)
*295 (CptPort
uid 104303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-80375,-16000,-79625"
)
tg (CPTG
uid 104305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104306,0
va (VaSet
)
xt "-15000,-80500,-12500,-79500"
st "clk125"
blo "-15000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 155,0
)
)
)
*296 (CptPort
uid 104311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-83375,-16000,-82625"
)
tg (CPTG
uid 104313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104314,0
va (VaSet
)
xt "-15000,-83500,-14000,-82500"
st "clk"
blo "-15000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 157,0
)
)
)
*297 (CptPort
uid 104315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-79375,-16000,-78625"
)
tg (CPTG
uid 104317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104318,0
va (VaSet
)
xt "-15000,-79500,-11000,-78500"
st "clk_25_50"
blo "-15000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 158,0
)
)
)
*298 (CptPort
uid 104319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-69375,-16000,-68625"
)
tg (CPTG
uid 104321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104322,0
va (VaSet
)
xt "-15000,-69500,-9600,-68500"
st "sf_rxp : (3:0)"
blo "-15000,-68700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 159,0
)
)
)
*299 (CptPort
uid 104323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104324,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-70375,-16000,-69625"
)
tg (CPTG
uid 104325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104326,0
va (VaSet
)
xt "-15000,-70500,-9500,-69500"
st "sf_txm : (3:0)"
blo "-15000,-69700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 53
suid 161,0
)
)
)
*300 (CptPort
uid 104327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104328,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-71375,-16000,-70625"
)
tg (CPTG
uid 104329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104330,0
va (VaSet
)
xt "-15000,-71500,-9600,-70500"
st "sf_txp : (3:0)"
blo "-15000,-70700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 54
suid 162,0
)
)
)
*301 (CptPort
uid 104331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-68375,-16000,-67625"
)
tg (CPTG
uid 104333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104334,0
va (VaSet
)
xt "-15000,-68500,-9500,-67500"
st "sf_rxm : (3:0)"
blo "-15000,-67700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 163,0
)
)
)
*302 (CptPort
uid 104335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104336,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-61375,-16000,-60625"
)
tg (CPTG
uid 104337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104338,0
va (VaSet
)
xt "-15000,-61500,-7500,-60500"
st "sf_tx_dis_o : (3:0)"
blo "-15000,-60700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 52
suid 164,0
)
)
)
*303 (CptPort
uid 104339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104340,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-66375,-16000,-65625"
)
tg (CPTG
uid 104341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104342,0
va (VaSet
)
xt "-15000,-66500,-8900,-65500"
st "sf_scl_o : (3:0)"
blo "-15000,-65700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 47
suid 168,0
)
)
)
*304 (CptPort
uid 104343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-64375,-16000,-63625"
)
tg (CPTG
uid 104345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104346,0
va (VaSet
)
xt "-15000,-64500,-8900,-63500"
st "sf_sda_i : (3:0)"
blo "-15000,-63700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 169,0
)
)
)
*305 (CptPort
uid 104347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-65375,-16000,-64625"
)
tg (CPTG
uid 104349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104350,0
va (VaSet
)
xt "-15000,-65500,-8600,-64500"
st "sf_sda_o : (3:0)"
blo "-15000,-64700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 48
suid 170,0
)
)
)
*306 (CptPort
uid 104351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104352,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-63375,-16000,-62625"
)
tg (CPTG
uid 104353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104354,0
va (VaSet
)
xt "-15000,-63500,-8300,-62500"
st "sf_sda_to : (3:0)"
blo "-15000,-62700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 49
suid 171,0
)
)
)
*307 (CptPort
uid 107985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-58375,-16000,-57625"
)
tg (CPTG
uid 107987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 107988,0
va (VaSet
)
xt "-15000,-58500,-7700,-57500"
st "sf_absent_i : (3:0)"
blo "-15000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 178,0
)
)
)
*308 (CptPort
uid 107989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107990,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-56375,-16000,-55625"
)
tg (CPTG
uid 107991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 107992,0
va (VaSet
)
xt "-15000,-56500,-7500,-55500"
st "sf_ratesel_o : (3:0)"
blo "-15000,-55700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 46
suid 174,0
)
)
)
*309 (CptPort
uid 107993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-57375,-16000,-56625"
)
tg (CPTG
uid 107995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 107996,0
va (VaSet
)
xt "-15000,-57500,-7800,-56500"
st "sf_txfault_i : (3:0)"
blo "-15000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 179,0
)
)
)
*310 (CptPort
uid 107997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-59375,-16000,-58625"
)
tg (CPTG
uid 107999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 108000,0
va (VaSet
)
xt "-15000,-59500,-8600,-58500"
st "sfp_los_i : (3:0)"
blo "-15000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 180,0
)
)
)
*311 (CptPort
uid 108037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 108038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-63375,9750,-62625"
)
tg (CPTG
uid 108039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108040,0
va (VaSet
)
xt "4800,-63500,8000,-62500"
st "rx_ok_o"
ju 2
blo "8000,-62700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ok_o"
t "std_logic"
o 44
suid 191,0
)
)
)
*312 (CptPort
uid 108041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 108042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-60375,9750,-59625"
)
tg (CPTG
uid 108043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108044,0
va (VaSet
)
xt "-400,-60500,8000,-59500"
st "sf_mac_stat_o : (1:0)"
ju 2
blo "8000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 45
suid 185,0
)
)
)
*313 (CptPort
uid 108045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 108046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-61375,9750,-60625"
)
tg (CPTG
uid 108047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108048,0
va (VaSet
)
xt "-900,-61500,8000,-60500"
st "sf_stat_word_o : (1:0)"
ju 2
blo "8000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 50
suid 184,0
)
)
)
*314 (CptPort
uid 108049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 108050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-65375,9750,-64625"
)
tg (CPTG
uid 108051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108052,0
va (VaSet
)
xt "-100,-65500,8000,-64500"
st "sf_syncacq_o : (1:0)"
ju 2
blo "8000,-64700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 186,0
)
)
)
*315 (CptPort
uid 108053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 108054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-64375,9750,-63625"
)
tg (CPTG
uid 108055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108056,0
va (VaSet
)
xt "4800,-64500,8000,-63500"
st "tx_ok_o"
ju 2
blo "8000,-63700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ok_o"
t "std_logic"
o 58
suid 192,0
)
)
)
*316 (CptPort
uid 116709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 116710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16750,-82375,-16000,-81625"
)
tg (CPTG
uid 116711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116712,0
va (VaSet
)
xt "-15000,-82500,-12800,-81500"
st "rst_in"
blo "-15000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 193,0
)
)
)
*317 (CptPort
uid 124383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-71375,9750,-70625"
)
tg (CPTG
uid 124385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 124386,0
va (VaSet
)
xt "4800,-71500,8000,-70500"
st "tx_lld_o"
ju 2
blo "8000,-70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 57
suid 197,0
)
)
)
*318 (CptPort
uid 124387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124388,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-72375,9750,-71625"
)
tg (CPTG
uid 124389,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 124390,0
va (VaSet
)
xt "5200,-72500,8000,-71500"
st "tx_lls_i"
ju 2
blo "8000,-71700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 27
suid 196,0
)
)
)
*319 (CptPort
uid 125000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 125001,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-79375,9750,-78625"
)
tg (CPTG
uid 125002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 125003,0
va (VaSet
)
xt "5100,-79500,8000,-78500"
st "rx_lld_i"
ju 2
blo "8000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 19
suid 199,0
)
)
)
*320 (CptPort
uid 125004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 125005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,-80375,9750,-79625"
)
tg (CPTG
uid 125006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 125007,0
va (VaSet
)
xt "4900,-80500,8000,-79500"
st "rx_lls_o"
ju 2
blo "8000,-79700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 43
suid 198,0
)
)
)
]
shape (Rectangle
uid 104356,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,-86000,9000,-14000"
)
oxt "15000,-24000,40000,70000"
ttg (MlTextGroup
uid 104357,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 104358,0
va (VaSet
font "helvetica,8,1"
)
xt "-6150,-86000,-4450,-85000"
st "hsio"
blo "-6150,-85200"
tm "BdLibraryNameMgr"
)
*322 (Text
uid 104359,0
va (VaSet
font "helvetica,8,1"
)
xt "-6150,-85000,-550,-84000"
st "net_usb_top"
blo "-6150,-84200"
tm "CptNameMgr"
)
*323 (Text
uid 104360,0
va (VaSet
font "helvetica,8,1"
)
xt "-6150,-84000,50,-83000"
st "Unet_usb_top"
blo "-6150,-83200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 104361,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 104362,0
text (MLText
uid 104363,0
va (VaSet
font "clean,8,0"
)
xt "-11000,-87600,5500,-86000"
st "MAC0_SF_MAP = 0    ( integer )  
MAC1_SF_MAP = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "MAC0_SF_MAP"
type "integer"
value "0"
)
(GiElement
name "MAC1_SF_MAP"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*324 (CommentText
uid 104364,0
shape (Rectangle
uid 104365,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-59000,-71000,-41000,-57000"
)
oxt "0,0,15000,5000"
text (MLText
uid 104366,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-58800,-70800,-46100,-61200"
st "
SF Map
Facing HSIO, left to right:
3 (SFF) U19
2 (SFF) U18
0 (SFP) U15
1 (SFP) U16



"
tm "CommentText"
wrapOption 3
visibleHeight 14000
visibleWidth 18000
)
)
*325 (SaComponent
uid 105917,0
optionalChildren [
*326 (CptPort
uid 105926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-89375,95750,-88625"
)
tg (CPTG
uid 105928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 105929,0
va (VaSet
)
xt "93400,-89500,94000,-88500"
st "O"
ju 2
blo "94000,-88700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*327 (CptPort
uid 105930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-88375,95750,-87625"
)
tg (CPTG
uid 105932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 105933,0
va (VaSet
)
xt "92800,-88500,94000,-87500"
st "OB"
ju 2
blo "94000,-87700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*328 (CptPort
uid 105934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,-89375,87000,-88625"
)
tg (CPTG
uid 105936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105937,0
va (VaSet
)
xt "88000,-89500,88200,-88500"
st "I"
blo "88000,-88700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 105918,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,-90000,95000,-87000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 105919,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
uid 105920,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-90000,91850,-89000"
st "unisim"
blo "89250,-89200"
tm "BdLibraryNameMgr"
)
*330 (Text
uid 105921,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-89000,92750,-88000"
st "OBUFDS"
blo "89250,-88200"
tm "CptNameMgr"
)
*331 (Text
uid 105922,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-88000,91850,-87000"
st "Uob15"
blo "89250,-87200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 105923,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 105924,0
text (MLText
uid 105925,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "87000,-91600,108000,-90000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*332 (SaComponent
uid 105938,0
optionalChildren [
*333 (CptPort
uid 105947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-86375,95750,-85625"
)
tg (CPTG
uid 105949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 105950,0
va (VaSet
)
xt "93400,-86500,94000,-85500"
st "O"
ju 2
blo "94000,-85700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*334 (CptPort
uid 105951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-85375,95750,-84625"
)
tg (CPTG
uid 105953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 105954,0
va (VaSet
)
xt "92800,-85500,94000,-84500"
st "OB"
ju 2
blo "94000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*335 (CptPort
uid 105955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 105956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,-86375,87000,-85625"
)
tg (CPTG
uid 105957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105958,0
va (VaSet
)
xt "88000,-86500,88200,-85500"
st "I"
blo "88000,-85700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 105939,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,-87000,95000,-84000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 105940,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 105941,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-87000,91850,-86000"
st "unisim"
blo "89250,-86200"
tm "BdLibraryNameMgr"
)
*337 (Text
uid 105942,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-86000,92750,-85000"
st "OBUFDS"
blo "89250,-85200"
tm "CptNameMgr"
)
*338 (Text
uid 105943,0
va (VaSet
font "helvetica,8,1"
)
xt "89250,-85000,91850,-84000"
st "Uob16"
blo "89250,-84200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 105944,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 105945,0
text (MLText
uid 105946,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "87000,-88600,108000,-87000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*339 (PortIoOut
uid 105959,0
shape (CompositeShape
uid 105960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105961,0
sl 0
ro 270
xt "107500,-85375,109000,-84625"
)
(Line
uid 105962,0
sl 0
ro 270
xt "107000,-85000,107500,-85000"
pts [
"107000,-85000"
"107500,-85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105963,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105964,0
va (VaSet
isHidden 1
)
xt "110000,-85500,117500,-84500"
st "ibe_spita_com_mo"
blo "110000,-84700"
tm "WireNameMgr"
)
)
)
*340 (PortIoOut
uid 105971,0
shape (CompositeShape
uid 105972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105973,0
sl 0
ro 270
xt "107500,-86375,109000,-85625"
)
(Line
uid 105974,0
sl 0
ro 270
xt "107000,-86000,107500,-86000"
pts [
"107000,-86000"
"107500,-86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105975,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105976,0
va (VaSet
isHidden 1
)
xt "110000,-86500,117400,-85500"
st "ibe_spita_com_po"
blo "110000,-85700"
tm "WireNameMgr"
)
)
)
*341 (PortIoOut
uid 105977,0
shape (CompositeShape
uid 105978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105979,0
sl 0
ro 270
xt "107500,-89375,109000,-88625"
)
(Line
uid 105980,0
sl 0
ro 270
xt "107000,-89000,107500,-89000"
pts [
"107000,-89000"
"107500,-89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105981,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105982,0
va (VaSet
isHidden 1
)
xt "110000,-89500,116900,-88500"
st "ibe_spita_clk_po"
blo "110000,-88700"
tm "WireNameMgr"
)
)
)
*342 (PortIoOut
uid 105989,0
shape (CompositeShape
uid 105990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105991,0
sl 0
ro 270
xt "107500,-88375,109000,-87625"
)
(Line
uid 105992,0
sl 0
ro 270
xt "107000,-88000,107500,-88000"
pts [
"107000,-88000"
"107500,-88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 105994,0
va (VaSet
isHidden 1
)
xt "110000,-88500,117000,-87500"
st "ibe_spita_clk_mo"
blo "110000,-87700"
tm "WireNameMgr"
)
)
)
*343 (Net
uid 106061,0
decl (Decl
n "ibst_spi_clk"
t "std_logic"
o 160
suid 1351,0
)
declText (MLText
uid 106062,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140200,-89775"
st "signal ibst_spi_clk       : std_logic"
)
)
*344 (Net
uid 106063,0
decl (Decl
n "ibst_spi_com"
t "std_logic"
o 161
suid 1352,0
)
declText (MLText
uid 106064,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-139500,-89775"
st "signal ibst_spi_com       : std_logic"
)
)
*345 (Net
uid 106069,0
decl (Decl
n "ibe_spita_clk_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 65
suid 1355,0
)
declText (MLText
uid 106070,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-119300,-89775"
st "ibe_spita_clk_po   : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*346 (Net
uid 106071,0
decl (Decl
n "ibe_spita_clk_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 63
suid 1356,0
)
declText (MLText
uid 106072,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-118500,-89775"
st "ibe_spita_clk_mo   : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*347 (Net
uid 106073,0
decl (Decl
n "ibe_spita_com_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 61
suid 1357,0
)
declText (MLText
uid 106074,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-119000,-89775"
st "ibe_spita_com_po   : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*348 (Net
uid 106075,0
decl (Decl
n "ibe_spita_com_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 66
suid 1358,0
)
declText (MLText
uid 106076,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-117400,-89775"
st "ibe_spita_com_mo   : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*349 (PortIoIn
uid 106099,0
shape (CompositeShape
uid 106100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 106101,0
sl 0
ro 90
xt "107500,-83375,109000,-82625"
)
(Line
uid 106102,0
sl 0
ro 90
xt "107000,-83000,107500,-83000"
pts [
"107500,-83000"
"107000,-83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 106103,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106104,0
va (VaSet
isHidden 1
)
xt "110000,-83500,116600,-82500"
st "ibe_spita_do_pi"
blo "110000,-82700"
tm "WireNameMgr"
)
)
)
*350 (PortIoIn
uid 106105,0
shape (CompositeShape
uid 106106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 106107,0
sl 0
ro 90
xt "107500,-82375,109000,-81625"
)
(Line
uid 106108,0
sl 0
ro 90
xt "107000,-82000,107500,-82000"
pts [
"107500,-82000"
"107000,-82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 106109,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106110,0
va (VaSet
isHidden 1
)
xt "110000,-82500,116700,-81500"
st "ibe_spita_do_mi"
blo "110000,-81700"
tm "WireNameMgr"
)
)
)
*351 (SaComponent
uid 106111,0
optionalChildren [
*352 (CptPort
uid 106120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106121,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,-83375,87000,-82625"
)
tg (CPTG
uid 106122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106123,0
va (VaSet
)
xt "88000,-83500,88600,-82500"
st "O"
blo "88000,-82700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*353 (CptPort
uid 106124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106125,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-83375,95750,-82625"
)
tg (CPTG
uid 106126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 106127,0
va (VaSet
)
xt "93800,-83500,94000,-82500"
st "I"
ju 2
blo "94000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*354 (CptPort
uid 106128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106129,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,-82375,95750,-81625"
)
tg (CPTG
uid 106130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 106131,0
va (VaSet
)
xt "93200,-82500,94000,-81500"
st "IB"
ju 2
blo "94000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 106112,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,-84000,95000,-81000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 106113,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*355 (Text
uid 106114,0
va (VaSet
font "helvetica,8,1"
)
xt "89450,-84000,92050,-83000"
st "unisim"
blo "89450,-83200"
tm "BdLibraryNameMgr"
)
*356 (Text
uid 106115,0
va (VaSet
font "helvetica,8,1"
)
xt "89450,-83000,92550,-82000"
st "IBUFDS"
blo "89450,-82200"
tm "CptNameMgr"
)
*357 (Text
uid 106116,0
va (VaSet
font "helvetica,8,1"
)
xt "89450,-82000,91750,-81000"
st "Uibd5"
blo "89450,-81200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 106117,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 106118,0
text (MLText
uid 106119,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "87000,-88000,111000,-84000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*358 (Net
uid 106140,0
decl (Decl
n "ibst_spi_do"
t "std_ulogic"
o 165
suid 1362,0
)
declText (MLText
uid 106141,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-139400,-89775"
st "signal ibst_spi_do        : std_ulogic"
)
)
*359 (Net
uid 106156,0
decl (Decl
n "ibe_spita_do_pi"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 62
suid 1363,0
)
declText (MLText
uid 106157,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-121900,-89775"
st "ibe_spita_do_pi    : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*360 (Net
uid 106158,0
decl (Decl
n "ibe_spita_do_mi"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 64
suid 1364,0
)
declText (MLText
uid 106159,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-119800,-89775"
st "ibe_spita_do_mi    : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*361 (Net
uid 108117,0
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 169
suid 1379,0
)
declText (MLText
uid 108118,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-100000,-31200,-73000,-30000"
st "signal sf_syncacq         : std_logic_vector(1 DOWNTO 0)"
)
)
*362 (Net
uid 108119,0
decl (Decl
n "tx_ok"
t "std_logic"
o 170
suid 1380,0
)
declText (MLText
uid 108120,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-100000,-31200,-84800,-30000"
st "signal tx_ok              : std_logic"
)
)
*363 (Net
uid 108121,0
decl (Decl
n "rx_ok"
t "std_logic"
o 166
suid 1381,0
)
declText (MLText
uid 108122,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-100000,-31200,-84800,-30000"
st "signal rx_ok              : std_logic"
)
)
*364 (Net
uid 108123,0
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 168
suid 1382,0
)
declText (MLText
uid 108124,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-100000,-31200,-74900,-30000"
st "signal sf_stat_word       : slv64_array(1 DOWNTO 0)"
)
)
*365 (Net
uid 108127,0
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 167
suid 1384,0
)
declText (MLText
uid 108128,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-100000,-31200,-75200,-30000"
st "signal sf_mac_stat        : slv64_array(1 DOWNTO 0)"
)
)
*366 (PortIoOut
uid 113028,0
shape (CompositeShape
uid 113029,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 113030,0
sl 0
ro 270
xt "68500,-66375,70000,-65625"
)
(Line
uid 113031,0
sl 0
ro 270
xt "68000,-66000,68500,-66000"
pts [
"68000,-66000"
"68500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113032,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 113033,0
va (VaSet
isHidden 1
)
xt "71000,-66500,78800,-65500"
st "ibemon_convst_no"
blo "71000,-65700"
tm "WireNameMgr"
)
)
)
*367 (Net
uid 113056,0
decl (Decl
n "ibemon_convst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 1423,0
)
declText (MLText
uid 113057,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-60000,-25000"
st "ibemon_convst_no   : std_logic_vector(2 DOWNTO 0)"
)
)
*368 (PortIoOut
uid 114987,0
shape (CompositeShape
uid 114988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 114989,0
sl 0
ro 270
xt "68500,-53375,70000,-52625"
)
(Line
uid 114990,0
sl 0
ro 270
xt "68000,-53000,68500,-53000"
pts [
"68000,-53000"
"68500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 114991,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 114992,0
va (VaSet
isHidden 1
)
xt "71000,-53500,74800,-52500"
st "idc_p5_io"
blo "71000,-52700"
tm "WireNameMgr"
)
)
)
*369 (PortIoInOut
uid 119829,0
shape (CompositeShape
uid 119830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 119831,0
sl 0
xt "68500,-51375,70000,-50625"
)
(Line
uid 119832,0
sl 0
xt "68000,-51000,68500,-51000"
pts [
"68000,-51000"
"68500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119833,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 119834,0
va (VaSet
isHidden 1
)
xt "71000,-51500,73600,-50500"
st "sma_io"
blo "71000,-50700"
tm "WireNameMgr"
)
)
)
*370 (Net
uid 120861,0
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 171
suid 1432,0
)
declText (MLText
uid 120862,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-59500,-25000"
st "signal sda_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*371 (Net
uid 120867,0
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 172
suid 1435,0
)
declText (MLText
uid 120868,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-60000,-25000"
st "signal sck                : std_logic_vector(15 DOWNTO 0)"
)
)
*372 (Net
uid 120871,0
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 173
suid 1437,0
)
declText (MLText
uid 120872,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-59600,-25000"
st "signal sck_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*373 (SaComponent
uid 122773,0
optionalChildren [
*374 (CptPort
uid 122693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-5375,-15000,-4625"
)
tg (CPTG
uid 122695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 122696,0
va (VaSet
)
xt "-14000,-5500,-7600,-4500"
st "clk_sys_clk_pin"
blo "-14000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys_clk_pin"
t "std_logic"
o 1
)
)
)
*375 (CptPort
uid 122697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-4375,-15000,-3625"
)
tg (CPTG
uid 122699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 122700,0
va (VaSet
)
xt "-14000,-4500,-7600,-3500"
st "rst_sys_rst_pin"
blo "-14000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_rst_pin"
t "std_logic"
o 2
)
)
)
*376 (CptPort
uid 122701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15750,-3375,-15000,-2625"
)
tg (CPTG
uid 122703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 122704,0
va (VaSet
)
xt "-14000,-3500,-5100,-2500"
st "gpio_hex_input : (3:0)"
blo "-14000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "gpio_hex_input"
t "std_logic_vector"
b "(3 downto 0)"
o 3
)
)
)
*377 (CptPort
uid 122705,0
ps "OnEdgeStrategy"
shape (Diamond
uid 122706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-5375,5750,-4625"
)
tg (CPTG
uid 122707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122708,0
va (VaSet
)
xt "-2900,-5500,4000,-4500"
st "DDR_DQ : (15:0)"
ju 2
blo "4000,-4700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DDR_DQ"
t "std_logic_vector"
b "(15 downto 0)"
o 4
)
)
)
*378 (CptPort
uid 122709,0
ps "OnEdgeStrategy"
shape (Diamond
uid 122710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-4375,5750,-3625"
)
tg (CPTG
uid 122711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122712,0
va (VaSet
)
xt "-600,-4500,4000,-3500"
st "DDR_LDQS"
ju 2
blo "4000,-3700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DDR_LDQS"
t "std_logic"
o 5
)
)
)
*379 (CptPort
uid 122713,0
ps "OnEdgeStrategy"
shape (Diamond
uid 122714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-3375,5750,-2625"
)
tg (CPTG
uid 122715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122716,0
va (VaSet
)
xt "-700,-3500,4000,-2500"
st "DDR_UDQS"
ju 2
blo "4000,-2700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DDR_UDQS"
t "std_logic"
o 6
)
)
)
*380 (CptPort
uid 122717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-2375,5750,-1625"
)
tg (CPTG
uid 122719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122720,0
va (VaSet
)
xt "-2400,-2500,4000,-1500"
st "DDR_BA : (1:0)"
ju 2
blo "4000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_BA"
t "std_logic_vector"
b "(1 downto 0)"
o 7
)
)
)
*381 (CptPort
uid 122721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-1375,5750,-625"
)
tg (CPTG
uid 122723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122724,0
va (VaSet
)
xt "-4100,-1500,4000,-500"
st "DDR_ADDR : (12:0)"
ju 2
blo "4000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_ADDR"
t "std_logic_vector"
b "(12 downto 0)"
o 8
)
)
)
*382 (CptPort
uid 122725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-375,5750,375"
)
tg (CPTG
uid 122727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122728,0
va (VaSet
)
xt "500,-500,4000,500"
st "DDR_CK"
ju 2
blo "4000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_CK"
t "std_logic"
o 9
)
)
)
*383 (CptPort
uid 122729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,625,5750,1375"
)
tg (CPTG
uid 122731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122732,0
va (VaSet
)
xt "-600,500,4000,1500"
st "DDR_CLKN"
ju 2
blo "4000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_CLKN"
t "std_logic"
o 10
)
)
)
*384 (CptPort
uid 122733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,1625,5750,2375"
)
tg (CPTG
uid 122735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122736,0
va (VaSet
)
xt "-500,1500,4000,2500"
st "DDR_CS_n"
ju 2
blo "4000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_CS_n"
t "std_logic"
o 11
)
)
)
*385 (CptPort
uid 122737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,2625,5750,3375"
)
tg (CPTG
uid 122739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122740,0
va (VaSet
)
xt "500,2500,4000,3500"
st "DDR_CE"
ju 2
blo "4000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_CE"
t "std_logic"
o 12
)
)
)
*386 (CptPort
uid 122741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,3625,5750,4375"
)
tg (CPTG
uid 122743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122744,0
va (VaSet
)
xt "-1100,3500,4000,4500"
st "DDR_RAS_n"
ju 2
blo "4000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_RAS_n"
t "std_logic"
o 13
)
)
)
*387 (CptPort
uid 122745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,4625,5750,5375"
)
tg (CPTG
uid 122747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122748,0
va (VaSet
)
xt "-1100,4500,4000,5500"
st "DDR_CAS_n"
ju 2
blo "4000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_CAS_n"
t "std_logic"
o 14
)
)
)
*388 (CptPort
uid 122749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122750,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,5625,5750,6375"
)
tg (CPTG
uid 122751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122752,0
va (VaSet
)
xt "-600,5500,4000,6500"
st "DDR_WE_n"
ju 2
blo "4000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_WE_n"
t "std_logic"
o 15
)
)
)
*389 (CptPort
uid 122753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,6625,5750,7375"
)
tg (CPTG
uid 122755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122756,0
va (VaSet
)
xt "-100,6500,4000,7500"
st "DDR_LDM"
ju 2
blo "4000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_LDM"
t "std_logic"
o 16
)
)
)
*390 (CptPort
uid 122757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,7625,5750,8375"
)
tg (CPTG
uid 122759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122760,0
va (VaSet
)
xt "-200,7500,4000,8500"
st "DDR_UDM"
ju 2
blo "4000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_UDM"
t "std_logic"
o 17
)
)
)
*391 (CptPort
uid 122761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,8625,5750,9375"
)
tg (CPTG
uid 122763,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122764,0
va (VaSet
)
xt "-4400,8500,4000,9500"
st "mpmc_Idelayctrl_Rdy"
ju 2
blo "4000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mpmc_Idelayctrl_Rdy"
t "std_logic"
o 18
)
)
)
*392 (CptPort
uid 122765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,9625,5750,10375"
)
tg (CPTG
uid 122767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122768,0
va (VaSet
)
xt "-2300,9500,4000,10500"
st "mpmc_InitDone"
ju 2
blo "4000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mpmc_InitDone"
t "std_logic"
o 19
)
)
)
*393 (CptPort
uid 122769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,10625,5750,11375"
)
tg (CPTG
uid 122771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122772,0
va (VaSet
)
xt "-2400,10500,4000,11500"
st "clock_LOCKED"
ju 2
blo "4000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clock_LOCKED"
t "std_logic"
o 20
)
)
)
]
shape (Rectangle
uid 122774,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-15000,-6000,5000,12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 122775,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*394 (Text
uid 122776,0
va (VaSet
font "helvetica,8,1"
)
xt "-14050,9000,-12350,10000"
st "hsio"
blo "-14050,9800"
tm "BdLibraryNameMgr"
)
*395 (Text
uid 122777,0
va (VaSet
font "helvetica,8,1"
)
xt "-14050,10000,-5950,11000"
st "hsio_proc_wrapper"
blo "-14050,10800"
tm "CptNameMgr"
)
*396 (Text
uid 122778,0
va (VaSet
font "helvetica,8,1"
)
xt "-14050,11000,-7650,12000"
st "Uhsioprocwrap"
blo "-14050,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 122779,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 122780,0
text (MLText
uid 122781,0
va (VaSet
font "clean,8,0"
)
xt "-12500,-6800,6000,-6000"
st "SIM_MODE = SIM_MODE    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*397 (Net
uid 122782,0
decl (Decl
n "DDR_DQ"
t "std_logic_vector"
b "(15 downto 0)"
o 67
suid 1451,0
)
declText (MLText
uid 122783,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-61800,-25000"
st "DDR_DQ             : std_logic_vector(15 downto 0)"
)
)
*398 (Net
uid 122790,0
decl (Decl
n "DDR_LDQS"
t "std_logic"
o 68
suid 1452,0
)
declText (MLText
uid 122791,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71500,-25000"
st "DDR_LDQS           : std_logic"
)
)
*399 (Net
uid 122798,0
decl (Decl
n "DDR_UDQS"
t "std_logic"
o 69
suid 1453,0
)
declText (MLText
uid 122799,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71300,-25000"
st "DDR_UDQS           : std_logic"
)
)
*400 (Net
uid 122806,0
decl (Decl
n "DDR_BA"
t "std_logic_vector"
b "(1 downto 0)"
o 70
suid 1454,0
)
declText (MLText
uid 122807,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-62600,-25000"
st "DDR_BA             : std_logic_vector(1 downto 0)"
)
)
*401 (Net
uid 122814,0
decl (Decl
n "DDR_ADDR"
t "std_logic_vector"
b "(12 downto 0)"
o 71
suid 1455,0
)
declText (MLText
uid 122815,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-61000,-25000"
st "DDR_ADDR           : std_logic_vector(12 downto 0)"
)
)
*402 (Net
uid 122822,0
decl (Decl
n "DDR_CK"
t "std_logic"
o 72
suid 1456,0
)
declText (MLText
uid 122823,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-72300,-25000"
st "DDR_CK             : std_logic"
)
)
*403 (Net
uid 122838,0
decl (Decl
n "DDR_CS_n"
t "std_logic"
o 74
suid 1458,0
)
declText (MLText
uid 122839,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71700,-25000"
st "DDR_CS_n           : std_logic"
)
)
*404 (Net
uid 122846,0
decl (Decl
n "DDR_CE"
t "std_logic"
o 75
suid 1459,0
)
declText (MLText
uid 122847,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-72300,-25000"
st "DDR_CE             : std_logic"
)
)
*405 (Net
uid 122854,0
decl (Decl
n "DDR_RAS_n"
t "std_logic"
o 76
suid 1460,0
)
declText (MLText
uid 122855,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71400,-25000"
st "DDR_RAS_n          : std_logic"
)
)
*406 (Net
uid 122862,0
decl (Decl
n "DDR_CAS_n"
t "std_logic"
o 77
suid 1461,0
)
declText (MLText
uid 122863,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71300,-25000"
st "DDR_CAS_n          : std_logic"
)
)
*407 (Net
uid 122870,0
decl (Decl
n "DDR_WE_n"
t "std_logic"
o 78
suid 1462,0
)
declText (MLText
uid 122871,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71600,-25000"
st "DDR_WE_n           : std_logic"
)
)
*408 (Net
uid 122878,0
decl (Decl
n "DDR_LDM"
t "std_logic"
o 79
suid 1463,0
)
declText (MLText
uid 122879,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71800,-25000"
st "DDR_LDM            : std_logic"
)
)
*409 (Net
uid 122886,0
decl (Decl
n "DDR_UDM"
t "std_logic"
o 80
suid 1464,0
)
declText (MLText
uid 122887,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71600,-25000"
st "DDR_UDM            : std_logic"
)
)
*410 (Net
uid 122942,0
decl (Decl
n "DDR_CLKE"
t "std_logic"
o 81
suid 1471,0
)
declText (MLText
uid 122943,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71600,-25000"
st "DDR_CLKE           : std_logic"
)
)
*411 (PortIoOut
uid 123064,0
shape (CompositeShape
uid 123065,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123066,0
sl 0
ro 270
xt "16500,7625,18000,8375"
)
(Line
uid 123067,0
sl 0
ro 270
xt "16000,8000,16500,8000"
pts [
"16000,8000"
"16500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123068,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123069,0
va (VaSet
isHidden 1
)
xt "19000,7500,23200,8500"
st "DDR_UDM"
blo "19000,8300"
tm "WireNameMgr"
)
)
)
*412 (PortIoOut
uid 123070,0
shape (CompositeShape
uid 123071,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123072,0
sl 0
ro 270
xt "16500,5625,18000,6375"
)
(Line
uid 123073,0
sl 0
ro 270
xt "16000,6000,16500,6000"
pts [
"16000,6000"
"16500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123074,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123075,0
va (VaSet
isHidden 1
)
xt "19000,5500,23600,6500"
st "DDR_WE_n"
blo "19000,6300"
tm "WireNameMgr"
)
)
)
*413 (PortIoOut
uid 123076,0
shape (CompositeShape
uid 123077,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123078,0
sl 0
ro 270
xt "16500,1625,18000,2375"
)
(Line
uid 123079,0
sl 0
ro 270
xt "16000,2000,16500,2000"
pts [
"16000,2000"
"16500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123080,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123081,0
va (VaSet
isHidden 1
)
xt "19000,1500,23500,2500"
st "DDR_CS_n"
blo "19000,2300"
tm "WireNameMgr"
)
)
)
*414 (PortIoOut
uid 123082,0
shape (CompositeShape
uid 123083,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123084,0
sl 0
ro 270
xt "16500,2625,18000,3375"
)
(Line
uid 123085,0
sl 0
ro 270
xt "16000,3000,16500,3000"
pts [
"16000,3000"
"16500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123086,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123087,0
va (VaSet
isHidden 1
)
xt "19000,2500,22500,3500"
st "DDR_CE"
blo "19000,3300"
tm "WireNameMgr"
)
)
)
*415 (PortIoOut
uid 123088,0
shape (CompositeShape
uid 123089,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123090,0
sl 0
ro 270
xt "16500,625,18000,1375"
)
(Line
uid 123091,0
sl 0
ro 270
xt "16000,1000,16500,1000"
pts [
"16000,1000"
"16500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123092,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123093,0
va (VaSet
isHidden 1
)
xt "19000,500,24000,1500"
st "DDR_CLK_n"
blo "19000,1300"
tm "WireNameMgr"
)
)
)
*416 (PortIoOut
uid 123094,0
shape (CompositeShape
uid 123095,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123096,0
sl 0
ro 270
xt "16500,-375,18000,375"
)
(Line
uid 123097,0
sl 0
ro 270
xt "16000,0,16500,0"
pts [
"16000,0"
"16500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123098,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123099,0
va (VaSet
isHidden 1
)
xt "19000,-500,22500,500"
st "DDR_CK"
blo "19000,300"
tm "WireNameMgr"
)
)
)
*417 (PortIoOut
uid 123100,0
shape (CompositeShape
uid 123101,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123102,0
sl 0
ro 270
xt "16500,10625,18000,11375"
)
(Line
uid 123103,0
sl 0
ro 270
xt "16000,11000,16500,11000"
pts [
"16000,11000"
"16500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123104,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123105,0
va (VaSet
isHidden 1
)
xt "19000,10500,23600,11500"
st "DDR_CLKE"
blo "19000,11300"
tm "WireNameMgr"
)
)
)
*418 (PortIoOut
uid 123106,0
shape (CompositeShape
uid 123107,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123108,0
sl 0
ro 270
xt "16500,3625,18000,4375"
)
(Line
uid 123109,0
sl 0
ro 270
xt "16000,4000,16500,4000"
pts [
"16000,4000"
"16500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123110,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123111,0
va (VaSet
isHidden 1
)
xt "19000,3500,24100,4500"
st "DDR_RAS_n"
blo "19000,4300"
tm "WireNameMgr"
)
)
)
*419 (PortIoOut
uid 123112,0
shape (CompositeShape
uid 123113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123114,0
sl 0
ro 270
xt "16500,4625,18000,5375"
)
(Line
uid 123115,0
sl 0
ro 270
xt "16000,5000,16500,5000"
pts [
"16000,5000"
"16500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123116,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123117,0
va (VaSet
isHidden 1
)
xt "19000,4500,24100,5500"
st "DDR_CAS_n"
blo "19000,5300"
tm "WireNameMgr"
)
)
)
*420 (PortIoOut
uid 123118,0
shape (CompositeShape
uid 123119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123120,0
sl 0
ro 270
xt "16500,-1375,18000,-625"
)
(Line
uid 123121,0
sl 0
ro 270
xt "16000,-1000,16500,-1000"
pts [
"16000,-1000"
"16500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123122,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123123,0
va (VaSet
isHidden 1
)
xt "19000,-1500,23700,-500"
st "DDR_ADDR"
blo "19000,-700"
tm "WireNameMgr"
)
)
)
*421 (PortIoOut
uid 123124,0
shape (CompositeShape
uid 123125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123126,0
sl 0
ro 270
xt "16500,-2375,18000,-1625"
)
(Line
uid 123127,0
sl 0
ro 270
xt "16000,-2000,16500,-2000"
pts [
"16000,-2000"
"16500,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123128,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123129,0
va (VaSet
isHidden 1
)
xt "19000,-2500,22500,-1500"
st "DDR_BA"
blo "19000,-1700"
tm "WireNameMgr"
)
)
)
*422 (PortIoOut
uid 123130,0
shape (CompositeShape
uid 123131,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123132,0
sl 0
ro 270
xt "16500,6625,18000,7375"
)
(Line
uid 123133,0
sl 0
ro 270
xt "16000,7000,16500,7000"
pts [
"16000,7000"
"16500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123134,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123135,0
va (VaSet
isHidden 1
)
xt "19000,6500,23100,7500"
st "DDR_LDM"
blo "19000,7300"
tm "WireNameMgr"
)
)
)
*423 (PortIoInOut
uid 123136,0
shape (CompositeShape
uid 123137,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 123138,0
sl 0
xt "16500,-4375,18000,-3625"
)
(Line
uid 123139,0
sl 0
xt "16000,-4000,16500,-4000"
pts [
"16000,-4000"
"16500,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123140,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123141,0
va (VaSet
isHidden 1
)
xt "19000,-4500,23600,-3500"
st "DDR_LDQS"
blo "19000,-3700"
tm "WireNameMgr"
)
)
)
*424 (PortIoInOut
uid 123142,0
shape (CompositeShape
uid 123143,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 123144,0
sl 0
xt "16500,-5375,18000,-4625"
)
(Line
uid 123145,0
sl 0
xt "16000,-5000,16500,-5000"
pts [
"16000,-5000"
"16500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123146,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123147,0
va (VaSet
isHidden 1
)
xt "19000,-5500,22500,-4500"
st "DDR_DQ"
blo "19000,-4700"
tm "WireNameMgr"
)
)
)
*425 (PortIoInOut
uid 123148,0
shape (CompositeShape
uid 123149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 123150,0
sl 0
xt "16500,-3375,18000,-2625"
)
(Line
uid 123151,0
sl 0
xt "16000,-3000,16500,-3000"
pts [
"16000,-3000"
"16500,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123152,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123153,0
va (VaSet
isHidden 1
)
xt "19000,-3500,23700,-2500"
st "DDR_UDQS"
blo "19000,-2700"
tm "WireNameMgr"
)
)
)
*426 (Net
uid 123154,0
decl (Decl
n "DDR_CLK_n"
t "std_logic"
o 73
suid 1472,0
)
declText (MLText
uid 123155,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71400,-25000"
st "DDR_CLK_n          : std_logic"
)
)
*427 (SaComponent
uid 123457,0
optionalChildren [
*428 (CptPort
uid 123441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 123442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99000,-61375,-98250,-60625"
)
tg (CPTG
uid 123443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 123444,0
va (VaSet
)
xt "-102300,-61500,-100000,-60500"
st "data_i"
ju 2
blo "-100000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic"
o 1
)
)
)
*429 (CptPort
uid 123445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 123446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99000,-60375,-98250,-59625"
)
tg (CPTG
uid 123447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 123448,0
va (VaSet
)
xt "-102600,-60500,-100000,-59500"
st "data_o"
ju 2
blo "-100000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic"
o 2
)
)
)
*430 (CptPort
uid 123449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 123450,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99000,-59375,-98250,-58625"
)
tg (CPTG
uid 123451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 123452,0
va (VaSet
)
xt "-102200,-59500,-100000,-58500"
st "tren_i"
ju 2
blo "-100000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "tren_i"
t "std_logic"
o 3
)
)
)
*431 (CptPort
uid 123453,0
ps "OnEdgeStrategy"
shape (Diamond
uid 123454,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-107750,-61375,-107000,-60625"
)
tg (CPTG
uid 123455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123456,0
va (VaSet
)
xt "-106000,-61500,-103600,-60500"
st "pin_io"
blo "-106000,-60700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pin_io"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 123458,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-107000,-62000,-99000,-58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 123459,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
uid 123460,0
va (VaSet
font "helvetica,8,1"
)
xt "-106450,-60000,-104750,-59000"
st "utils"
blo "-106450,-59200"
tm "BdLibraryNameMgr"
)
*433 (Text
uid 123461,0
va (VaSet
font "helvetica,8,1"
)
xt "-106450,-59000,-101550,-58000"
st "onewire_tri"
blo "-106450,-58200"
tm "CptNameMgr"
)
*434 (Text
uid 123462,0
va (VaSet
font "helvetica,8,1"
)
xt "-106450,-58000,-104250,-57000"
st "Usftri"
blo "-106450,-57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 123463,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 123464,0
text (MLText
uid 123465,0
va (VaSet
font "clean,8,0"
)
xt "-103000,-61000,-103000,-61000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*435 (Net
uid 124375,0
decl (Decl
n "tx_lls"
t "t_llsrc"
o 177
suid 1479,0
)
declText (MLText
uid 124376,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-72700,-25000"
st "signal tx_lls             : t_llsrc"
)
)
*436 (Net
uid 124377,0
decl (Decl
n "tx_lld"
t "std_logic"
o 176
suid 1480,0
)
declText (MLText
uid 124378,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71200,-25000"
st "signal tx_lld             : std_logic"
)
)
*437 (Net
uid 125008,0
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
posAdd 0
o 175
suid 1482,0
)
declText (MLText
uid 125009,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "6000,-64200,19300,-61800"
st "-- rx ll fifo interface
signal rx_lls             : t_llsrc"
)
)
*438 (Net
uid 125020,0
decl (Decl
n "rx_lld"
t "std_logic"
o 178
suid 1484,0
)
declText (MLText
uid 125021,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "6000,-64200,20800,-63000"
st "signal rx_lld             : std_logic"
)
)
*439 (PortIoInOut
uid 125425,0
shape (CompositeShape
uid 125426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 125427,0
sl 0
xt "68500,-55375,70000,-54625"
)
(Line
uid 125428,0
sl 0
xt "68000,-55000,68500,-55000"
pts [
"68000,-55000"
"68500,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125429,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 125430,0
va (VaSet
isHidden 1
)
xt "71000,-55500,74800,-54500"
st "idc_p3_io"
blo "71000,-54700"
tm "WireNameMgr"
)
)
)
*440 (PortIoInOut
uid 125431,0
shape (CompositeShape
uid 125432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 125433,0
sl 0
xt "68500,-54375,70000,-53625"
)
(Line
uid 125434,0
sl 0
xt "68000,-54000,68500,-54000"
pts [
"68000,-54000"
"68500,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125435,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 125436,0
va (VaSet
isHidden 1
)
xt "71000,-54500,74800,-53500"
st "idc_p4_io"
blo "71000,-53700"
tm "WireNameMgr"
)
)
)
*441 (Net
uid 128589,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 179
suid 1514,0
)
declText (MLText
uid 128590,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-17200,23800,-16000"
st "signal rawsigs            : std_logic_vector(15 downto 0)"
)
)
*442 (Frame
uid 133428,0
shape (RectFrame
uid 133429,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "123000,-140000,174000,-127000"
)
title (TextAssociate
uid 133430,0
ps "TopLeftStrategy"
text (MLText
uid 133431,0
va (VaSet
font "helvetica,10,0"
)
xt "122500,-141600,146200,-140400"
st "g4: IF (C_INCLUDE_HSIOA13 = '1') GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 133432,0
ps "TopLeftStrategy"
shape (Rectangle
uid 133433,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "123500,-139800,124500,-138200"
)
num (Text
uid 133434,0
va (VaSet
font "helvetica,10,0"
)
xt "123700,-139600,124300,-138400"
st "7"
blo "123700,-138600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 133435,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*443 (Text
uid 133436,0
va (VaSet
font "helvetica,10,1"
)
xt "165000,-127000,175200,-125800"
st "Frame Declarations"
blo "165000,-126000"
)
*444 (MLText
uid 133437,0
va (VaSet
font "helvetica,10,0"
)
xt "165000,-125800,165000,-125800"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*445 (Net
uid 134306,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 180
suid 1565,0
)
declText (MLText
uid 134307,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-17200,13100,-14800"
st "-- registers
signal reg                : t_reg_bus"
)
)
*446 (Net
uid 134324,0
decl (Decl
n "com_abc"
t "std_logic"
o 181
suid 1566,0
)
declText (MLText
uid 134325,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-17200,14000,-16000"
st "signal com_abc            : std_logic"
)
)
*447 (Net
uid 135209,0
decl (Decl
n "strobe40"
t "std_logic"
o 182
suid 1574,0
)
declText (MLText
uid 135210,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-17200,13800,-16000"
st "signal strobe40           : std_logic"
)
)
*448 (Net
uid 138144,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 183
suid 1603,0
)
declText (MLText
uid 138145,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,12500,-14800"
st "signal HI                 : std_logic"
)
)
*449 (Net
uid 138916,0
decl (Decl
n "rst125"
t "std_logic"
o 184
suid 1604,0
)
declText (MLText
uid 138917,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,13300,-14800"
st "signal rst125             : std_logic"
)
)
*450 (Net
uid 140589,0
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 185
suid 1622,0
)
declText (MLText
uid 140590,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,23600,-14800"
st "signal outsigs            : std_logic_vector(15 downto 0)"
)
)
*451 (Net
uid 141462,0
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 186
suid 1624,0
)
declText (MLText
uid 141463,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24800,-14800"
st "signal dbg_outsigs        : std_logic_vector(15 downto 0)"
)
)
*452 (Net
uid 141843,0
decl (Decl
n "clk160"
t "std_logic"
o 187
suid 1626,0
)
declText (MLText
uid 141844,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,13200,-14800"
st "signal clk160             : std_logic"
)
)
*453 (Net
uid 145806,0
decl (Decl
n "clk_ext_on"
t "std_logic"
o 188
suid 1652,0
)
declText (MLText
uid 145807,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,14100,-14800"
st "signal clk_ext_on         : std_logic"
)
)
*454 (PortIoOut
uid 148117,0
shape (CompositeShape
uid 148118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148119,0
sl 0
ro 270
xt "174500,-111375,176000,-110625"
)
(Line
uid 148120,0
sl 0
ro 270
xt "174000,-111000,174500,-111000"
pts [
"174000,-111000"
"174500,-111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148121,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148122,0
va (VaSet
isHidden 1
)
xt "177000,-111500,182300,-110500"
st "ibe_bcot_po"
blo "177000,-110700"
tm "WireNameMgr"
)
)
)
*455 (PortIoOut
uid 148123,0
shape (CompositeShape
uid 148124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148125,0
sl 0
ro 270
xt "174500,-110375,176000,-109625"
)
(Line
uid 148126,0
sl 0
ro 270
xt "174000,-110000,174500,-110000"
pts [
"174000,-110000"
"174500,-110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148127,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148128,0
va (VaSet
isHidden 1
)
xt "177000,-110500,182400,-109500"
st "ibe_bcot_mo"
blo "177000,-109700"
tm "WireNameMgr"
)
)
)
*456 (PortIoOut
uid 148129,0
shape (CompositeShape
uid 148130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148131,0
sl 0
ro 270
xt "174500,-108375,176000,-107625"
)
(Line
uid 148132,0
sl 0
ro 270
xt "174000,-108000,174500,-108000"
pts [
"174000,-108000"
"174500,-108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148134,0
va (VaSet
isHidden 1
)
xt "177000,-108500,182400,-107500"
st "ibe_cmdt_po"
blo "177000,-107700"
tm "WireNameMgr"
)
)
)
*457 (PortIoOut
uid 148135,0
shape (CompositeShape
uid 148136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148137,0
sl 0
ro 270
xt "174500,-107375,176000,-106625"
)
(Line
uid 148138,0
sl 0
ro 270
xt "174000,-107000,174500,-107000"
pts [
"174000,-107000"
"174500,-107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148139,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148140,0
va (VaSet
isHidden 1
)
xt "177000,-107500,182500,-106500"
st "ibe_cmdt_mo"
blo "177000,-106700"
tm "WireNameMgr"
)
)
)
*458 (PortIoOut
uid 148242,0
shape (CompositeShape
uid 148243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148244,0
sl 0
ro 270
xt "174500,-104375,176000,-103625"
)
(Line
uid 148245,0
sl 0
ro 270
xt "174000,-104000,174500,-104000"
pts [
"174000,-104000"
"174500,-104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148246,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148247,0
va (VaSet
isHidden 1
)
xt "177000,-104500,181900,-103500"
st "ibe_l1rt_po"
blo "177000,-103700"
tm "WireNameMgr"
)
)
)
*459 (PortIoOut
uid 148248,0
shape (CompositeShape
uid 148249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148250,0
sl 0
ro 270
xt "174500,-103375,176000,-102625"
)
(Line
uid 148251,0
sl 0
ro 270
xt "174000,-103000,174500,-103000"
pts [
"174000,-103000"
"174500,-103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148252,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148253,0
va (VaSet
isHidden 1
)
xt "177000,-103500,182000,-102500"
st "ibe_l1rt_mo"
blo "177000,-102700"
tm "WireNameMgr"
)
)
)
*460 (PortIoOut
uid 148254,0
shape (CompositeShape
uid 148255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148256,0
sl 0
ro 270
xt "174500,-100375,176000,-99625"
)
(Line
uid 148257,0
sl 0
ro 270
xt "174000,-100000,174500,-100000"
pts [
"174000,-100000"
"174500,-100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148258,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148259,0
va (VaSet
isHidden 1
)
xt "177000,-100500,182900,-99500"
st "ibe_noiset_po"
blo "177000,-99700"
tm "WireNameMgr"
)
)
)
*461 (PortIoOut
uid 148260,0
shape (CompositeShape
uid 148261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148262,0
sl 0
ro 270
xt "174500,-99375,176000,-98625"
)
(Line
uid 148263,0
sl 0
ro 270
xt "174000,-99000,174500,-99000"
pts [
"174000,-99000"
"174500,-99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148264,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148265,0
va (VaSet
isHidden 1
)
xt "177000,-99500,183000,-98500"
st "ibe_noiset_mo"
blo "177000,-98700"
tm "WireNameMgr"
)
)
)
*462 (PortIoOut
uid 148278,0
shape (CompositeShape
uid 148279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148280,0
sl 0
ro 270
xt "174500,-87375,176000,-86625"
)
(Line
uid 148281,0
sl 0
ro 270
xt "174000,-87000,174500,-87000"
pts [
"174000,-87000"
"174500,-87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148282,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148283,0
va (VaSet
isHidden 1
)
xt "177000,-87500,182000,-86500"
st "ibe_bco_po"
blo "177000,-86700"
tm "WireNameMgr"
)
)
)
*463 (PortIoOut
uid 148284,0
shape (CompositeShape
uid 148285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148286,0
sl 0
ro 270
xt "174500,-86375,176000,-85625"
)
(Line
uid 148287,0
sl 0
ro 270
xt "174000,-86000,174500,-86000"
pts [
"174000,-86000"
"174500,-86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148288,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148289,0
va (VaSet
isHidden 1
)
xt "177000,-86500,182100,-85500"
st "ibe_bco_mo"
blo "177000,-85700"
tm "WireNameMgr"
)
)
)
*464 (PortIoOut
uid 148290,0
shape (CompositeShape
uid 148291,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148292,0
sl 0
ro 270
xt "174500,-84375,176000,-83625"
)
(Line
uid 148293,0
sl 0
ro 270
xt "174000,-84000,174500,-84000"
pts [
"174000,-84000"
"174500,-84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148294,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148295,0
va (VaSet
isHidden 1
)
xt "177000,-84500,182100,-83500"
st "ibe_cmd_po"
blo "177000,-83700"
tm "WireNameMgr"
)
)
)
*465 (PortIoOut
uid 148296,0
shape (CompositeShape
uid 148297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148298,0
sl 0
ro 270
xt "174500,-83375,176000,-82625"
)
(Line
uid 148299,0
sl 0
ro 270
xt "174000,-83000,174500,-83000"
pts [
"174000,-83000"
"174500,-83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148300,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148301,0
va (VaSet
isHidden 1
)
xt "177000,-83500,182200,-82500"
st "ibe_cmd_mo"
blo "177000,-82700"
tm "WireNameMgr"
)
)
)
*466 (PortIoOut
uid 148403,0
shape (CompositeShape
uid 148404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148405,0
sl 0
ro 270
xt "174500,-80375,176000,-79625"
)
(Line
uid 148406,0
sl 0
ro 270
xt "174000,-80000,174500,-80000"
pts [
"174000,-80000"
"174500,-80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148407,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148408,0
va (VaSet
isHidden 1
)
xt "177000,-80500,181600,-79500"
st "ibe_l1r_po"
blo "177000,-79700"
tm "WireNameMgr"
)
)
)
*467 (PortIoOut
uid 148409,0
shape (CompositeShape
uid 148410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148411,0
sl 0
ro 270
xt "174500,-79375,176000,-78625"
)
(Line
uid 148412,0
sl 0
ro 270
xt "174000,-79000,174500,-79000"
pts [
"174000,-79000"
"174500,-79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148413,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148414,0
va (VaSet
isHidden 1
)
xt "177000,-79500,181700,-78500"
st "ibe_l1r_mo"
blo "177000,-78700"
tm "WireNameMgr"
)
)
)
*468 (PortIoOut
uid 148415,0
shape (CompositeShape
uid 148416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148417,0
sl 0
ro 270
xt "174500,-76375,176000,-75625"
)
(Line
uid 148418,0
sl 0
ro 270
xt "174000,-76000,174500,-76000"
pts [
"174000,-76000"
"174500,-76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148419,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148420,0
va (VaSet
isHidden 1
)
xt "177000,-76500,182600,-75500"
st "ibe_noise_po"
blo "177000,-75700"
tm "WireNameMgr"
)
)
)
*469 (PortIoOut
uid 148421,0
shape (CompositeShape
uid 148422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148423,0
sl 0
ro 270
xt "174500,-75375,176000,-74625"
)
(Line
uid 148424,0
sl 0
ro 270
xt "174000,-75000,174500,-75000"
pts [
"174000,-75000"
"174500,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148425,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148426,0
va (VaSet
isHidden 1
)
xt "177000,-75500,182700,-74500"
st "ibe_noise_mo"
blo "177000,-74700"
tm "WireNameMgr"
)
)
)
*470 (PortIoOut
uid 148439,0
shape (CompositeShape
uid 148440,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148441,0
sl 0
ro 270
xt "174500,-62375,176000,-61625"
)
(Line
uid 148442,0
sl 0
ro 270
xt "174000,-62000,174500,-62000"
pts [
"174000,-62000"
"174500,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148443,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148444,0
va (VaSet
isHidden 1
)
xt "177000,-62500,183600,-61500"
st "ibepp0_com_po"
blo "177000,-61700"
tm "WireNameMgr"
)
)
)
*471 (PortIoOut
uid 148445,0
shape (CompositeShape
uid 148446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148447,0
sl 0
ro 270
xt "174500,-61375,176000,-60625"
)
(Line
uid 148448,0
sl 0
ro 270
xt "174000,-61000,174500,-61000"
pts [
"174000,-61000"
"174500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148449,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148450,0
va (VaSet
isHidden 1
)
xt "177000,-61500,183700,-60500"
st "ibepp0_com_mo"
blo "177000,-60700"
tm "WireNameMgr"
)
)
)
*472 (PortIoOut
uid 148451,0
shape (CompositeShape
uid 148452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148453,0
sl 0
ro 270
xt "174500,-58375,176000,-57625"
)
(Line
uid 148454,0
sl 0
ro 270
xt "174000,-58000,174500,-58000"
pts [
"174000,-58000"
"174500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148455,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148456,0
va (VaSet
isHidden 1
)
xt "177000,-58500,183000,-57500"
st "ibepp0_bc_po"
blo "177000,-57700"
tm "WireNameMgr"
)
)
)
*473 (PortIoOut
uid 148457,0
shape (CompositeShape
uid 148458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148459,0
sl 0
ro 270
xt "174500,-57375,176000,-56625"
)
(Line
uid 148460,0
sl 0
ro 270
xt "174000,-57000,174500,-57000"
pts [
"174000,-57000"
"174500,-57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148462,0
va (VaSet
isHidden 1
)
xt "177000,-57500,183100,-56500"
st "ibepp0_bc_mo"
blo "177000,-56700"
tm "WireNameMgr"
)
)
)
*474 (PortIoOut
uid 148463,0
shape (CompositeShape
uid 148464,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148465,0
sl 0
ro 270
xt "174500,-55375,176000,-54625"
)
(Line
uid 148466,0
sl 0
ro 270
xt "174000,-55000,174500,-55000"
pts [
"174000,-55000"
"174500,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148467,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148468,0
va (VaSet
isHidden 1
)
xt "177000,-55500,183700,-54500"
st "ibepp0_lone_po"
blo "177000,-54700"
tm "WireNameMgr"
)
)
)
*475 (PortIoOut
uid 148602,0
shape (CompositeShape
uid 148603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148604,0
sl 0
ro 270
xt "174500,-54375,176000,-53625"
)
(Line
uid 148605,0
sl 0
ro 270
xt "174000,-54000,174500,-54000"
pts [
"174000,-54000"
"174500,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148606,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148607,0
va (VaSet
isHidden 1
)
xt "177000,-54500,183800,-53500"
st "ibepp0_lone_mo"
blo "177000,-53700"
tm "WireNameMgr"
)
)
)
*476 (PortIoOut
uid 148608,0
shape (CompositeShape
uid 148609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148610,0
sl 0
ro 270
xt "174500,-51375,176000,-50625"
)
(Line
uid 148611,0
sl 0
ro 270
xt "174000,-51000,174500,-51000"
pts [
"174000,-51000"
"174500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148612,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148613,0
va (VaSet
isHidden 1
)
xt "177000,-51500,183100,-50500"
st "ibepp0_clk_po"
blo "177000,-50700"
tm "WireNameMgr"
)
)
)
*477 (PortIoOut
uid 148614,0
shape (CompositeShape
uid 148615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148616,0
sl 0
ro 270
xt "174500,-50375,176000,-49625"
)
(Line
uid 148617,0
sl 0
ro 270
xt "174000,-50000,174500,-50000"
pts [
"174000,-50000"
"174500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148618,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148619,0
va (VaSet
isHidden 1
)
xt "177000,-50500,183200,-49500"
st "ibepp0_clk_mo"
blo "177000,-49700"
tm "WireNameMgr"
)
)
)
*478 (PortIoIn
uid 148620,0
shape (CompositeShape
uid 148621,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148622,0
sl 0
ro 90
xt "174500,-48375,176000,-47625"
)
(Line
uid 148623,0
sl 0
ro 90
xt "174000,-48000,174500,-48000"
pts [
"174500,-48000"
"174000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148624,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148625,0
va (VaSet
isHidden 1
)
xt "177000,-48500,183900,-47500"
st "ibepp0_data0_pi"
blo "177000,-47700"
tm "WireNameMgr"
)
)
)
*479 (PortIoIn
uid 148626,0
shape (CompositeShape
uid 148627,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148628,0
sl 0
ro 90
xt "174500,-47375,176000,-46625"
)
(Line
uid 148629,0
sl 0
ro 90
xt "174000,-47000,174500,-47000"
pts [
"174500,-47000"
"174000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148630,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148631,0
va (VaSet
isHidden 1
)
xt "177000,-47500,184000,-46500"
st "ibepp0_data0_mi"
blo "177000,-46700"
tm "WireNameMgr"
)
)
)
*480 (PortIoIn
uid 148632,0
shape (CompositeShape
uid 148633,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148634,0
sl 0
ro 90
xt "174500,-45375,176000,-44625"
)
(Line
uid 148635,0
sl 0
ro 90
xt "174000,-45000,174500,-45000"
pts [
"174500,-45000"
"174000,-45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148636,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148637,0
va (VaSet
isHidden 1
)
xt "177000,-45500,183900,-44500"
st "ibepp0_data1_pi"
blo "177000,-44700"
tm "WireNameMgr"
)
)
)
*481 (PortIoIn
uid 148638,0
shape (CompositeShape
uid 148639,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148640,0
sl 0
ro 90
xt "174500,-44375,176000,-43625"
)
(Line
uid 148641,0
sl 0
ro 90
xt "174000,-44000,174500,-44000"
pts [
"174500,-44000"
"174000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148642,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148643,0
va (VaSet
isHidden 1
)
xt "177000,-44500,184000,-43500"
st "ibepp0_data1_mi"
blo "177000,-43700"
tm "WireNameMgr"
)
)
)
*482 (PortIoOut
uid 148644,0
shape (CompositeShape
uid 148645,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148646,0
sl 0
ro 270
xt "174500,-42375,176000,-41625"
)
(Line
uid 148647,0
sl 0
ro 270
xt "174000,-42000,174500,-42000"
pts [
"174000,-42000"
"174500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148648,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148649,0
va (VaSet
isHidden 1
)
xt "177000,-42500,183600,-41500"
st "ibepp0_hrst_po"
blo "177000,-41700"
tm "WireNameMgr"
)
)
)
*483 (PortIoOut
uid 148650,0
shape (CompositeShape
uid 148651,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148652,0
sl 0
ro 270
xt "174500,-41375,176000,-40625"
)
(Line
uid 148653,0
sl 0
ro 270
xt "174000,-41000,174500,-41000"
pts [
"174000,-41000"
"174500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148654,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148655,0
va (VaSet
isHidden 1
)
xt "177000,-41500,183700,-40500"
st "ibepp0_hrst_mo"
blo "177000,-40700"
tm "WireNameMgr"
)
)
)
*484 (PortIoOut
uid 148656,0
shape (CompositeShape
uid 148657,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148658,0
sl 0
ro 270
xt "174500,-32375,176000,-31625"
)
(Line
uid 148659,0
sl 0
ro 270
xt "174000,-32000,174500,-32000"
pts [
"174000,-32000"
"174500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148660,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148661,0
va (VaSet
isHidden 1
)
xt "177000,-32500,183600,-31500"
st "ibepp1_com_po"
blo "177000,-31700"
tm "WireNameMgr"
)
)
)
*485 (PortIoOut
uid 148662,0
shape (CompositeShape
uid 148663,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148664,0
sl 0
ro 270
xt "174500,-31375,176000,-30625"
)
(Line
uid 148665,0
sl 0
ro 270
xt "174000,-31000,174500,-31000"
pts [
"174000,-31000"
"174500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148666,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148667,0
va (VaSet
isHidden 1
)
xt "177000,-31500,183700,-30500"
st "ibepp1_com_mo"
blo "177000,-30700"
tm "WireNameMgr"
)
)
)
*486 (PortIoOut
uid 148668,0
shape (CompositeShape
uid 148669,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148670,0
sl 0
ro 270
xt "174500,-28375,176000,-27625"
)
(Line
uid 148671,0
sl 0
ro 270
xt "174000,-28000,174500,-28000"
pts [
"174000,-28000"
"174500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148672,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148673,0
va (VaSet
isHidden 1
)
xt "177000,-28500,183000,-27500"
st "ibepp1_bc_po"
blo "177000,-27700"
tm "WireNameMgr"
)
)
)
*487 (PortIoOut
uid 148674,0
shape (CompositeShape
uid 148675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148676,0
sl 0
ro 270
xt "174500,-27375,176000,-26625"
)
(Line
uid 148677,0
sl 0
ro 270
xt "174000,-27000,174500,-27000"
pts [
"174000,-27000"
"174500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148678,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148679,0
va (VaSet
isHidden 1
)
xt "177000,-27500,183100,-26500"
st "ibepp1_bc_mo"
blo "177000,-26700"
tm "WireNameMgr"
)
)
)
*488 (PortIoOut
uid 148680,0
shape (CompositeShape
uid 148681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148682,0
sl 0
ro 270
xt "174500,-24375,176000,-23625"
)
(Line
uid 148683,0
sl 0
ro 270
xt "174000,-24000,174500,-24000"
pts [
"174000,-24000"
"174500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148684,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148685,0
va (VaSet
isHidden 1
)
xt "177000,-24500,183700,-23500"
st "ibepp1_lone_po"
blo "177000,-23700"
tm "WireNameMgr"
)
)
)
*489 (PortIoOut
uid 148686,0
shape (CompositeShape
uid 148687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148688,0
sl 0
ro 270
xt "174500,-23375,176000,-22625"
)
(Line
uid 148689,0
sl 0
ro 270
xt "174000,-23000,174500,-23000"
pts [
"174000,-23000"
"174500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148690,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148691,0
va (VaSet
isHidden 1
)
xt "177000,-23500,183800,-22500"
st "ibepp1_lone_mo"
blo "177000,-22700"
tm "WireNameMgr"
)
)
)
*490 (PortIoOut
uid 148825,0
shape (CompositeShape
uid 148826,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148827,0
sl 0
ro 270
xt "174500,-20375,176000,-19625"
)
(Line
uid 148828,0
sl 0
ro 270
xt "174000,-20000,174500,-20000"
pts [
"174000,-20000"
"174500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148829,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148830,0
va (VaSet
isHidden 1
)
xt "177000,-20500,183100,-19500"
st "ibepp1_clk_po"
blo "177000,-19700"
tm "WireNameMgr"
)
)
)
*491 (PortIoOut
uid 148831,0
shape (CompositeShape
uid 148832,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148833,0
sl 0
ro 270
xt "174500,-19375,176000,-18625"
)
(Line
uid 148834,0
sl 0
ro 270
xt "174000,-19000,174500,-19000"
pts [
"174000,-19000"
"174500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148835,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148836,0
va (VaSet
isHidden 1
)
xt "177000,-19500,183200,-18500"
st "ibepp1_clk_mo"
blo "177000,-18700"
tm "WireNameMgr"
)
)
)
*492 (PortIoIn
uid 148837,0
shape (CompositeShape
uid 148838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148839,0
sl 0
ro 90
xt "174500,-17375,176000,-16625"
)
(Line
uid 148840,0
sl 0
ro 90
xt "174000,-17000,174500,-17000"
pts [
"174500,-17000"
"174000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148841,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148842,0
va (VaSet
isHidden 1
)
xt "177000,-17500,183900,-16500"
st "ibepp1_data0_pi"
blo "177000,-16700"
tm "WireNameMgr"
)
)
)
*493 (PortIoIn
uid 148843,0
shape (CompositeShape
uid 148844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148845,0
sl 0
ro 90
xt "174500,-16375,176000,-15625"
)
(Line
uid 148846,0
sl 0
ro 90
xt "174000,-16000,174500,-16000"
pts [
"174500,-16000"
"174000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148847,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148848,0
va (VaSet
isHidden 1
)
xt "177000,-16500,184000,-15500"
st "ibepp1_data0_mi"
blo "177000,-15700"
tm "WireNameMgr"
)
)
)
*494 (PortIoIn
uid 148849,0
shape (CompositeShape
uid 148850,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148851,0
sl 0
ro 90
xt "174500,-14375,176000,-13625"
)
(Line
uid 148852,0
sl 0
ro 90
xt "174000,-14000,174500,-14000"
pts [
"174500,-14000"
"174000,-14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148853,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148854,0
va (VaSet
isHidden 1
)
xt "177000,-14500,183900,-13500"
st "ibepp1_data1_pi"
blo "177000,-13700"
tm "WireNameMgr"
)
)
)
*495 (PortIoIn
uid 148855,0
shape (CompositeShape
uid 148856,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148857,0
sl 0
ro 90
xt "174500,-13375,176000,-12625"
)
(Line
uid 148858,0
sl 0
ro 90
xt "174000,-13000,174500,-13000"
pts [
"174500,-13000"
"174000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148859,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148860,0
va (VaSet
isHidden 1
)
xt "177000,-13500,184000,-12500"
st "ibepp1_data1_mi"
blo "177000,-12700"
tm "WireNameMgr"
)
)
)
*496 (PortIoOut
uid 148861,0
shape (CompositeShape
uid 148862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148863,0
sl 0
ro 270
xt "174500,-11375,176000,-10625"
)
(Line
uid 148864,0
sl 0
ro 270
xt "174000,-11000,174500,-11000"
pts [
"174000,-11000"
"174500,-11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148865,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148866,0
va (VaSet
isHidden 1
)
xt "177000,-11500,183600,-10500"
st "ibepp1_hrst_po"
blo "177000,-10700"
tm "WireNameMgr"
)
)
)
*497 (PortIoOut
uid 148867,0
shape (CompositeShape
uid 148868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 148869,0
sl 0
ro 270
xt "174500,-10375,176000,-9625"
)
(Line
uid 148870,0
sl 0
ro 270
xt "174000,-10000,174500,-10000"
pts [
"174000,-10000"
"174500,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148871,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148872,0
va (VaSet
isHidden 1
)
xt "177000,-10500,183700,-9500"
st "ibepp1_hrst_mo"
blo "177000,-9700"
tm "WireNameMgr"
)
)
)
*498 (CommentText
uid 148873,0
shape (Rectangle
uid 148874,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "178000,-49000,195000,-45000"
)
oxt "0,0,15000,5000"
text (MLText
uid 148875,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "178200,-48800,193300,-46400"
st "
Note: BCO is on PP-DCLK line
and DCLK in PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*499 (CommentText
uid 148876,0
shape (Rectangle
uid 148877,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "178000,-21000,195000,-17000"
)
oxt "0,0,15000,5000"
text (MLText
uid 148878,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "178200,-20800,193300,-18400"
st "
Note: BCO is on PP-DCLK line
and DCLK in PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*500 (Net
uid 149431,0
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 82
suid 1658,0
)
declText (MLText
uid 149432,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,26200,166600,27400"
st "ibepp0_clk_po      : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*501 (Net
uid 149433,0
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 83
suid 1659,0
)
declText (MLText
uid 149434,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-9800,181200,-8600"
st "ibe_do_pi          : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*502 (Net
uid 149435,0
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 84
suid 1660,0
)
declText (MLText
uid 149436,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,11800,174500,13000"
st "ibe_cmdt_po        : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*503 (Net
uid 149437,0
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 85
suid 1661,0
)
declText (MLText
uid 149438,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-11000,181400,-9800"
st "ibe_do_mi          : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*504 (Net
uid 149439,0
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 86
suid 1662,0
)
declText (MLText
uid 149440,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,35800,166800,37000"
st "ibepp1_bc_po       : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*505 (Net
uid 149441,0
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 87
suid 1663,0
)
declText (MLText
uid 149442,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,34600,168400,35800"
st "ibepp1_bc_mo       : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*506 (Net
uid 149443,0
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 88
suid 1664,0
)
declText (MLText
uid 149444,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,14200,171200,15400"
st "ibe_l1r_po         : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*507 (Net
uid 149445,0
decl (Decl
n "ibepp1_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 89
suid 1665,0
)
declText (MLText
uid 149446,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,44200,174600,45400"
st "ibepp1_lone_mo     : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*508 (Net
uid 149447,0
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 90
suid 1666,0
)
declText (MLText
uid 149448,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,5800,175500,7000"
st "ibe_bcot_mo        : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*509 (Net
uid 149449,0
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 91
suid 1667,0
)
declText (MLText
uid 149450,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,4600,173800,5800"
st "ibe_bco_po         : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*510 (Net
uid 149451,0
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 92
suid 1668,0
)
declText (MLText
uid 149452,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,25000,168200,26200"
st "ibepp0_clk_mo      : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*511 (Net
uid 149455,0
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 93
suid 1670,0
)
declText (MLText
uid 149456,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-8600,181500,-7400"
st "ibe_dot_mi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*512 (Net
uid 149457,0
decl (Decl
n "ibepp0_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 94
suid 1671,0
)
declText (MLText
uid 149458,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,31000,174600,32200"
st "ibepp0_hrst_po     : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*513 (Net
uid 149459,0
decl (Decl
n "ibepp0_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 95
suid 1672,0
)
declText (MLText
uid 149460,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,29800,176200,31000"
st "ibepp0_hrst_mo     : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*514 (Net
uid 149461,0
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 96
suid 1673,0
)
declText (MLText
uid 149462,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,23800,166800,25000"
st "ibepp0_bc_po       : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*515 (Net
uid 149463,0
decl (Decl
n "ibepp1_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 97
suid 1674,0
)
declText (MLText
uid 149464,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,43000,174600,44200"
st "ibepp1_hrst_po     : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*516 (Net
uid 149465,0
decl (Decl
n "ibepp1_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 98
suid 1675,0
)
declText (MLText
uid 149466,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,40600,175300,41800"
st "ibepp1_com_po      : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*517 (Net
uid 149467,0
decl (Decl
n "ibepp1_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 99
suid 1676,0
)
declText (MLText
uid 149468,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,39400,176100,40600"
st "ibepp1_com_mo      : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*518 (Net
uid 149469,0
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 100
suid 1677,0
)
declText (MLText
uid 149470,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,3400,175400,4600"
st "ibe_bco_mo         : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*519 (Net
uid 149471,0
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 101
suid 1678,0
)
declText (MLText
uid 149472,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,7000,173900,8200"
st "ibe_bcot_po        : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*520 (Net
uid 149473,0
decl (Decl
n "ibepp0_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 102
suid 1679,0
)
declText (MLText
uid 149474,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,33400,172500,34600"
st "ibepp0_lone_po     : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*521 (Net
uid 149475,0
decl (Decl
n "ibepp1_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 103
suid 1680,0
)
declText (MLText
uid 149476,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,45400,172500,46600"
st "ibepp1_lone_po     : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*522 (Net
uid 149477,0
decl (Decl
n "ibepp1_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 104
suid 1681,0
)
declText (MLText
uid 149478,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-200,174200,1000"
st "ibepp1_data0_pi    : std_logic -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
)
)
*523 (Net
uid 149479,0
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 105
suid 1682,0
)
declText (MLText
uid 149480,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,21400,174400,22600"
st "ibe_noiset_po      : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*524 (Net
uid 149481,0
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 106
suid 1683,0
)
declText (MLText
uid 149482,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,22600,168400,23800"
st "ibepp0_bc_mo       : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*525 (Net
uid 149483,0
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 107
suid 1684,0
)
declText (MLText
uid 149484,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,38200,170400,39400"
st "ibepp1_clk_po      : std_logic -- BC (J32.3/J33.7) SW_CLK (J26.E4)"
)
)
*526 (Net
uid 149485,0
decl (Decl
n "ibepp1_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 108
suid 1685,0
)
declText (MLText
uid 149486,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-1400,176400,-200"
st "ibepp1_data0_mi    : std_logic -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
)
)
*527 (Net
uid 149487,0
decl (Decl
n "ibepp1_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 109
suid 1686,0
)
declText (MLText
uid 149488,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,2200,171200,3400"
st "ibepp1_data1_pi    : std_logic -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*528 (Net
uid 149489,0
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 110
suid 1687,0
)
declText (MLText
uid 149490,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,37000,171900,38200"
st "ibepp1_clk_mo      : std_logic -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
)
)
*529 (Net
uid 149491,0
decl (Decl
n "ibepp1_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 111
suid 1688,0
)
declText (MLText
uid 149492,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,1000,172800,2200"
st "ibepp1_data1_mi    : std_logic -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
)
)
*530 (Net
uid 149493,0
decl (Decl
n "ibepp1_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 112
suid 1689,0
)
declText (MLText
uid 149494,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,41800,176200,43000"
st "ibepp1_hrst_mo     : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*531 (Net
uid 149495,0
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 113
suid 1690,0
)
declText (MLText
uid 149496,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,17800,175100,19000"
st "ibe_noise_mo       : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*532 (Net
uid 149497,0
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 114
suid 1691,0
)
declText (MLText
uid 149498,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,19000,174300,20200"
st "ibe_noise_po       : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*533 (Net
uid 149499,0
decl (Decl
n "ibepp0_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 115
suid 1692,0
)
declText (MLText
uid 149500,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,27400,176100,28600"
st "ibepp0_com_mo      : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*534 (Net
uid 149501,0
decl (Decl
n "ibepp0_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 116
suid 1693,0
)
declText (MLText
uid 149502,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,32200,174600,33400"
st "ibepp0_lone_mo     : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*535 (Net
uid 149503,0
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 117
suid 1694,0
)
declText (MLText
uid 149504,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,20200,175200,21400"
st "ibe_noiset_mo      : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*536 (Net
uid 149505,0
decl (Decl
n "ibepp0_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 118
suid 1695,0
)
declText (MLText
uid 149506,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-2600,171200,-1400"
st "ibepp0_data1_pi    : std_logic -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*537 (Net
uid 149507,0
decl (Decl
n "ibepp0_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 119
suid 1696,0
)
declText (MLText
uid 149508,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-3800,172800,-2600"
st "ibepp0_data1_mi    : std_logic -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
)
)
*538 (Net
uid 149509,0
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 120
suid 1697,0
)
declText (MLText
uid 149510,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,8200,175200,9400"
st "ibe_cmd_mo         : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*539 (Net
uid 149511,0
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 121
suid 1698,0
)
declText (MLText
uid 149512,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,15400,173400,16600"
st "ibe_l1rt_mo        : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*540 (Net
uid 149513,0
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 122
suid 1699,0
)
declText (MLText
uid 149514,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-7400,181300,-6200"
st "ibe_dot_pi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*541 (Net
uid 149515,0
decl (Decl
n "ibepp0_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 123
suid 1700,0
)
declText (MLText
uid 149516,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,28600,175300,29800"
st "ibepp0_com_po      : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*542 (Net
uid 149517,0
decl (Decl
n "ibepp0_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 124
suid 1701,0
)
declText (MLText
uid 149518,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-5000,174200,-3800"
st "ibepp0_data0_pi    : std_logic -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
)
)
*543 (Net
uid 149519,0
decl (Decl
n "ibepp0_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 125
suid 1702,0
)
declText (MLText
uid 149520,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,-6200,176400,-5000"
st "ibepp0_data0_mi    : std_logic -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
)
)
*544 (Net
uid 149521,0
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 126
suid 1703,0
)
declText (MLText
uid 149522,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,9400,174400,10600"
st "ibe_cmd_po         : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*545 (Net
uid 149523,0
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 127
suid 1704,0
)
declText (MLText
uid 149524,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,10600,175300,11800"
st "ibe_cmdt_mo        : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*546 (Net
uid 149525,0
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 128
suid 1705,0
)
declText (MLText
uid 149526,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,13000,173300,14200"
st "ibe_l1r_mo         : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*547 (Net
uid 149527,0
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 129
suid 1706,0
)
declText (MLText
uid 149528,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "138000,16600,171300,17800"
st "ibe_l1rt_po        : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*548 (MWC
uid 150142,0
optionalChildren [
*549 (CptPort
uid 150125,0
optionalChildren [
*550 (Line
uid 150129,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,-20000,78000,-20000"
pts [
"77000,-20000"
"78000,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 150126,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "76250,-20375,77000,-19625"
)
tg (CPTG
uid 150127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 150128,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,-20500,75500,-19600"
st "din"
blo "74000,-19800"
)
s (Text
uid 150151,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "74000,-19600,74000,-19600"
blo "74000,-19600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 206
suid 1,0
)
)
)
*551 (CptPort
uid 150130,0
optionalChildren [
*552 (Line
uid 150134,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,-20000,82000,-20000"
pts [
"82000,-20000"
"81000,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 150131,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "82000,-20375,82750,-19625"
)
tg (CPTG
uid 150132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 150133,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "83000,-20500,85000,-19600"
st "dout"
ju 2
blo "85000,-19800"
)
s (Text
uid 150152,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "85000,-19600,85000,-19600"
ju 2
blo "85000,-19600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 43
suid 2,0
)
)
)
*553 (Grouping
uid 150135,0
optionalChildren [
*554 (CommentGraphic
uid 150137,0
shape (CustomPolygon
pts [
"78000,-22000"
"81000,-20000"
"78000,-18000"
"78000,-22000"
]
uid 150138,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,-22000,81000,-18000"
)
oxt "7000,6000,10000,10000"
)
*555 (CommentText
uid 150139,0
shape (Rectangle
uid 150140,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "78000,-21000,80250,-19000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 150141,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "78125,-20450,80125,-19550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 150136,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "78000,-22000,81000,-18000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 150143,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "77000,-22000,82000,-18000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 150144,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*556 (Text
uid 150145,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-19800,84650,-18800"
st "moduleware"
blo "79350,-19000"
)
*557 (Text
uid 150146,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-18900,80950,-17900"
st "buff"
blo "79350,-18100"
)
*558 (Text
uid 150147,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-18800,80950,-17800"
st "U_0"
blo "79350,-18000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 150148,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 150149,0
text (MLText
uid 150150,0
va (VaSet
font "clean,8,0"
)
xt "74000,-40700,74000,-40700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*559 (HdlText
uid 152993,0
optionalChildren [
*560 (EmbeddedText
uid 152998,0
commentText (CommentText
uid 152999,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 153000,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-97000,-1000,-79000,9000"
)
oxt "0,0,18000,5000"
text (MLText
uid 153001,0
va (VaSet
font "clean,8,0"
)
xt "-96800,-800,-81800,5600"
st "
-- eb3 3
HI <= '1';
LO <= '0';
ZERO2 <=  \"00\";
ZERO4 <=  \"0000\";
ZERO8 <=  \"00000000\";
ZERO13 <= \"0000000000000\";
ZERO16 <= \"0000000000000000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 152994,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-98000,-2000,-78000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 152995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
uid 152996,0
va (VaSet
)
xt "-97700,-2000,-96300,-1000"
st "eb3"
blo "-97700,-1200"
tm "HdlTextNameMgr"
)
*562 (Text
uid 152997,0
va (VaSet
)
xt "-97700,-1000,-97200,0"
st "3"
blo "-97700,-200"
tm "HdlTextNumberMgr"
)
]
)
)
*563 (Net
uid 153012,0
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 190
suid 1729,0
)
declText (MLText
uid 153013,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,23800,-14800"
st "signal ZERO2              : std_logic_vector(1 downto 0)"
)
)
*564 (Net
uid 153022,0
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 191
suid 1730,0
)
declText (MLText
uid 153023,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,23800,-14800"
st "signal ZERO4              : std_logic_vector(3 downto 0)"
)
)
*565 (Net
uid 153038,0
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 192
suid 1731,0
)
declText (MLText
uid 153039,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,23800,-14800"
st "signal ZERO8              : std_logic_vector(7 downto 0)"
)
)
*566 (Net
uid 153048,0
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 193
suid 1732,0
)
declText (MLText
uid 153049,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24700,-14800"
st "signal ZERO13             : std_logic_vector(12 downto 0)"
)
)
*567 (Net
uid 153058,0
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 194
suid 1733,0
)
declText (MLText
uid 153059,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24700,-14800"
st "signal ZERO16             : std_logic_vector(15 downto 0)"
)
)
*568 (PortIoInOut
uid 154533,0
shape (CompositeShape
uid 154534,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 154535,0
sl 0
xt "174500,-96375,176000,-95625"
)
(Line
uid 154536,0
sl 0
xt "174000,-96000,174500,-96000"
pts [
"174000,-96000"
"174500,-96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 154537,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154538,0
va (VaSet
isHidden 1
)
xt "177000,-96500,181600,-95500"
st "ibe_dot_pi"
blo "177000,-95700"
tm "WireNameMgr"
)
)
)
*569 (PortIoInOut
uid 154539,0
shape (CompositeShape
uid 154540,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 154541,0
sl 0
xt "174500,-95375,176000,-94625"
)
(Line
uid 154542,0
sl 0
xt "174000,-95000,174500,-95000"
pts [
"174000,-95000"
"174500,-95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 154543,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154544,0
va (VaSet
isHidden 1
)
xt "177000,-95500,181700,-94500"
st "ibe_dot_mi"
blo "177000,-94700"
tm "WireNameMgr"
)
)
)
*570 (PortIoInOut
uid 154738,0
shape (CompositeShape
uid 154739,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 154740,0
sl 0
xt "174500,-72375,176000,-71625"
)
(Line
uid 154741,0
sl 0
xt "174000,-72000,174500,-72000"
pts [
"174000,-72000"
"174500,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 154742,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154743,0
va (VaSet
isHidden 1
)
xt "177000,-72500,180800,-71500"
st "ibe_do_pi"
blo "177000,-71700"
tm "WireNameMgr"
)
)
)
*571 (PortIoInOut
uid 154744,0
shape (CompositeShape
uid 154745,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 154746,0
sl 0
xt "174500,-71375,176000,-70625"
)
(Line
uid 154747,0
sl 0
xt "174000,-71000,174500,-71000"
pts [
"174000,-71000"
"174500,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 154748,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154749,0
va (VaSet
isHidden 1
)
xt "177000,-71500,180900,-70500"
st "ibe_do_mi"
blo "177000,-70700"
tm "WireNameMgr"
)
)
)
*572 (Net
uid 155101,0
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 196
suid 1757,0
)
declText (MLText
uid 155102,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24600,-14800"
st "signal rx_strm            : std_logic_vector(135 downto 0)"
)
)
*573 (Net
uid 155125,0
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 197
suid 1760,0
)
declText (MLText
uid 155126,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24500,-11200"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
signal idelay_ctl         : t_idelay_ctl"
)
)
*574 (SaComponent
uid 155229,0
optionalChildren [
*575 (CptPort
uid 155129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-114375,138000,-113625"
)
tg (CPTG
uid 155131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155132,0
va (VaSet
)
xt "139000,-114500,140000,-113500"
st "clk"
blo "139000,-113700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*576 (CptPort
uid 155133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-113375,138000,-112625"
)
tg (CPTG
uid 155135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155136,0
va (VaSet
)
xt "139000,-113500,140000,-112500"
st "rst"
blo "139000,-112700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 20,0
)
)
)
*577 (CptPort
uid 155137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-111375,158750,-110625"
)
tg (CPTG
uid 155139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155140,0
va (VaSet
)
xt "154100,-111500,157000,-110500"
st "bco_po"
ju 2
blo "157000,-110700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 12
suid 104,0
)
)
)
*578 (CptPort
uid 155141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-110375,158750,-109625"
)
tg (CPTG
uid 155143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155144,0
va (VaSet
)
xt "154100,-110500,157000,-109500"
st "bco_no"
ju 2
blo "157000,-109700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 11
suid 115,0
)
)
)
*579 (CptPort
uid 155145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-112375,138000,-111625"
)
tg (CPTG
uid 155147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155148,0
va (VaSet
)
xt "139000,-112500,143600,-111500"
st "strobe40_i"
blo "139000,-111700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 118,0
)
)
)
*580 (CptPort
uid 155157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-104375,158750,-103625"
)
tg (CPTG
uid 155159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155160,0
va (VaSet
)
xt "154000,-104500,157000,-103500"
st "l1r3_po"
ju 2
blo "157000,-103700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 19
suid 123,0
)
)
)
*581 (CptPort
uid 155161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-103375,158750,-102625"
)
tg (CPTG
uid 155163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155164,0
va (VaSet
)
xt "154000,-103500,157000,-102500"
st "l1r3_no"
ju 2
blo "157000,-102700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 18
suid 124,0
)
)
)
*582 (CptPort
uid 155165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-100375,158750,-99625"
)
tg (CPTG
uid 155167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155168,0
va (VaSet
)
xt "153500,-100500,157000,-99500"
st "spare_po"
ju 2
blo "157000,-99700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 23
suid 142,0
)
)
)
*583 (CptPort
uid 155169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-99375,158750,-98625"
)
tg (CPTG
uid 155171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155172,0
va (VaSet
)
xt "153500,-99500,157000,-98500"
st "spare_no"
ju 2
blo "157000,-98700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 22
suid 143,0
)
)
)
*584 (CptPort
uid 155173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-107375,138000,-106625"
)
tg (CPTG
uid 155175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155176,0
va (VaSet
)
xt "139000,-107500,145900,-106500"
st "rawsigs_i : (15:0)"
blo "139000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 145,0
)
)
)
*585 (CptPort
uid 155177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-104375,138000,-103625"
)
tg (CPTG
uid 155179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155180,0
va (VaSet
)
xt "139000,-104500,141200,-103500"
st "l1r3_i"
blo "139000,-103700"
)
)
thePort (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 147,0
)
)
)
*586 (CptPort
uid 155185,0
ps "OnEdgeStrategy"
shape (Diamond
uid 155186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-96375,158750,-95625"
)
tg (CPTG
uid 155187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155188,0
va (VaSet
)
xt "150700,-96500,157000,-95500"
st "dat_pio : (23:0)"
ju 2
blo "157000,-95700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_pio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 25
suid 152,0
)
)
)
*587 (CptPort
uid 155189,0
ps "OnEdgeStrategy"
shape (Diamond
uid 155190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-95375,158750,-94625"
)
tg (CPTG
uid 155191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155192,0
va (VaSet
)
xt "150700,-95500,157000,-94500"
st "dat_nio : (23:0)"
ju 2
blo "157000,-94700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_nio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 24
suid 153,0
)
)
)
*588 (CptPort
uid 155193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-103375,138000,-102625"
)
tg (CPTG
uid 155195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155196,0
va (VaSet
)
xt "139000,-103500,141700,-102500"
st "noise_i"
blo "139000,-102700"
)
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 154,0
)
)
)
*589 (CptPort
uid 155197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-98375,158750,-97625"
)
tg (CPTG
uid 155199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155200,0
va (VaSet
)
xt "151500,-98500,157000,-97500"
st "dbg_spare_o"
ju 2
blo "157000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
suid 155,0
)
)
)
*590 (CptPort
uid 155201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-102375,158750,-101625"
)
tg (CPTG
uid 155203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155204,0
va (VaSet
)
xt "152000,-102500,157000,-101500"
st "dbg_l1r3_o"
ju 2
blo "157000,-101700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
suid 156,0
)
)
)
*591 (CptPort
uid 155209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155210,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-97375,138000,-96625"
)
tg (CPTG
uid 155211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155212,0
va (VaSet
)
xt "139000,-97500,146300,-96500"
st "rx_strm_o : (47:0)"
blo "139000,-96700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 21
suid 158,0
)
)
)
*592 (CptPort
uid 155213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-99375,138000,-98625"
)
tg (CPTG
uid 155215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155216,0
va (VaSet
)
xt "139000,-99500,143700,-98500"
st "idelay_ctl_i"
blo "139000,-98700"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 159,0
)
)
)
*593 (CptPort
uid 155225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-109375,138000,-108625"
)
tg (CPTG
uid 155227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155228,0
va (VaSet
)
xt "139000,-109500,140200,-108500"
st "reg"
blo "139000,-108700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 163,0
)
)
)
*594 (CptPort
uid 157739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-105375,138000,-104625"
)
tg (CPTG
uid 157741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 157742,0
va (VaSet
)
xt "139000,-105500,141900,-104500"
st "coml0_i"
blo "139000,-104700"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 164,0
)
)
)
*595 (CptPort
uid 157743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-107375,158750,-106625"
)
tg (CPTG
uid 157745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 157746,0
va (VaSet
)
xt "153300,-107500,157000,-106500"
st "coml0_no"
ju 2
blo "157000,-106700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 13
suid 166,0
)
)
)
*596 (CptPort
uid 157747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-108375,158750,-107625"
)
tg (CPTG
uid 157749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 157750,0
va (VaSet
)
xt "153300,-108500,157000,-107500"
st "coml0_po"
ju 2
blo "157000,-107700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 14
suid 165,0
)
)
)
*597 (CptPort
uid 157751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-106375,158750,-105625"
)
tg (CPTG
uid 157753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 157754,0
va (VaSet
)
xt "151300,-106500,157000,-105500"
st "dbg_coml0_o"
ju 2
blo "157000,-105700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
suid 167,0
)
)
)
*598 (CptPort
uid 160649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160650,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-94375,138000,-93625"
)
tg (CPTG
uid 160651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160652,0
va (VaSet
)
xt "139000,-94500,147800,-93500"
st "rx_link_idly_o : (23:0)"
blo "139000,-93700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 20
suid 168,0
)
)
)
*599 (CptPort
uid 161467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 161468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-101375,138000,-100625"
)
tg (CPTG
uid 161469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161470,0
va (VaSet
)
xt "139000,-101500,142500,-100500"
st "rst_drv_i"
blo "139000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 170,0
)
)
)
]
shape (Rectangle
uid 155230,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,-115000,158000,-93000"
)
oxt "15000,-28000,31000,-1000"
ttg (MlTextGroup
uid 155231,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*600 (Text
uid 155232,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-114000,146550,-113000"
st "hsio"
blo "144850,-113200"
tm "BdLibraryNameMgr"
)
*601 (Text
uid 155233,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-113000,151050,-112000"
st "dio_ibeos_drv"
blo "144850,-112200"
tm "CptNameMgr"
)
*602 (Text
uid 155234,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-112000,148250,-111000"
st "Udiosttd"
blo "144850,-111200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155235,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 155236,0
text (MLText
uid 155237,0
va (VaSet
font "clean,8,0"
)
xt "140000,-115800,156500,-115000"
st "LINK_ID_MIN = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*603 (Net
uid 155300,0
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 199
suid 1766,0
)
declText (MLText
uid 155301,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24000,-14800"
st "signal rx_link_idly       : std_logic_vector(67 downto 0)"
)
)
*604 (SaComponent
uid 155436,0
optionalChildren [
*605 (CptPort
uid 155304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-35375,138000,-34625"
)
tg (CPTG
uid 155306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155307,0
va (VaSet
)
xt "139000,-35500,140000,-34500"
st "clk"
blo "139000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*606 (CptPort
uid 155308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-34375,138000,-33625"
)
tg (CPTG
uid 155310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155311,0
va (VaSet
)
xt "139000,-34500,140000,-33500"
st "rst"
blo "139000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 20,0
)
)
)
*607 (CptPort
uid 155312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-23375,138000,-22625"
)
tg (CPTG
uid 155314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155315,0
va (VaSet
)
xt "139000,-23500,141200,-22500"
st "com_i"
blo "139000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
)
*608 (CptPort
uid 155320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-33375,138000,-32625"
)
tg (CPTG
uid 155322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155323,0
va (VaSet
)
xt "139000,-33500,143600,-32500"
st "strobe40_i"
blo "139000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 91,0
)
)
)
*609 (CptPort
uid 155324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-20375,158750,-19625"
)
tg (CPTG
uid 155326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155327,0
va (VaSet
)
xt "154100,-20500,157000,-19500"
st "bco_po"
ju 2
blo "157000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 104,0
)
)
)
*610 (CptPort
uid 155328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-19375,158750,-18625"
)
tg (CPTG
uid 155330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155331,0
va (VaSet
)
xt "154100,-19500,157000,-18500"
st "bco_no"
ju 2
blo "157000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 105,0
)
)
)
*611 (CptPort
uid 155332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-32375,158750,-31625"
)
tg (CPTG
uid 155334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155335,0
va (VaSet
)
xt "154000,-32500,157000,-31500"
st "com_po"
ju 2
blo "157000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 106,0
)
)
)
*612 (CptPort
uid 155336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-31375,158750,-30625"
)
tg (CPTG
uid 155338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155339,0
va (VaSet
)
xt "154000,-31500,157000,-30500"
st "com_no"
ju 2
blo "157000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 107,0
)
)
)
*613 (CptPort
uid 155340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-28375,158750,-27625"
)
tg (CPTG
uid 155342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155343,0
va (VaSet
)
xt "154000,-28500,157000,-27500"
st "dclk_po"
ju 2
blo "157000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 108,0
)
)
)
*614 (CptPort
uid 155344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-27375,158750,-26625"
)
tg (CPTG
uid 155346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155347,0
va (VaSet
)
xt "154000,-27500,157000,-26500"
st "dclk_no"
ju 2
blo "157000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 109,0
)
)
)
*615 (CptPort
uid 155348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-11375,158750,-10625"
)
tg (CPTG
uid 155350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155351,0
va (VaSet
)
xt "153700,-11500,157000,-10500"
st "reset_po"
ju 2
blo "157000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 112,0
)
)
)
*616 (CptPort
uid 155352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-10375,158750,-9625"
)
tg (CPTG
uid 155354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155355,0
va (VaSet
)
xt "153700,-10500,157000,-9500"
st "reset_no"
ju 2
blo "157000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 113,0
)
)
)
*617 (CptPort
uid 155356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-17375,138000,-16625"
)
tg (CPTG
uid 155358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155359,0
va (VaSet
)
xt "139000,-17500,141500,-16500"
st "reset_i"
blo "139000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 115,0
)
)
)
*618 (CptPort
uid 155360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-20375,138000,-19625"
)
tg (CPTG
uid 155362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155363,0
va (VaSet
)
xt "139000,-20500,140700,-19500"
st "l1r_i"
blo "139000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 116,0
)
)
)
*619 (CptPort
uid 155364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155365,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-17375,158750,-16625"
)
tg (CPTG
uid 155366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155367,0
va (VaSet
)
xt "154100,-17500,157000,-16500"
st "dat0_pi"
ju 2
blo "157000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 118,0
)
)
)
*620 (CptPort
uid 155368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155369,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-16375,158750,-15625"
)
tg (CPTG
uid 155370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155371,0
va (VaSet
)
xt "154100,-16500,157000,-15500"
st "dat0_ni"
ju 2
blo "157000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 119,0
)
)
)
*621 (CptPort
uid 155372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155373,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-14375,158750,-13625"
)
tg (CPTG
uid 155374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155375,0
va (VaSet
)
xt "154100,-14500,157000,-13500"
st "dat1_pi"
ju 2
blo "157000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 120,0
)
)
)
*622 (CptPort
uid 155376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155377,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-13375,158750,-12625"
)
tg (CPTG
uid 155378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155379,0
va (VaSet
)
xt "154100,-13500,157000,-12500"
st "dat1_ni"
ju 2
blo "157000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 121,0
)
)
)
*623 (CptPort
uid 155380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-24375,158750,-23625"
)
tg (CPTG
uid 155382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155383,0
va (VaSet
)
xt "154500,-24500,157000,-23500"
st "l1r_po"
ju 2
blo "157000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 125,0
)
)
)
*624 (CptPort
uid 155384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-23375,158750,-22625"
)
tg (CPTG
uid 155386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155387,0
va (VaSet
)
xt "154500,-23500,157000,-22500"
st "l1r_no"
ju 2
blo "157000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 126,0
)
)
)
*625 (CptPort
uid 155388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-30375,158750,-29625"
)
tg (CPTG
uid 155390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155391,0
va (VaSet
)
xt "152500,-30500,157000,-29500"
st "dbg_com_o"
ju 2
blo "157000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 127,0
)
)
)
*626 (CptPort
uid 155392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-22375,158750,-21625"
)
tg (CPTG
uid 155394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155395,0
va (VaSet
)
xt "153000,-22500,157000,-21500"
st "dbg_l1r_o"
ju 2
blo "157000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 128,0
)
)
)
*627 (CptPort
uid 155396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-9375,158750,-8625"
)
tg (CPTG
uid 155398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155399,0
va (VaSet
)
xt "151700,-9500,157000,-8500"
st "dbg_reset_o"
ju 2
blo "157000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 129,0
)
)
)
*628 (CptPort
uid 155400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-29375,138000,-28625"
)
tg (CPTG
uid 155402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155403,0
va (VaSet
)
xt "139000,-29500,142500,-28500"
st "rawcom_i"
blo "139000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 130,0
)
)
)
*629 (CptPort
uid 155404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-22375,138000,-21625"
)
tg (CPTG
uid 155406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155407,0
va (VaSet
)
xt "139000,-22500,146400,-21500"
st "rawcom_en_com_i"
blo "139000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 131,0
)
)
)
*630 (CptPort
uid 155408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-19375,138000,-18625"
)
tg (CPTG
uid 155410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155411,0
va (VaSet
)
xt "139000,-19500,145900,-18500"
st "rawcom_en_l1r_i"
blo "139000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 132,0
)
)
)
*631 (CptPort
uid 155412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-16375,138000,-15625"
)
tg (CPTG
uid 155414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155415,0
va (VaSet
)
xt "139000,-16500,145900,-15500"
st "rawcom_en_rst_i"
blo "139000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 133,0
)
)
)
*632 (CptPort
uid 155416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-31375,138000,-30625"
)
tg (CPTG
uid 155418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155419,0
va (VaSet
)
xt "139000,-31500,140200,-30500"
st "reg"
blo "139000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 135,0
)
)
)
*633 (CptPort
uid 155420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-12375,138000,-11625"
)
tg (CPTG
uid 155422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155423,0
va (VaSet
)
xt "139000,-12500,143700,-11500"
st "idelay_ctl_i"
blo "139000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 136,0
)
)
)
*634 (CptPort
uid 155424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-10375,138000,-9625"
)
tg (CPTG
uid 155426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155427,0
va (VaSet
)
xt "139000,-10500,145800,-9500"
st "rx_strm_o : (3:0)"
blo "139000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 137,0
)
)
)
*635 (CptPort
uid 155432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-8375,138000,-7625"
)
tg (CPTG
uid 155434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155435,0
va (VaSet
)
xt "139000,-8500,149000,-7500"
st "rx_link_idelayed_o : (1:0)"
blo "139000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 139,0
)
)
)
]
shape (Rectangle
uid 155437,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,-36000,158000,-7000"
)
oxt "15000,26000,31000,60000"
ttg (MlTextGroup
uid 155438,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*636 (Text
uid 155439,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-36000,146550,-35000"
st "hsio"
blo "144850,-35200"
tm "BdLibraryNameMgr"
)
*637 (Text
uid 155440,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-35000,150850,-34000"
st "dio_ibeos_idc"
blo "144850,-34200"
tm "CptNameMgr"
)
*638 (Text
uid 155441,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-34000,148250,-33000"
st "Udioidc1"
blo "144850,-33200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155442,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 155443,0
text (MLText
uid 155444,0
va (VaSet
font "clean,8,0"
)
xt "140000,-36800,157000,-36000"
st "LINK_ID_MIN = 66    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "66"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*639 (SaComponent
uid 155577,0
optionalChildren [
*640 (CptPort
uid 155445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-65375,138000,-64625"
)
tg (CPTG
uid 155447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155448,0
va (VaSet
)
xt "139000,-65500,140000,-64500"
st "clk"
blo "139000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*641 (CptPort
uid 155449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-64375,138000,-63625"
)
tg (CPTG
uid 155451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155452,0
va (VaSet
)
xt "139000,-64500,140000,-63500"
st "rst"
blo "139000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 20,0
)
)
)
*642 (CptPort
uid 155453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-54375,138000,-53625"
)
tg (CPTG
uid 155455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155456,0
va (VaSet
)
xt "139000,-54500,141200,-53500"
st "com_i"
blo "139000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 70,0
)
)
)
*643 (CptPort
uid 155461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-63375,138000,-62625"
)
tg (CPTG
uid 155463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155464,0
va (VaSet
)
xt "139000,-63500,143600,-62500"
st "strobe40_i"
blo "139000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 91,0
)
)
)
*644 (CptPort
uid 155465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-51375,158750,-50625"
)
tg (CPTG
uid 155467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155468,0
va (VaSet
)
xt "154100,-51500,157000,-50500"
st "bco_po"
ju 2
blo "157000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 104,0
)
)
)
*645 (CptPort
uid 155469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-50375,158750,-49625"
)
tg (CPTG
uid 155471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155472,0
va (VaSet
)
xt "154100,-50500,157000,-49500"
st "bco_no"
ju 2
blo "157000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 105,0
)
)
)
*646 (CptPort
uid 155473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-62375,158750,-61625"
)
tg (CPTG
uid 155475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155476,0
va (VaSet
)
xt "154000,-62500,157000,-61500"
st "com_po"
ju 2
blo "157000,-61700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 106,0
)
)
)
*647 (CptPort
uid 155477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-61375,158750,-60625"
)
tg (CPTG
uid 155479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155480,0
va (VaSet
)
xt "154000,-61500,157000,-60500"
st "com_no"
ju 2
blo "157000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 107,0
)
)
)
*648 (CptPort
uid 155481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-58375,158750,-57625"
)
tg (CPTG
uid 155483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155484,0
va (VaSet
)
xt "154000,-58500,157000,-57500"
st "dclk_po"
ju 2
blo "157000,-57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 108,0
)
)
)
*649 (CptPort
uid 155485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-57375,158750,-56625"
)
tg (CPTG
uid 155487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155488,0
va (VaSet
)
xt "154000,-57500,157000,-56500"
st "dclk_no"
ju 2
blo "157000,-56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 109,0
)
)
)
*650 (CptPort
uid 155489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-42375,158750,-41625"
)
tg (CPTG
uid 155491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155492,0
va (VaSet
)
xt "153700,-42500,157000,-41500"
st "reset_po"
ju 2
blo "157000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 112,0
)
)
)
*651 (CptPort
uid 155493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-41375,158750,-40625"
)
tg (CPTG
uid 155495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155496,0
va (VaSet
)
xt "153700,-41500,157000,-40500"
st "reset_no"
ju 2
blo "157000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 113,0
)
)
)
*652 (CptPort
uid 155497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-48375,138000,-47625"
)
tg (CPTG
uid 155499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155500,0
va (VaSet
)
xt "139000,-48500,141500,-47500"
st "reset_i"
blo "139000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 115,0
)
)
)
*653 (CptPort
uid 155501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-51375,138000,-50625"
)
tg (CPTG
uid 155503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155504,0
va (VaSet
)
xt "139000,-51500,140700,-50500"
st "l1r_i"
blo "139000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 116,0
)
)
)
*654 (CptPort
uid 155505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155506,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-48375,158750,-47625"
)
tg (CPTG
uid 155507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155508,0
va (VaSet
)
xt "154100,-48500,157000,-47500"
st "dat0_pi"
ju 2
blo "157000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 118,0
)
)
)
*655 (CptPort
uid 155509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155510,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-47375,158750,-46625"
)
tg (CPTG
uid 155511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155512,0
va (VaSet
)
xt "154100,-47500,157000,-46500"
st "dat0_ni"
ju 2
blo "157000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 119,0
)
)
)
*656 (CptPort
uid 155513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155514,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-45375,158750,-44625"
)
tg (CPTG
uid 155515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155516,0
va (VaSet
)
xt "154100,-45500,157000,-44500"
st "dat1_pi"
ju 2
blo "157000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 120,0
)
)
)
*657 (CptPort
uid 155517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-44375,158750,-43625"
)
tg (CPTG
uid 155519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155520,0
va (VaSet
)
xt "154100,-44500,157000,-43500"
st "dat1_ni"
ju 2
blo "157000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 121,0
)
)
)
*658 (CptPort
uid 155521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-55375,158750,-54625"
)
tg (CPTG
uid 155523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155524,0
va (VaSet
)
xt "154500,-55500,157000,-54500"
st "l1r_po"
ju 2
blo "157000,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 125,0
)
)
)
*659 (CptPort
uid 155525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-54375,158750,-53625"
)
tg (CPTG
uid 155527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155528,0
va (VaSet
)
xt "154500,-54500,157000,-53500"
st "l1r_no"
ju 2
blo "157000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 126,0
)
)
)
*660 (CptPort
uid 155529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-60375,158750,-59625"
)
tg (CPTG
uid 155531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155532,0
va (VaSet
)
xt "152500,-60500,157000,-59500"
st "dbg_com_o"
ju 2
blo "157000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 127,0
)
)
)
*661 (CptPort
uid 155533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-53375,158750,-52625"
)
tg (CPTG
uid 155535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155536,0
va (VaSet
)
xt "153000,-53500,157000,-52500"
st "dbg_l1r_o"
ju 2
blo "157000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 128,0
)
)
)
*662 (CptPort
uid 155537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-40375,158750,-39625"
)
tg (CPTG
uid 155539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 155540,0
va (VaSet
)
xt "151700,-40500,157000,-39500"
st "dbg_reset_o"
ju 2
blo "157000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 129,0
)
)
)
*663 (CptPort
uid 155541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-59375,138000,-58625"
)
tg (CPTG
uid 155543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155544,0
va (VaSet
)
xt "139000,-59500,142500,-58500"
st "rawcom_i"
blo "139000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 130,0
)
)
)
*664 (CptPort
uid 155545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-53375,138000,-52625"
)
tg (CPTG
uid 155547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155548,0
va (VaSet
)
xt "139000,-53500,146400,-52500"
st "rawcom_en_com_i"
blo "139000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 131,0
)
)
)
*665 (CptPort
uid 155549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-50375,138000,-49625"
)
tg (CPTG
uid 155551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155552,0
va (VaSet
)
xt "139000,-50500,145900,-49500"
st "rawcom_en_l1r_i"
blo "139000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 132,0
)
)
)
*666 (CptPort
uid 155553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-47375,138000,-46625"
)
tg (CPTG
uid 155555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155556,0
va (VaSet
)
xt "139000,-47500,145900,-46500"
st "rawcom_en_rst_i"
blo "139000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 133,0
)
)
)
*667 (CptPort
uid 155557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-61375,138000,-60625"
)
tg (CPTG
uid 155559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155560,0
va (VaSet
)
xt "139000,-61500,140200,-60500"
st "reg"
blo "139000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 135,0
)
)
)
*668 (CptPort
uid 155561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-45375,138000,-44625"
)
tg (CPTG
uid 155563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155564,0
va (VaSet
)
xt "139000,-45500,143700,-44500"
st "idelay_ctl_i"
blo "139000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 136,0
)
)
)
*669 (CptPort
uid 155565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155566,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-43375,138000,-42625"
)
tg (CPTG
uid 155567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155568,0
va (VaSet
)
xt "139000,-43500,145800,-42500"
st "rx_strm_o : (3:0)"
blo "139000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 137,0
)
)
)
*670 (CptPort
uid 155573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155574,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-40375,138000,-39625"
)
tg (CPTG
uid 155575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 155576,0
va (VaSet
)
xt "139000,-40500,149000,-39500"
st "rx_link_idelayed_o : (1:0)"
blo "139000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 139,0
)
)
)
]
shape (Rectangle
uid 155578,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,-66000,158000,-39000"
)
oxt "15000,26000,31000,60000"
ttg (MlTextGroup
uid 155579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*671 (Text
uid 155580,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-66000,146550,-65000"
st "hsio"
blo "144850,-65200"
tm "BdLibraryNameMgr"
)
*672 (Text
uid 155581,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-65000,150850,-64000"
st "dio_ibeos_idc"
blo "144850,-64200"
tm "CptNameMgr"
)
*673 (Text
uid 155582,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-64000,148250,-63000"
st "Udioidc0"
blo "144850,-63200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155583,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 155584,0
text (MLText
uid 155585,0
va (VaSet
font "clean,8,0"
)
xt "141000,-66800,158000,-66000"
st "LINK_ID_MIN = 64    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "64"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*674 (PortIoInOut
uid 156514,0
shape (CompositeShape
uid 156515,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 156516,0
sl 0
xt "68500,-56375,70000,-55625"
)
(Line
uid 156517,0
sl 0
xt "68000,-56000,68500,-56000"
pts [
"68000,-56000"
"68500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 156518,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156519,0
va (VaSet
isHidden 1
)
xt "71000,-56500,74800,-55500"
st "idc_p2_io"
blo "71000,-55700"
tm "WireNameMgr"
)
)
)
*675 (Net
uid 156785,0
decl (Decl
n "sda_tx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 174
suid 1795,0
)
declText (MLText
uid 156786,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,24800,-28800"
st "signal sda_tx             : std_logic_vector(15 DOWNTO 0)"
)
)
*676 (Net
uid 156886,0
decl (Decl
n "rst_top"
t "std_logic"
o 200
suid 1805,0
)
declText (MLText
uid 156887,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15400,1200"
st "signal rst_top            : std_logic"
)
)
*677 (Net
uid 156939,0
decl (Decl
n "hs_dxin"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 201
suid 1806,0
)
declText (MLText
uid 156940,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25400,1200"
st "signal hs_dxin            : std_logic_vector(3 downto 0)"
)
)
*678 (HdlText
uid 157686,0
optionalChildren [
*679 (EmbeddedText
uid 157691,0
commentText (CommentText
uid 157692,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 157693,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "82000,-119000,114000,-94000"
)
oxt "0,0,18000,5000"
text (MLText
uid 157694,0
va (VaSet
font "clean,8,0"
)
xt "82200,-118800,110700,-101200"
st "
-- eb6 6 -- set non-build streams to zero
gen_strms_filter  : for m in 0 to 33 generate

  gen_if_present : if (C_MOD_PRES(m) = '1') generate
    strm(m*4+0) <= rx_strm(m*4+0);
    strm(m*4+1) <= rx_strm(m*4+1);
    strm(m*4+2) <= rx_strm(m*4+2);
    strm(m*4+3) <= rx_strm(m*4+3);
    link_idly(m*2+0) <= rx_link_idly(m*2+0);
    link_idly(m*2+1) <= rx_link_idly(m*2+1);
  end generate;

  gen_if_not_present : if (C_MOD_PRES(m) = '0') generate
    strm(m*4+0) <= '0';
    strm(m*4+1) <= '0';
    strm(m*4+2) <= '0';
    strm(m*4+3) <= '0';
    link_idly(m*2+0) <= '0';
    link_idly(m*2+1) <= '0';
   end generate;

end generate;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 25000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 157687,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "81000,-120000,115000,-107000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 157688,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*680 (Text
uid 157689,0
va (VaSet
)
xt "81300,-120000,82700,-119000"
st "eb6"
blo "81300,-119200"
tm "HdlTextNameMgr"
)
*681 (Text
uid 157690,0
va (VaSet
)
xt "81300,-119000,81800,-118000"
st "6"
blo "81300,-118200"
tm "HdlTextNumberMgr"
)
]
)
)
*682 (Net
uid 157727,0
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 195
suid 1807,0
)
declText (MLText
uid 157728,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25900,1200"
st "signal strm               : std_logic_vector(135 downto 0)"
)
)
*683 (Net
uid 157729,0
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 198
suid 1808,0
)
declText (MLText
uid 157730,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25300,1200"
st "signal link_idly          : std_logic_vector(67 downto 0)"
)
)
*684 (SaComponent
uid 160127,0
optionalChildren [
*685 (CptPort
uid 160136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-138375,134000,-137625"
)
tg (CPTG
uid 160138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160139,0
va (VaSet
)
xt "135000,-138500,141500,-137500"
st "rst_poweron_ni"
blo "135000,-137700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 8
)
)
)
*686 (CptPort
uid 160140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-136375,134000,-135625"
)
tg (CPTG
uid 160142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160143,0
va (VaSet
)
xt "135000,-136500,137000,-135500"
st "clk40"
blo "135000,-135700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 2
)
)
)
*687 (CptPort
uid 160148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-137375,134000,-136625"
)
tg (CPTG
uid 160150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160151,0
va (VaSet
)
xt "135000,-137500,137000,-136500"
st "clk80"
blo "135000,-136700"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_ulogic"
o 3
)
)
)
*688 (CptPort
uid 160152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-131375,134000,-130625"
)
tg (CPTG
uid 160154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160155,0
va (VaSet
)
xt "135000,-131500,141200,-130500"
st "rawsigs : (15:0)"
blo "135000,-130700"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
*689 (CptPort
uid 160156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-130375,134000,-129625"
)
tg (CPTG
uid 160158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160159,0
va (VaSet
)
xt "135000,-130500,136200,-129500"
st "reg"
blo "135000,-129700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
)
)
)
*690 (CptPort
uid 160160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159000,-137375,159750,-136625"
)
tg (CPTG
uid 160162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160163,0
va (VaSet
)
xt "153100,-137500,158000,-136500"
st "a13_datr_o"
ju 2
blo "158000,-136700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "a13_datr_o"
t "std_logic"
o 10
)
)
)
*691 (CptPort
uid 160164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159000,-134375,159750,-133625"
)
tg (CPTG
uid 160166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160167,0
va (VaSet
)
xt "153200,-134500,158000,-133500"
st "a13_datl_o"
ju 2
blo "158000,-133700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "a13_datl_o"
t "std_logic"
o 9
)
)
)
*692 (CptPort
uid 160168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159000,-133375,159750,-132625"
)
tg (CPTG
uid 160170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160171,0
va (VaSet
)
xt "152100,-133500,158000,-132500"
st "ddr_l_o : (1:0)"
ju 2
blo "158000,-132700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_l_o"
t "std_logic_vector"
b "(1 downto 0)"
o 11
)
)
)
*693 (CptPort
uid 160172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159000,-136375,159750,-135625"
)
tg (CPTG
uid 160174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160175,0
va (VaSet
)
xt "152000,-136500,158000,-135500"
st "ddr_r_o : (1:0)"
ju 2
blo "158000,-135700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_r_o"
t "std_logic_vector"
b "(1 downto 0)"
o 12
)
)
)
*694 (CptPort
uid 160220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-129375,134000,-128625"
)
tg (CPTG
uid 160222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160223,0
va (VaSet
)
xt "135000,-129500,141100,-128500"
st "outsigs : (15:0)"
blo "135000,-128700"
)
)
thePort (LogicalPort
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 12,0
)
)
)
*695 (CptPort
uid 160653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-135375,134000,-134625"
)
tg (CPTG
uid 160655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160656,0
va (VaSet
)
xt "135000,-135500,137500,-134500"
st "clk160"
blo "135000,-134700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 1
suid 13,0
)
)
)
*696 (CptPort
uid 162623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,-134375,134000,-133625"
)
tg (CPTG
uid 162625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162626,0
va (VaSet
)
xt "135000,-134500,136000,-133500"
st "rst"
blo "135000,-133700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 14,0
)
)
)
]
shape (Rectangle
uid 160128,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,-139000,159000,-128000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 160129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*697 (Text
uid 160130,0
va (VaSet
font "helvetica,8,1"
)
xt "143850,-137000,147450,-136000"
st "abc_emu"
blo "143850,-136200"
tm "BdLibraryNameMgr"
)
*698 (Text
uid 160131,0
va (VaSet
font "helvetica,8,1"
)
xt "143850,-136000,151650,-135000"
st "a13_drv_hsio_top"
blo "143850,-135200"
tm "CptNameMgr"
)
*699 (Text
uid 160132,0
va (VaSet
font "helvetica,8,1"
)
xt "143850,-135000,147250,-134000"
st "Ua13drv"
blo "143850,-134200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 160133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 160134,0
text (MLText
uid 160135,0
va (VaSet
font "clean,8,0"
)
xt "125000,-133000,125000,-133000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*700 (Net
uid 160218,0
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 202
suid 1811,0
)
declText (MLText
uid 160219,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,16800,1200"
st "signal por_sw_n           : std_ulogic"
)
)
*701 (Net
uid 161451,0
decl (Decl
n "rst_drv"
t "std_logic"
o 203
suid 1814,0
)
declText (MLText
uid 161452,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15400,1200"
st "signal rst_drv            : std_logic"
)
)
*702 (PortIoInOut
uid 162164,0
shape (CompositeShape
uid 162165,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 162166,0
sl 0
xt "174500,47625,176000,48375"
)
(Line
uid 162167,0
sl 0
xt "174000,48000,174500,48000"
pts [
"174000,48000"
"174500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 162168,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162169,0
va (VaSet
isHidden 1
)
xt "177000,47500,185100,48500"
st "ibemon_convstt_no"
blo "177000,48300"
tm "WireNameMgr"
)
)
)
*703 (HdlText
uid 163912,0
optionalChildren [
*704 (EmbeddedText
uid 163917,0
commentText (CommentText
uid 163918,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 163919,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,-137000,114000,-134000"
)
oxt "0,0,18000,5000"
text (MLText
uid 163920,0
va (VaSet
font "clean,8,0"
)
xt "91200,-136800,111200,-135200"
st "
-- eb6 6 -- seperate downstream resets
rst <= rst_top when rising_edge(clk80);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 23000
)
)
)
]
shape (Rectangle
uid 163913,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "99000,-140000,103000,-137000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 163914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*705 (Text
uid 163915,0
va (VaSet
)
xt "99300,-140000,100700,-139000"
st "eb9"
blo "99300,-139200"
tm "HdlTextNameMgr"
)
*706 (Text
uid 163916,0
va (VaSet
)
xt "99300,-139000,99800,-138000"
st "9"
blo "99300,-138200"
tm "HdlTextNumberMgr"
)
]
)
)
*707 (Net
uid 163941,0
decl (Decl
n "rst"
t "std_logic"
o 204
suid 1832,0
)
declText (MLText
uid 163942,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "337000,-32800,351400,-31600"
st "signal rst                : std_logic"
)
)
*708 (Net
uid 165036,0
decl (Decl
n "sda_rx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 205
suid 1835,0
)
declText (MLText
uid 165037,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,24800,-28800"
st "signal sda_rx             : std_logic_vector(15 DOWNTO 0)"
)
)
*709 (Net
uid 165040,0
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 1837,0
)
declText (MLText
uid 165041,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,23000,-28800"
st "ibemon_sdat_io     : std_logic_vector(2 DOWNTO 0)"
)
)
*710 (Net
uid 165042,0
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 131
suid 1838,0
)
declText (MLText
uid 165043,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,22700,-28800"
st "ibemon_sclt_o      : std_logic_vector(2 DOWNTO 0)"
)
)
*711 (Net
uid 165046,0
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 132
suid 1840,0
)
declText (MLText
uid 165047,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,22600,-28800"
st "ibemon_scl_o       : std_logic_vector(2 DOWNTO 0)"
)
)
*712 (Net
uid 165048,0
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 133
suid 1841,0
)
declText (MLText
uid 165049,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,22900,-28800"
st "ibemon_sda_io      : std_logic_vector(2 DOWNTO 0)"
)
)
*713 (PortIoOut
uid 165940,0
shape (CompositeShape
uid 165941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165942,0
sl 0
ro 270
xt "174500,2625,176000,3375"
)
(Line
uid 165943,0
sl 0
ro 270
xt "174000,3000,174500,3000"
pts [
"174000,3000"
"174500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 165944,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165945,0
va (VaSet
isHidden 1
)
xt "177000,2500,183000,3500"
st "ibemon_sclt_o"
blo "177000,3300"
tm "WireNameMgr"
)
)
)
*714 (SaComponent
uid 165946,0
optionalChildren [
*715 (CptPort
uid 165955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,3625,160750,4375"
)
tg (CPTG
uid 165957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 165958,0
va (VaSet
)
xt "158400,3500,159000,4500"
st "O"
ju 2
blo "159000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 165947,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,3000,160000,5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 165948,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*716 (Text
uid 165949,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,3000,158900,4000"
st "unisim"
blo "156300,3800"
tm "BdLibraryNameMgr"
)
*717 (Text
uid 165950,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,4000,159700,5000"
st "PULLUP"
blo "156300,4800"
tm "CptNameMgr"
)
*718 (Text
uid 165951,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,5000,159800,6000"
st "Upullup5"
blo "156300,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 165952,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 165953,0
text (MLText
uid 165954,0
va (VaSet
font "clean,8,0"
)
xt "156000,3000,156000,3000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*719 (SaComponent
uid 165959,0
optionalChildren [
*720 (CptPort
uid 165968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,2625,144000,3375"
)
tg (CPTG
uid 165970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165971,0
va (VaSet
)
xt "145000,2500,146900,3500"
st "sck_i"
blo "145000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*721 (CptPort
uid 165972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,3625,144000,4375"
)
tg (CPTG
uid 165974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165975,0
va (VaSet
)
xt "145000,3500,147200,4500"
st "sck_ti"
blo "145000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*722 (CptPort
uid 165976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,2625,154750,3375"
)
tg (CPTG
uid 165978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 165979,0
va (VaSet
)
xt "150100,2500,153000,3500"
st "sck_pin"
ju 2
blo "153000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*723 (CptPort
uid 165980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,5625,144000,6375"
)
tg (CPTG
uid 165982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165983,0
va (VaSet
)
xt "145000,5500,147000,6500"
st "sda_i"
blo "145000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*724 (CptPort
uid 165984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,6625,144000,7375"
)
tg (CPTG
uid 165986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165987,0
va (VaSet
)
xt "145000,6500,147300,7500"
st "sda_o"
blo "145000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*725 (CptPort
uid 165988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 165989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,7625,144000,8375"
)
tg (CPTG
uid 165990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165991,0
va (VaSet
)
xt "145000,7500,147300,8500"
st "sda_ti"
blo "145000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*726 (CptPort
uid 165992,0
ps "OnEdgeStrategy"
shape (Diamond
uid 165993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,5625,154750,6375"
)
tg (CPTG
uid 165994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 165995,0
va (VaSet
)
xt "150000,5500,153000,6500"
st "sda_pin"
ju 2
blo "153000,6300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 165960,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,2000,154000,9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 165961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*727 (Text
uid 165962,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,6000,149300,7000"
st "utils"
blo "147600,6800"
tm "BdLibraryNameMgr"
)
*728 (Text
uid 165963,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,7000,152400,8000"
st "twowire_tri"
blo "147600,7800"
tm "CptNameMgr"
)
*729 (Text
uid 165964,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,8000,153000,9000"
st "Utwowiretri0"
blo "147600,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 165965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 165966,0
text (MLText
uid 165967,0
va (VaSet
font "clean,8,0"
)
xt "149000,2000,149000,2000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*730 (PortIoInOut
uid 165996,0
shape (CompositeShape
uid 165997,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 165998,0
sl 0
xt "174500,5625,176000,6375"
)
(Line
uid 165999,0
sl 0
xt "174000,6000,174500,6000"
pts [
"174000,6000"
"174500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166000,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166001,0
va (VaSet
isHidden 1
)
xt "177000,5500,183500,6500"
st "ibemon_sdat_io"
blo "177000,6300"
tm "WireNameMgr"
)
)
)
*731 (SaComponent
uid 166002,0
optionalChildren [
*732 (CptPort
uid 166011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,6625,160750,7375"
)
tg (CPTG
uid 166013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166014,0
va (VaSet
)
xt "158400,6500,159000,7500"
st "O"
ju 2
blo "159000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166003,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,6000,160000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166004,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*733 (Text
uid 166005,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,6000,158900,7000"
st "unisim"
blo "156300,6800"
tm "BdLibraryNameMgr"
)
*734 (Text
uid 166006,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,7000,159700,8000"
st "PULLUP"
blo "156300,7800"
tm "CptNameMgr"
)
*735 (Text
uid 166007,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,8000,159800,9000"
st "Upullup4"
blo "156300,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166008,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166009,0
text (MLText
uid 166010,0
va (VaSet
font "clean,8,0"
)
xt "156000,6000,156000,6000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*736 (PortIoOut
uid 166015,0
shape (CompositeShape
uid 166016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 166017,0
sl 0
ro 270
xt "174500,12625,176000,13375"
)
(Line
uid 166018,0
sl 0
ro 270
xt "174000,13000,174500,13000"
pts [
"174000,13000"
"174500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166019,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166020,0
va (VaSet
isHidden 1
)
xt "177000,12500,182900,13500"
st "ibewire_sclt_o"
blo "177000,13300"
tm "WireNameMgr"
)
)
)
*737 (SaComponent
uid 166021,0
optionalChildren [
*738 (CptPort
uid 166030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,13625,160750,14375"
)
tg (CPTG
uid 166032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166033,0
va (VaSet
)
xt "158400,13500,159000,14500"
st "O"
ju 2
blo "159000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166022,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,13000,160000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166023,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*739 (Text
uid 166024,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,13000,158900,14000"
st "unisim"
blo "156300,13800"
tm "BdLibraryNameMgr"
)
*740 (Text
uid 166025,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,14000,159700,15000"
st "PULLUP"
blo "156300,14800"
tm "CptNameMgr"
)
*741 (Text
uid 166026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,15000,159800,16000"
st "Upullup6"
blo "156300,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166027,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166028,0
text (MLText
uid 166029,0
va (VaSet
font "clean,8,0"
)
xt "156000,13000,156000,13000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*742 (SaComponent
uid 166034,0
optionalChildren [
*743 (CptPort
uid 166043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,12625,144000,13375"
)
tg (CPTG
uid 166045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166046,0
va (VaSet
)
xt "145000,12500,146900,13500"
st "sck_i"
blo "145000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*744 (CptPort
uid 166047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,13625,144000,14375"
)
tg (CPTG
uid 166049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166050,0
va (VaSet
)
xt "145000,13500,147200,14500"
st "sck_ti"
blo "145000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*745 (CptPort
uid 166051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,12625,154750,13375"
)
tg (CPTG
uid 166053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166054,0
va (VaSet
)
xt "150100,12500,153000,13500"
st "sck_pin"
ju 2
blo "153000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*746 (CptPort
uid 166055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,15625,144000,16375"
)
tg (CPTG
uid 166057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166058,0
va (VaSet
)
xt "145000,15500,147000,16500"
st "sda_i"
blo "145000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*747 (CptPort
uid 166059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166060,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,16625,144000,17375"
)
tg (CPTG
uid 166061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166062,0
va (VaSet
)
xt "145000,16500,147300,17500"
st "sda_o"
blo "145000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*748 (CptPort
uid 166063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,17625,144000,18375"
)
tg (CPTG
uid 166065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166066,0
va (VaSet
)
xt "145000,17500,147300,18500"
st "sda_ti"
blo "145000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*749 (CptPort
uid 166067,0
ps "OnEdgeStrategy"
shape (Diamond
uid 166068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,15625,154750,16375"
)
tg (CPTG
uid 166069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166070,0
va (VaSet
)
xt "150000,15500,153000,16500"
st "sda_pin"
ju 2
blo "153000,16300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 166035,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,12000,154000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166036,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*750 (Text
uid 166037,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,16000,149300,17000"
st "utils"
blo "147600,16800"
tm "BdLibraryNameMgr"
)
*751 (Text
uid 166038,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,17000,152400,18000"
st "twowire_tri"
blo "147600,17800"
tm "CptNameMgr"
)
*752 (Text
uid 166039,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,18000,153000,19000"
st "Utwowiretri3"
blo "147600,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166040,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166041,0
text (MLText
uid 166042,0
va (VaSet
font "clean,8,0"
)
xt "149000,12000,149000,12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*753 (PortIoInOut
uid 166071,0
shape (CompositeShape
uid 166072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 166073,0
sl 0
xt "174500,15625,176000,16375"
)
(Line
uid 166074,0
sl 0
xt "174000,16000,174500,16000"
pts [
"174000,16000"
"174500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166075,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166076,0
va (VaSet
isHidden 1
)
xt "177000,15500,183400,16500"
st "ibewire_sdat_io"
blo "177000,16300"
tm "WireNameMgr"
)
)
)
*754 (SaComponent
uid 166077,0
optionalChildren [
*755 (CptPort
uid 166086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,16625,160750,17375"
)
tg (CPTG
uid 166088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166089,0
va (VaSet
)
xt "158400,16500,159000,17500"
st "O"
ju 2
blo "159000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166078,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,16000,160000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166079,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*756 (Text
uid 166080,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,16000,158900,17000"
st "unisim"
blo "156300,16800"
tm "BdLibraryNameMgr"
)
*757 (Text
uid 166081,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,17000,159700,18000"
st "PULLUP"
blo "156300,17800"
tm "CptNameMgr"
)
*758 (Text
uid 166082,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,18000,159800,19000"
st "Upullup7"
blo "156300,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166083,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166084,0
text (MLText
uid 166085,0
va (VaSet
font "clean,8,0"
)
xt "156000,16000,156000,16000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*759 (PortIoOut
uid 166090,0
shape (CompositeShape
uid 166091,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 166092,0
sl 0
ro 270
xt "174500,23625,176000,24375"
)
(Line
uid 166093,0
sl 0
ro 270
xt "174000,24000,174500,24000"
pts [
"174000,24000"
"174500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166094,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166095,0
va (VaSet
isHidden 1
)
xt "177000,23500,182700,24500"
st "ibemon_scl_o"
blo "177000,24300"
tm "WireNameMgr"
)
)
)
*760 (SaComponent
uid 166096,0
optionalChildren [
*761 (CptPort
uid 166105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,24625,160750,25375"
)
tg (CPTG
uid 166107,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166108,0
va (VaSet
)
xt "158400,24500,159000,25500"
st "O"
ju 2
blo "159000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166097,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,24000,160000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166098,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*762 (Text
uid 166099,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,24000,158900,25000"
st "unisim"
blo "156300,24800"
tm "BdLibraryNameMgr"
)
*763 (Text
uid 166100,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,25000,159700,26000"
st "PULLUP"
blo "156300,25800"
tm "CptNameMgr"
)
*764 (Text
uid 166101,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,26000,159800,27000"
st "Upullup1"
blo "156300,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166102,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166103,0
text (MLText
uid 166104,0
va (VaSet
font "clean,8,0"
)
xt "156000,24000,156000,24000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*765 (SaComponent
uid 166109,0
optionalChildren [
*766 (CptPort
uid 166118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,23625,144000,24375"
)
tg (CPTG
uid 166120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166121,0
va (VaSet
)
xt "145000,23500,146900,24500"
st "sck_i"
blo "145000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*767 (CptPort
uid 166122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,24625,144000,25375"
)
tg (CPTG
uid 166124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166125,0
va (VaSet
)
xt "145000,24500,147200,25500"
st "sck_ti"
blo "145000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*768 (CptPort
uid 166126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,23625,154750,24375"
)
tg (CPTG
uid 166128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166129,0
va (VaSet
)
xt "150100,23500,153000,24500"
st "sck_pin"
ju 2
blo "153000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*769 (CptPort
uid 166130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,26625,144000,27375"
)
tg (CPTG
uid 166132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166133,0
va (VaSet
)
xt "145000,26500,147000,27500"
st "sda_i"
blo "145000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*770 (CptPort
uid 166134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166135,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,27625,144000,28375"
)
tg (CPTG
uid 166136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166137,0
va (VaSet
)
xt "145000,27500,147300,28500"
st "sda_o"
blo "145000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*771 (CptPort
uid 166138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,28625,144000,29375"
)
tg (CPTG
uid 166140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166141,0
va (VaSet
)
xt "145000,28500,147300,29500"
st "sda_ti"
blo "145000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*772 (CptPort
uid 166142,0
ps "OnEdgeStrategy"
shape (Diamond
uid 166143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,26625,154750,27375"
)
tg (CPTG
uid 166144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166145,0
va (VaSet
)
xt "150000,26500,153000,27500"
st "sda_pin"
ju 2
blo "153000,27300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 166110,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,23000,154000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*773 (Text
uid 166112,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,27000,149300,28000"
st "utils"
blo "147600,27800"
tm "BdLibraryNameMgr"
)
*774 (Text
uid 166113,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,28000,152400,29000"
st "twowire_tri"
blo "147600,28800"
tm "CptNameMgr"
)
*775 (Text
uid 166114,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,29000,153000,30000"
st "Utwowiretri1"
blo "147600,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166116,0
text (MLText
uid 166117,0
va (VaSet
font "clean,8,0"
)
xt "149000,23000,149000,23000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*776 (PortIoInOut
uid 166146,0
shape (CompositeShape
uid 166147,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 166148,0
sl 0
xt "174500,26625,176000,27375"
)
(Line
uid 166149,0
sl 0
xt "174000,27000,174500,27000"
pts [
"174000,27000"
"174500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166150,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166151,0
va (VaSet
isHidden 1
)
xt "177000,26500,183200,27500"
st "ibemon_sda_io"
blo "177000,27300"
tm "WireNameMgr"
)
)
)
*777 (SaComponent
uid 166152,0
optionalChildren [
*778 (CptPort
uid 166161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,27625,160750,28375"
)
tg (CPTG
uid 166163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166164,0
va (VaSet
)
xt "158400,27500,159000,28500"
st "O"
ju 2
blo "159000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166153,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,27000,160000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166154,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*779 (Text
uid 166155,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,27000,158900,28000"
st "unisim"
blo "156300,27800"
tm "BdLibraryNameMgr"
)
*780 (Text
uid 166156,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,28000,159700,29000"
st "PULLUP"
blo "156300,28800"
tm "CptNameMgr"
)
*781 (Text
uid 166157,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,29000,159800,30000"
st "Upullup0"
blo "156300,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166158,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166159,0
text (MLText
uid 166160,0
va (VaSet
font "clean,8,0"
)
xt "156000,27000,156000,27000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*782 (PortIoOut
uid 166165,0
shape (CompositeShape
uid 166166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 166167,0
sl 0
ro 270
xt "174500,33625,176000,34375"
)
(Line
uid 166168,0
sl 0
ro 270
xt "174000,34000,174500,34000"
pts [
"174000,34000"
"174500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166169,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166170,0
va (VaSet
isHidden 1
)
xt "177000,33500,182600,34500"
st "ibewire_scl_o"
blo "177000,34300"
tm "WireNameMgr"
)
)
)
*783 (SaComponent
uid 166171,0
optionalChildren [
*784 (CptPort
uid 166180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,34625,160750,35375"
)
tg (CPTG
uid 166182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166183,0
va (VaSet
)
xt "158400,34500,159000,35500"
st "O"
ju 2
blo "159000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166172,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,34000,160000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*785 (Text
uid 166174,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,34000,158900,35000"
st "unisim"
blo "156300,34800"
tm "BdLibraryNameMgr"
)
*786 (Text
uid 166175,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,35000,159700,36000"
st "PULLUP"
blo "156300,35800"
tm "CptNameMgr"
)
*787 (Text
uid 166176,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,36000,160300,37000"
st "Upullup11"
blo "156300,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166178,0
text (MLText
uid 166179,0
va (VaSet
font "clean,8,0"
)
xt "156000,34000,156000,34000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*788 (SaComponent
uid 166184,0
optionalChildren [
*789 (CptPort
uid 166193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,33625,144000,34375"
)
tg (CPTG
uid 166195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166196,0
va (VaSet
)
xt "145000,33500,146900,34500"
st "sck_i"
blo "145000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*790 (CptPort
uid 166197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,34625,144000,35375"
)
tg (CPTG
uid 166199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166200,0
va (VaSet
)
xt "145000,34500,147200,35500"
st "sck_ti"
blo "145000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*791 (CptPort
uid 166201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,33625,154750,34375"
)
tg (CPTG
uid 166203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166204,0
va (VaSet
)
xt "150100,33500,153000,34500"
st "sck_pin"
ju 2
blo "153000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*792 (CptPort
uid 166205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,36625,144000,37375"
)
tg (CPTG
uid 166207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166208,0
va (VaSet
)
xt "145000,36500,147000,37500"
st "sda_i"
blo "145000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*793 (CptPort
uid 166209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166210,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,37625,144000,38375"
)
tg (CPTG
uid 166211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166212,0
va (VaSet
)
xt "145000,37500,147300,38500"
st "sda_o"
blo "145000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*794 (CptPort
uid 166213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,38625,144000,39375"
)
tg (CPTG
uid 166215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166216,0
va (VaSet
)
xt "145000,38500,147300,39500"
st "sda_ti"
blo "145000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*795 (CptPort
uid 166217,0
ps "OnEdgeStrategy"
shape (Diamond
uid 166218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,36625,154750,37375"
)
tg (CPTG
uid 166219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166220,0
va (VaSet
)
xt "150000,36500,153000,37500"
st "sda_pin"
ju 2
blo "153000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 166185,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,33000,154000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*796 (Text
uid 166187,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,37000,149300,38000"
st "utils"
blo "147600,37800"
tm "BdLibraryNameMgr"
)
*797 (Text
uid 166188,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,38000,152400,39000"
st "twowire_tri"
blo "147600,38800"
tm "CptNameMgr"
)
*798 (Text
uid 166189,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,39000,153000,40000"
st "Utwowiretri4"
blo "147600,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166191,0
text (MLText
uid 166192,0
va (VaSet
font "clean,8,0"
)
xt "149000,33000,149000,33000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*799 (PortIoInOut
uid 166221,0
shape (CompositeShape
uid 166222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 166223,0
sl 0
xt "174500,36625,176000,37375"
)
(Line
uid 166224,0
sl 0
xt "174000,37000,174500,37000"
pts [
"174000,37000"
"174500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166225,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166226,0
va (VaSet
isHidden 1
)
xt "177000,36500,183100,37500"
st "ibewire_sda_io"
blo "177000,37300"
tm "WireNameMgr"
)
)
)
*800 (SaComponent
uid 166227,0
optionalChildren [
*801 (CptPort
uid 166236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,37625,160750,38375"
)
tg (CPTG
uid 166238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166239,0
va (VaSet
)
xt "158400,37500,159000,38500"
st "O"
ju 2
blo "159000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166228,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,37000,160000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166229,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*802 (Text
uid 166230,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,37000,158900,38000"
st "unisim"
blo "156300,37800"
tm "BdLibraryNameMgr"
)
*803 (Text
uid 166231,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,38000,159700,39000"
st "PULLUP"
blo "156300,38800"
tm "CptNameMgr"
)
*804 (Text
uid 166232,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,39000,160300,40000"
st "Upullup10"
blo "156300,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166233,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166234,0
text (MLText
uid 166235,0
va (VaSet
font "clean,8,0"
)
xt "156000,37000,156000,37000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*805 (Frame
uid 166384,0
shape (RectFrame
uid 166385,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "132000,1000,164000,10000"
)
title (TextAssociate
uid 166386,0
ps "TopLeftStrategy"
text (MLText
uid 166387,0
va (VaSet
font "helvetica,10,0"
)
xt "132050,-600,147950,600"
st "g3: FOR t IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 166388,0
ps "TopLeftStrategy"
shape (Rectangle
uid 166389,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "132500,1200,133500,2800"
)
num (Text
uid 166390,0
va (VaSet
font "helvetica,10,0"
)
xt "132700,1400,133300,2600"
st "4"
blo "132700,2400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 166391,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*806 (Text
uid 166392,0
va (VaSet
font "helvetica,10,1"
)
xt "155000,10000,165200,11200"
st "Frame Declarations"
blo "155000,11000"
)
*807 (MLText
uid 166393,0
va (VaSet
font "helvetica,10,0"
)
xt "155000,11200,155000,11200"
tm "BdFrameDeclTextMgr"
)
]
)
)
*808 (Frame
uid 166404,0
shape (RectFrame
uid 166405,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "132000,22000,164000,31000"
)
title (TextAssociate
uid 166406,0
ps "TopLeftStrategy"
text (MLText
uid 166407,0
va (VaSet
font "helvetica,10,0"
)
xt "131950,20400,148050,21600"
st "g6: FOR b IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 166408,0
ps "TopLeftStrategy"
shape (Rectangle
uid 166409,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "132500,22200,133500,23800"
)
num (Text
uid 166410,0
va (VaSet
font "helvetica,10,0"
)
xt "132700,22400,133300,23600"
st "5"
blo "132700,23400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 166411,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*809 (Text
uid 166412,0
va (VaSet
font "helvetica,10,1"
)
xt "155000,31000,165200,32200"
st "Frame Declarations"
blo "155000,32000"
)
*810 (MLText
uid 166413,0
va (VaSet
font "helvetica,10,0"
)
xt "155000,32200,155000,32200"
tm "BdFrameDeclTextMgr"
)
]
)
)
*811 (SaComponent
uid 166822,0
optionalChildren [
*812 (CptPort
uid 166831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,42625,144000,43375"
)
tg (CPTG
uid 166833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166834,0
va (VaSet
)
xt "145000,42500,146900,43500"
st "sck_i"
blo "145000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*813 (CptPort
uid 166835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,43625,144000,44375"
)
tg (CPTG
uid 166837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166838,0
va (VaSet
)
xt "145000,43500,147200,44500"
st "sck_ti"
blo "145000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*814 (CptPort
uid 166839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,42625,154750,43375"
)
tg (CPTG
uid 166841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166842,0
va (VaSet
)
xt "150100,42500,153000,43500"
st "sck_pin"
ju 2
blo "153000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*815 (CptPort
uid 166843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,45625,144000,46375"
)
tg (CPTG
uid 166845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166846,0
va (VaSet
)
xt "145000,45500,147000,46500"
st "sda_i"
blo "145000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*816 (CptPort
uid 166847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,46625,144000,47375"
)
tg (CPTG
uid 166849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166850,0
va (VaSet
)
xt "145000,46500,147300,47500"
st "sda_o"
blo "145000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*817 (CptPort
uid 166851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,47625,144000,48375"
)
tg (CPTG
uid 166853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166854,0
va (VaSet
)
xt "145000,47500,147300,48500"
st "sda_ti"
blo "145000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*818 (CptPort
uid 166855,0
ps "OnEdgeStrategy"
shape (Diamond
uid 166856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,45625,154750,46375"
)
tg (CPTG
uid 166857,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166858,0
va (VaSet
)
xt "150000,45500,153000,46500"
st "sda_pin"
ju 2
blo "153000,46300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 166823,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,42000,154000,49000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166824,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*819 (Text
uid 166825,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,46000,149300,47000"
st "utils"
blo "147600,46800"
tm "BdLibraryNameMgr"
)
*820 (Text
uid 166826,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,47000,152400,48000"
st "twowire_tri"
blo "147600,47800"
tm "CptNameMgr"
)
*821 (Text
uid 166827,0
va (VaSet
font "helvetica,8,1"
)
xt "147600,48000,153000,49000"
st "Utwowiretri5"
blo "147600,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166828,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166829,0
text (MLText
uid 166830,0
va (VaSet
font "clean,8,0"
)
xt "149000,42000,149000,42000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*822 (SaComponent
uid 166859,0
optionalChildren [
*823 (CptPort
uid 166868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,43625,160750,44375"
)
tg (CPTG
uid 166870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166871,0
va (VaSet
)
xt "158400,43500,159000,44500"
st "O"
ju 2
blo "159000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166860,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,43000,160000,45000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166861,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*824 (Text
uid 166862,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,43000,158900,44000"
st "unisim"
blo "156300,43800"
tm "BdLibraryNameMgr"
)
*825 (Text
uid 166863,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,44000,159700,45000"
st "PULLUP"
blo "156300,44800"
tm "CptNameMgr"
)
*826 (Text
uid 166864,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,45000,160300,46000"
st "Upullup12"
blo "156300,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166865,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166866,0
text (MLText
uid 166867,0
va (VaSet
font "clean,8,0"
)
xt "156000,43000,156000,43000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*827 (SaComponent
uid 166872,0
optionalChildren [
*828 (CptPort
uid 166881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160000,46625,160750,47375"
)
tg (CPTG
uid 166883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166884,0
va (VaSet
)
xt "158400,46500,159000,47500"
st "O"
ju 2
blo "159000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 166873,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,46000,160000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 166874,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*829 (Text
uid 166875,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,46000,158900,47000"
st "unisim"
blo "156300,46800"
tm "BdLibraryNameMgr"
)
*830 (Text
uid 166876,0
va (VaSet
font "helvetica,8,1"
)
xt "156300,47000,159700,48000"
st "PULLUP"
blo "156300,47800"
tm "CptNameMgr"
)
*831 (Text
uid 166877,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "156300,48000,160300,49000"
st "Upullup13"
blo "156300,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 166878,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166879,0
text (MLText
uid 166880,0
va (VaSet
font "clean,8,0"
)
xt "156000,46000,156000,46000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*832 (Net
uid 166961,0
decl (Decl
n "ibewire_scl_o"
t "std_logic"
o 136
suid 1872,0
)
declText (MLText
uid 166962,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,13400,1200"
st "ibewire_scl_o      : std_logic"
)
)
*833 (Net
uid 166963,0
decl (Decl
n "ibewire_sda_io"
t "std_logic"
o 134
suid 1873,0
)
declText (MLText
uid 166964,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,13700,1200"
st "ibewire_sda_io     : std_logic"
)
)
*834 (Net
uid 166965,0
decl (Decl
n "ibewire_sdat_io"
t "std_logic"
o 137
suid 1874,0
)
declText (MLText
uid 166966,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,13800,1200"
st "ibewire_sdat_io    : std_logic"
)
)
*835 (Net
uid 166967,0
decl (Decl
n "ibewire_sclt_o"
t "std_logic"
o 135
suid 1875,0
)
declText (MLText
uid 166968,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,13500,1200"
st "ibewire_sclt_o     : std_logic"
)
)
*836 (Net
uid 167550,0
decl (Decl
n "dbg_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 206
suid 1879,0
)
declText (MLText
uid 167551,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,26100,1200"
st "signal dbg_count          : std_logic_vector(7 downto 0)"
)
)
*837 (MWC
uid 167560,0
optionalChildren [
*838 (CptPort
uid 167569,0
optionalChildren [
*839 (Line
uid 167574,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "77000,-6000,78000,-6000"
pts [
"77000,-6000"
"78000,-6000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 167570,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "76250,-6375,77000,-5625"
)
tg (CPTG
uid 167571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167572,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,-6500,75500,-5600"
st "din"
blo "74000,-5800"
)
s (Text
uid 167573,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "74000,-5600,74000,-5600"
blo "74000,-5600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 140
)
)
)
*840 (CptPort
uid 167575,0
optionalChildren [
*841 (Line
uid 167580,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,-6000,82000,-6000"
pts [
"82000,-6000"
"81000,-6000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 167576,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "82000,-6375,82750,-5625"
)
tg (CPTG
uid 167577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167578,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "83000,-6500,85000,-5600"
st "dout"
ju 2
blo "85000,-5800"
)
s (Text
uid 167579,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "85000,-5600,85000,-5600"
ju 2
blo "85000,-5600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 43
)
)
)
*842 (Grouping
uid 167581,0
optionalChildren [
*843 (CommentGraphic
uid 167583,0
shape (CustomPolygon
pts [
"78000,-8000"
"81000,-6000"
"78000,-4000"
"78000,-8000"
]
uid 167584,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,-8000,81000,-4000"
)
oxt "7000,6000,10000,10000"
)
*844 (CommentText
uid 167585,0
shape (Rectangle
uid 167586,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "78000,-7000,80250,-5000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 167587,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "78125,-6450,80125,-5550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 167582,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "78000,-8000,81000,-4000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 167561,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "77000,-8000,82000,-4000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 167562,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*845 (Text
uid 167563,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-5800,84650,-4800"
st "moduleware"
blo "79350,-5000"
)
*846 (Text
uid 167564,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-4900,80950,-3900"
st "buff"
blo "79350,-4100"
)
*847 (Text
uid 167565,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-4800,80950,-3800"
st "U_2"
blo "79350,-4000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167566,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167567,0
text (MLText
uid 167568,0
va (VaSet
font "clean,8,0"
)
xt "74000,-26700,74000,-26700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*848 (MWC
uid 167588,0
optionalChildren [
*849 (CptPort
uid 167597,0
optionalChildren [
*850 (Line
uid 167602,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "77000,-5000,78000,-5000"
pts [
"77000,-5000"
"78000,-5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 167598,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "76250,-5375,77000,-4625"
)
tg (CPTG
uid 167599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167600,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,-5500,75500,-4600"
st "din"
blo "74000,-4800"
)
s (Text
uid 167601,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "74000,-4600,74000,-4600"
blo "74000,-4600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 140
)
)
)
*851 (CptPort
uid 167603,0
optionalChildren [
*852 (Line
uid 167608,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,-5000,82000,-5000"
pts [
"82000,-5000"
"81000,-5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 167604,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "82000,-5375,82750,-4625"
)
tg (CPTG
uid 167605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167606,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "83000,-5500,85000,-4600"
st "dout"
ju 2
blo "85000,-4800"
)
s (Text
uid 167607,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "85000,-4600,85000,-4600"
ju 2
blo "85000,-4600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 43
)
)
)
*853 (Grouping
uid 167609,0
optionalChildren [
*854 (CommentGraphic
uid 167611,0
shape (CustomPolygon
pts [
"78000,-7000"
"81000,-5000"
"78000,-3000"
"78000,-7000"
]
uid 167612,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,-7000,81000,-3000"
)
oxt "7000,6000,10000,10000"
)
*855 (CommentText
uid 167613,0
shape (Rectangle
uid 167614,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "78000,-6000,80250,-4000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 167615,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "78125,-5450,80125,-4550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 167610,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "78000,-7000,81000,-3000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 167589,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "77000,-7000,82000,-3000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 167590,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*856 (Text
uid 167591,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-4800,84650,-3800"
st "moduleware"
blo "79350,-4000"
)
*857 (Text
uid 167592,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-3900,80950,-2900"
st "buff"
blo "79350,-3100"
)
*858 (Text
uid 167593,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "79350,-3800,80950,-2800"
st "U_3"
blo "79350,-3000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167594,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167595,0
text (MLText
uid 167596,0
va (VaSet
font "clean,8,0"
)
xt "74000,-25700,74000,-25700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*859 (SaComponent
uid 167644,0
optionalChildren [
*860 (CptPort
uid 167653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,46625,85750,47375"
)
tg (CPTG
uid 167655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167656,0
va (VaSet
)
xt "83400,46500,84000,47500"
st "O"
ju 2
blo "84000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*861 (CptPort
uid 167657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,46625,77000,47375"
)
tg (CPTG
uid 167659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167660,0
va (VaSet
)
xt "78000,46500,78200,47500"
st "I"
blo "78000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*862 (CptPort
uid 167661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,47625,77000,48375"
)
tg (CPTG
uid 167663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167664,0
va (VaSet
)
xt "78000,47500,78800,48500"
st "IB"
blo "78000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 167645,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,46000,85000,49000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 167646,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*863 (Text
uid 167647,0
va (VaSet
font "helvetica,8,1"
)
xt "79150,46000,81750,47000"
st "unisim"
blo "79150,46800"
tm "BdLibraryNameMgr"
)
*864 (Text
uid 167648,0
va (VaSet
font "helvetica,8,1"
)
xt "79150,47000,82850,48000"
st "IBUFGDS"
blo "79150,47800"
tm "CptNameMgr"
)
*865 (Text
uid 167649,0
va (VaSet
font "helvetica,8,1"
)
xt "79150,48000,83250,49000"
st "Uibufgds2"
blo "79150,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167650,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167651,0
text (MLText
uid 167652,0
va (VaSet
font "clean,8,0"
)
xt "74000,42800,98000,46000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*866 (SaComponent
uid 167733,0
optionalChildren [
*867 (CptPort
uid 167742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-16375,75000,-15625"
)
tg (CPTG
uid 167744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167745,0
va (VaSet
)
xt "76000,-16500,77900,-15500"
st "sck_i"
blo "76000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*868 (CptPort
uid 167746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-15375,75000,-14625"
)
tg (CPTG
uid 167748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167749,0
va (VaSet
)
xt "76000,-15500,78200,-14500"
st "sck_ti"
blo "76000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*869 (CptPort
uid 167750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,-16375,85750,-15625"
)
tg (CPTG
uid 167752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167753,0
va (VaSet
)
xt "81100,-16500,84000,-15500"
st "sck_pin"
ju 2
blo "84000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*870 (CptPort
uid 167754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-13375,75000,-12625"
)
tg (CPTG
uid 167756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167757,0
va (VaSet
)
xt "76000,-13500,78000,-12500"
st "sda_i"
blo "76000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*871 (CptPort
uid 167758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167759,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-12375,75000,-11625"
)
tg (CPTG
uid 167760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167761,0
va (VaSet
)
xt "76000,-12500,78300,-11500"
st "sda_o"
blo "76000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*872 (CptPort
uid 167762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,-11375,75000,-10625"
)
tg (CPTG
uid 167764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 167765,0
va (VaSet
)
xt "76000,-11500,78300,-10500"
st "sda_ti"
blo "76000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*873 (CptPort
uid 167766,0
ps "OnEdgeStrategy"
shape (Diamond
uid 167767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,-12375,85750,-11625"
)
tg (CPTG
uid 167768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167769,0
va (VaSet
)
xt "81000,-12500,84000,-11500"
st "sda_pin"
ju 2
blo "84000,-11700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 167734,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,-17000,85000,-10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 167735,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*874 (Text
uid 167736,0
va (VaSet
font "helvetica,8,1"
)
xt "78600,-16000,80300,-15000"
st "utils"
blo "78600,-15200"
tm "BdLibraryNameMgr"
)
*875 (Text
uid 167737,0
va (VaSet
font "helvetica,8,1"
)
xt "78600,-15000,83400,-14000"
st "twowire_tri"
blo "78600,-14200"
tm "CptNameMgr"
)
*876 (Text
uid 167738,0
va (VaSet
font "helvetica,8,1"
)
xt "78600,-14000,84000,-13000"
st "Utwowiretri6"
blo "78600,-13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167739,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167740,0
text (MLText
uid 167741,0
va (VaSet
font "clean,8,0"
)
xt "80000,-17000,80000,-17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*877 (SaComponent
uid 167770,0
optionalChildren [
*878 (CptPort
uid 167779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,-15375,91750,-14625"
)
tg (CPTG
uid 167781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167782,0
va (VaSet
)
xt "89400,-15500,90000,-14500"
st "O"
ju 2
blo "90000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 167771,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,-16000,91000,-14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 167772,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*879 (Text
uid 167773,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "87300,-16000,89900,-15000"
st "unisim"
blo "87300,-15200"
tm "BdLibraryNameMgr"
)
*880 (Text
uid 167774,0
va (VaSet
font "helvetica,8,1"
)
xt "87300,-15000,90700,-14000"
st "PULLUP"
blo "87300,-14200"
tm "CptNameMgr"
)
*881 (Text
uid 167775,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "87300,-14000,91300,-13000"
st "Upullup14"
blo "87300,-13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167776,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167777,0
text (MLText
uid 167778,0
va (VaSet
font "clean,8,0"
)
xt "87000,-16000,87000,-16000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*882 (SaComponent
uid 167783,0
optionalChildren [
*883 (CptPort
uid 167792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,-11375,91750,-10625"
)
tg (CPTG
uid 167794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167795,0
va (VaSet
)
xt "89400,-11500,90000,-10500"
st "O"
ju 2
blo "90000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 167784,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,-12000,91000,-10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 167785,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*884 (Text
uid 167786,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "87300,-12000,89900,-11000"
st "unisim"
blo "87300,-11200"
tm "BdLibraryNameMgr"
)
*885 (Text
uid 167787,0
va (VaSet
font "helvetica,8,1"
)
xt "87300,-11000,90700,-10000"
st "PULLUP"
blo "87300,-10200"
tm "CptNameMgr"
)
*886 (Text
uid 167788,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "87300,-10000,91300,-9000"
st "Upullup15"
blo "87300,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167789,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 167790,0
text (MLText
uid 167791,0
va (VaSet
font "clean,8,0"
)
xt "87000,-12000,87000,-12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*887 (Net
uid 167860,0
decl (Decl
n "clk_p2_pll"
t "std_logic"
o 189
suid 1883,0
)
declText (MLText
uid 167861,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15600,1200"
st "signal clk_p2_pll         : std_logic"
)
)
*888 (SaComponent
uid 168467,0
optionalChildren [
*889 (CptPort
uid 168476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-90375,138000,-89625"
)
tg (CPTG
uid 168478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168479,0
va (VaSet
)
xt "139000,-90500,140000,-89500"
st "clk"
blo "139000,-89700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*890 (CptPort
uid 168480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-89375,138000,-88625"
)
tg (CPTG
uid 168482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168483,0
va (VaSet
)
xt "139000,-89500,140000,-88500"
st "rst"
blo "139000,-88700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*891 (CptPort
uid 168484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-87375,158750,-86625"
)
tg (CPTG
uid 168486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168487,0
va (VaSet
)
xt "154100,-87500,157000,-86500"
st "bco_po"
ju 2
blo "157000,-86700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 12
)
)
)
*892 (CptPort
uid 168488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-86375,158750,-85625"
)
tg (CPTG
uid 168490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168491,0
va (VaSet
)
xt "154100,-86500,157000,-85500"
st "bco_no"
ju 2
blo "157000,-85700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 11
)
)
)
*893 (CptPort
uid 168492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-88375,138000,-87625"
)
tg (CPTG
uid 168494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168495,0
va (VaSet
)
xt "139000,-88500,143600,-87500"
st "strobe40_i"
blo "139000,-87700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
)
)
)
*894 (CptPort
uid 168496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-80375,158750,-79625"
)
tg (CPTG
uid 168498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168499,0
va (VaSet
)
xt "154000,-80500,157000,-79500"
st "l1r3_po"
ju 2
blo "157000,-79700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 19
)
)
)
*895 (CptPort
uid 168500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-79375,158750,-78625"
)
tg (CPTG
uid 168502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168503,0
va (VaSet
)
xt "154000,-79500,157000,-78500"
st "l1r3_no"
ju 2
blo "157000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 18
)
)
)
*896 (CptPort
uid 168504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-76375,158750,-75625"
)
tg (CPTG
uid 168506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168507,0
va (VaSet
)
xt "153500,-76500,157000,-75500"
st "spare_po"
ju 2
blo "157000,-75700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 23
)
)
)
*897 (CptPort
uid 168508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-75375,158750,-74625"
)
tg (CPTG
uid 168510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168511,0
va (VaSet
)
xt "153500,-75500,157000,-74500"
st "spare_no"
ju 2
blo "157000,-74700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 22
)
)
)
*898 (CptPort
uid 168512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-83375,138000,-82625"
)
tg (CPTG
uid 168514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168515,0
va (VaSet
)
xt "139000,-83500,145900,-82500"
st "rawsigs_i : (15:0)"
blo "139000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
)
)
)
*899 (CptPort
uid 168516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-80375,138000,-79625"
)
tg (CPTG
uid 168518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168519,0
va (VaSet
)
xt "139000,-80500,141200,-79500"
st "l1r3_i"
blo "139000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
)
)
)
*900 (CptPort
uid 168520,0
ps "OnEdgeStrategy"
shape (Diamond
uid 168521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-72375,158750,-71625"
)
tg (CPTG
uid 168522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168523,0
va (VaSet
)
xt "150700,-72500,157000,-71500"
st "dat_pio : (23:0)"
ju 2
blo "157000,-71700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_pio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 25
)
)
)
*901 (CptPort
uid 168524,0
ps "OnEdgeStrategy"
shape (Diamond
uid 168525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-71375,158750,-70625"
)
tg (CPTG
uid 168526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168527,0
va (VaSet
)
xt "150700,-71500,157000,-70500"
st "dat_nio : (23:0)"
ju 2
blo "157000,-70700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_nio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 24
)
)
)
*902 (CptPort
uid 168528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-79375,138000,-78625"
)
tg (CPTG
uid 168530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168531,0
va (VaSet
)
xt "139000,-79500,141700,-78500"
st "noise_i"
blo "139000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
)
)
)
*903 (CptPort
uid 168532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-74375,158750,-73625"
)
tg (CPTG
uid 168534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168535,0
va (VaSet
)
xt "151500,-74500,157000,-73500"
st "dbg_spare_o"
ju 2
blo "157000,-73700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
)
)
)
*904 (CptPort
uid 168536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-78375,158750,-77625"
)
tg (CPTG
uid 168538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168539,0
va (VaSet
)
xt "152000,-78500,157000,-77500"
st "dbg_l1r3_o"
ju 2
blo "157000,-77700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
)
)
)
*905 (CptPort
uid 168540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-73375,138000,-72625"
)
tg (CPTG
uid 168542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168543,0
va (VaSet
)
xt "139000,-73500,146300,-72500"
st "rx_strm_o : (47:0)"
blo "139000,-72700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 21
)
)
)
*906 (CptPort
uid 168544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-75375,138000,-74625"
)
tg (CPTG
uid 168546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168547,0
va (VaSet
)
xt "139000,-75500,143700,-74500"
st "idelay_ctl_i"
blo "139000,-74700"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*907 (CptPort
uid 168548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-85375,138000,-84625"
)
tg (CPTG
uid 168550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168551,0
va (VaSet
)
xt "139000,-85500,140200,-84500"
st "reg"
blo "139000,-84700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
)
)
)
*908 (CptPort
uid 168552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-81375,138000,-80625"
)
tg (CPTG
uid 168554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168555,0
va (VaSet
)
xt "139000,-81500,141900,-80500"
st "coml0_i"
blo "139000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
)
)
)
*909 (CptPort
uid 168556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-83375,158750,-82625"
)
tg (CPTG
uid 168558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168559,0
va (VaSet
)
xt "153300,-83500,157000,-82500"
st "coml0_no"
ju 2
blo "157000,-82700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 13
)
)
)
*910 (CptPort
uid 168560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-84375,158750,-83625"
)
tg (CPTG
uid 168562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168563,0
va (VaSet
)
xt "153300,-84500,157000,-83500"
st "coml0_po"
ju 2
blo "157000,-83700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 14
)
)
)
*911 (CptPort
uid 168564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158000,-82375,158750,-81625"
)
tg (CPTG
uid 168566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168567,0
va (VaSet
)
xt "151300,-82500,157000,-81500"
st "dbg_coml0_o"
ju 2
blo "157000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
)
)
)
*912 (CptPort
uid 168568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-70375,138000,-69625"
)
tg (CPTG
uid 168570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168571,0
va (VaSet
)
xt "139000,-70500,147800,-69500"
st "rx_link_idly_o : (23:0)"
blo "139000,-69700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 20
)
)
)
*913 (CptPort
uid 168572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,-77375,138000,-76625"
)
tg (CPTG
uid 168574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168575,0
va (VaSet
)
xt "139000,-77500,142500,-76500"
st "rst_drv_i"
blo "139000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 168468,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,-91000,158000,-69000"
)
oxt "15000,-28000,31000,-1000"
ttg (MlTextGroup
uid 168469,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*914 (Text
uid 168470,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-90000,146550,-89000"
st "hsio"
blo "144850,-89200"
tm "BdLibraryNameMgr"
)
*915 (Text
uid 168471,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-89000,151050,-88000"
st "dio_ibeos_drv"
blo "144850,-88200"
tm "CptNameMgr"
)
*916 (Text
uid 168472,0
va (VaSet
font "helvetica,8,1"
)
xt "144850,-88000,148450,-87000"
st "Udiostbd"
blo "144850,-87200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 168473,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 168474,0
text (MLText
uid 168475,0
va (VaSet
font "clean,8,0"
)
xt "140000,-91800,157000,-91000"
st "LINK_ID_MIN = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*917 (Net
uid 169758,0
decl (Decl
n "clocky_leds"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 207
suid 1885,0
)
declText (MLText
uid 169759,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25700,1200"
st "signal clocky_leds        : std_logic_vector(7 downto 0)"
)
)
*918 (CommentText
uid 169762,0
shape (Rectangle
uid 169763,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "69000,-8000,74000,-2000"
)
oxt "0,0,15000,5000"
text (MLText
uid 169764,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "69200,-7800,73200,-3000"
st "
FS7140:
 ADDR0
 ADDR1
 REF
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 4600
)
)
*919 (HdlText
uid 169805,0
optionalChildren [
*920 (EmbeddedText
uid 169810,0
commentText (CommentText
uid 169811,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 169812,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "71000,2000,94000,12000"
)
oxt "0,0,18000,5000"
text (MLText
uid 169813,0
va (VaSet
font "clean,8,0"
)
xt "71200,2200,87700,9400"
st "
-- eb1 1
idc_p2_io(16) <= clocky_leds(1);
idc_p2_io(17) <= clocky_leds(0);
idc_p2_io(18) <= clocky_leds(3);
idc_p2_io(19) <= clocky_leds(2);
idc_p2_io(20) <= clocky_leds(5);
idc_p2_io(21) <= clocky_leds(4);
idc_p2_io(22) <= clocky_leds(7);
idc_p2_io(23) <= clocky_leds(6);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 23000
)
)
)
]
shape (Rectangle
uid 169806,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,-1000,86000,4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 169807,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*921 (Text
uid 169808,0
va (VaSet
)
xt "73300,-1000,74700,0"
st "eb1"
blo "73300,-200"
tm "HdlTextNameMgr"
)
*922 (Text
uid 169809,0
va (VaSet
)
xt "73300,0,73800,1000"
st "1"
blo "73300,800"
tm "HdlTextNumberMgr"
)
]
)
)
*923 (CommentText
uid 169817,0
shape (Rectangle
uid 169818,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "97000,-7000,113000,-3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 169819,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "97200,-6800,112300,-4400"
st "
Pin swaps due to IDC conn on bottom - aka backwards

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 16000
)
)
*924 (Net
uid 169848,0
decl (Decl
n "lemo_clk"
t "std_logic"
o 208
suid 1888,0
)
declText (MLText
uid 169849,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15500,1200"
st "signal lemo_clk           : std_logic"
)
)
*925 (Net
uid 169876,0
decl (Decl
n "stat_clks_top"
t "std_logic_vector"
b "(7 downto 0)"
o 209
suid 1891,0
)
declText (MLText
uid 169877,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,26200,1200"
st "signal stat_clks_top      : std_logic_vector(7 downto 0)"
)
)
*926 (Net
uid 169943,0
decl (Decl
n "tog_pll"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 210
suid 1895,0
)
declText (MLText
uid 169944,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,30900,1200"
st "signal tog_pll            : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*927 (SaComponent
uid 177438,0
optionalChildren [
*928 (CptPort
uid 177447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-5375,50000,-4625"
)
tg (CPTG
uid 177449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177450,0
va (VaSet
)
xt "51000,-5500,51600,-4500"
st "C"
blo "51000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*929 (CptPort
uid 177451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,-4375,58750,-3625"
)
tg (CPTG
uid 177453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 177454,0
va (VaSet
)
xt "56400,-4500,57000,-3500"
st "Q"
ju 2
blo "57000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*930 (CptPort
uid 177455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-3375,50000,-2625"
)
tg (CPTG
uid 177457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177458,0
va (VaSet
)
xt "51000,-3500,52100,-2500"
st "D1"
blo "51000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*931 (CptPort
uid 177459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-2375,50000,-1625"
)
tg (CPTG
uid 177461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177462,0
va (VaSet
)
xt "51000,-2500,52100,-1500"
st "D2"
blo "51000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*932 (CptPort
uid 177463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-4375,50000,-3625"
)
tg (CPTG
uid 177465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177466,0
va (VaSet
)
xt "51000,-4500,52200,-3500"
st "CE"
blo "51000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*933 (CptPort
uid 177467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-375,50000,375"
)
tg (CPTG
uid 177469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177470,0
va (VaSet
)
xt "51000,-500,51600,500"
st "S"
blo "51000,300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*934 (CptPort
uid 177471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-1375,50000,-625"
)
tg (CPTG
uid 177473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177474,0
va (VaSet
)
xt "51000,-1500,51600,-500"
st "R"
blo "51000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 177439,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,-6000,58000,1000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 177440,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*935 (Text
uid 177441,0
va (VaSet
font "helvetica,8,1"
)
xt "53700,-6000,56300,-5000"
st "unisim"
blo "53700,-5200"
tm "BdLibraryNameMgr"
)
*936 (Text
uid 177442,0
va (VaSet
font "helvetica,8,1"
)
xt "53700,-5000,56100,-4000"
st "ODDR"
blo "53700,-4200"
tm "CptNameMgr"
)
*937 (Text
uid 177443,0
va (VaSet
font "helvetica,8,1"
)
xt "53700,-4000,57500,-3000"
st "Uoddrbco"
blo "53700,-3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177444,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 177445,0
text (MLText
uid 177446,0
va (VaSet
font "clean,8,0"
)
xt "49000,-8400,70500,-6000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*938 (CommentText
uid 177475,0
shape (Rectangle
uid 177476,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "40000,-11000,47100,-7000"
)
oxt "0,0,15000,5000"
text (MLText
uid 177477,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "40200,-10800,46700,-7200"
st "
Regen clock at pin for
better timing
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 7100
)
)
*939 (Net
uid 177520,0
decl (Decl
n "strobe40_n"
t "std_logic"
o 211
suid 1909,0
)
declText (MLText
uid 177521,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,16400,1200"
st "signal strobe40_n         : std_logic"
)
)
*940 (MWC
uid 177534,0
optionalChildren [
*941 (CptPort
uid 177543,0
optionalChildren [
*942 (Line
uid 177548,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "37000,-2000,38000,-2000"
pts [
"37000,-2000"
"38000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 177544,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "36250,-2375,37000,-1625"
)
tg (CPTG
uid 177545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177546,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "34000,-2500,35500,-1600"
st "din"
blo "34000,-1800"
)
s (Text
uid 177547,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "34000,-1600,34000,-1600"
blo "34000,-1600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 182
)
)
)
*943 (CptPort
uid 177549,0
optionalChildren [
*944 (Line
uid 177554,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "41750,-2000,42000,-2000"
pts [
"42000,-2000"
"41750,-2000"
]
)
*945 (Circle
uid 177555,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "41000,-2375,41750,-1625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 177550,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "42000,-2375,42750,-1625"
)
tg (CPTG
uid 177551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 177552,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "43750,-2500,45750,-1600"
st "dout"
ju 2
blo "45750,-1800"
)
s (Text
uid 177553,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "45750,-1600,45750,-1600"
ju 2
blo "45750,-1600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 211
)
)
)
*946 (CommentGraphic
uid 177556,0
shape (CustomPolygon
pts [
"38000,-4000"
"41000,-2000"
"38000,0"
"38000,-4000"
]
uid 177557,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "38000,-4000,41000,0"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 177535,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "37000,-4000,42000,0"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 177536,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*947 (Text
uid 177537,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "39350,-1800,44650,-800"
st "moduleware"
blo "39350,-1000"
)
*948 (Text
uid 177538,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "39350,-900,40550,100"
st "inv"
blo "39350,-100"
)
*949 (Text
uid 177539,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "39350,-800,40950,200"
st "U_4"
blo "39350,0"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177540,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 177541,0
text (MLText
uid 177542,0
va (VaSet
font "clean,8,0"
)
xt "34000,-22700,34000,-22700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*950 (Net
uid 178806,0
decl (Decl
n "rst156"
t "std_logic"
o 162
suid 1915,0
)
declText (MLText
uid 178807,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15300,1200"
st "signal rst156             : std_logic"
)
)
*951 (SaComponent
uid 180210,0
optionalChildren [
*952 (CptPort
uid 180220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,26625,84750,27375"
)
tg (CPTG
uid 180222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180223,0
va (VaSet
)
xt "82400,26500,83000,27500"
st "O"
ju 2
blo "83000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*953 (CptPort
uid 180224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,26625,76000,27375"
)
tg (CPTG
uid 180226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180227,0
va (VaSet
)
xt "77000,26500,77200,27500"
st "I"
blo "77000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*954 (CptPort
uid 180228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,27625,76000,28375"
)
tg (CPTG
uid 180230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180231,0
va (VaSet
)
xt "77000,27500,77800,28500"
st "IB"
blo "77000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 180211,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,26000,84000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 180212,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*955 (Text
uid 180213,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,26000,81050,27000"
st "unisim"
blo "78450,26800"
tm "BdLibraryNameMgr"
)
*956 (Text
uid 180214,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,27000,81550,28000"
st "IBUFDS"
blo "78450,27800"
tm "CptNameMgr"
)
*957 (Text
uid 180215,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,28000,81250,29000"
st "Uibds0"
blo "78450,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180216,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180217,0
text (MLText
uid 180218,0
va (VaSet
isHidden 1
)
xt "76000,19000,94600,26000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
viewicon (ZoomableIcon
uid 180219,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,27250,77750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*958 (SaComponent
uid 180232,0
optionalChildren [
*959 (CptPort
uid 180242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,30625,84750,31375"
)
tg (CPTG
uid 180244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180245,0
va (VaSet
)
xt "82400,30500,83000,31500"
st "O"
ju 2
blo "83000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*960 (CptPort
uid 180246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,30625,76000,31375"
)
tg (CPTG
uid 180248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180249,0
va (VaSet
)
xt "77000,30500,77200,31500"
st "I"
blo "77000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*961 (CptPort
uid 180250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,31625,76000,32375"
)
tg (CPTG
uid 180252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180253,0
va (VaSet
)
xt "77000,31500,77800,32500"
st "IB"
blo "77000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 180233,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,30000,84000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 180234,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*962 (Text
uid 180235,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,30000,81050,31000"
st "unisim"
blo "78450,30800"
tm "BdLibraryNameMgr"
)
*963 (Text
uid 180236,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,31000,81550,32000"
st "IBUFDS"
blo "78450,31800"
tm "CptNameMgr"
)
*964 (Text
uid 180237,0
va (VaSet
font "helvetica,8,1"
)
xt "78450,32000,81250,33000"
st "Uibds1"
blo "78450,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180238,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180239,0
text (MLText
uid 180240,0
va (VaSet
isHidden 1
)
xt "76000,23000,94600,30000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
viewicon (ZoomableIcon
uid 180241,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,31250,77750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*965 (SaComponent
uid 180254,0
optionalChildren [
*966 (CptPort
uid 180264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,17625,93750,18375"
)
tg (CPTG
uid 180266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180267,0
va (VaSet
)
xt "91400,17500,92000,18500"
st "O"
ju 2
blo "92000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*967 (CptPort
uid 180268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,18625,93750,19375"
)
tg (CPTG
uid 180270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180271,0
va (VaSet
)
xt "90800,18500,92000,19500"
st "OB"
ju 2
blo "92000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*968 (CptPort
uid 180272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,17625,85000,18375"
)
tg (CPTG
uid 180274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180275,0
va (VaSet
)
xt "86000,17500,86200,18500"
st "I"
blo "86000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 180255,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,17000,93000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 180256,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*969 (Text
uid 180257,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,17000,89850,18000"
st "unisim"
blo "87250,17800"
tm "BdLibraryNameMgr"
)
*970 (Text
uid 180258,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,18000,90750,19000"
st "OBUFDS"
blo "87250,18800"
tm "CptNameMgr"
)
*971 (Text
uid 180259,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,19000,90350,20000"
st "Uobds0"
blo "87250,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180260,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180261,0
text (MLText
uid 180262,0
va (VaSet
isHidden 1
)
xt "85000,14000,102400,17000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  
SLEW        = \"SLOW\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
(GiElement
name "SLEW"
type "string"
value "\"SLOW\""
)
]
)
viewicon (ZoomableIcon
uid 180263,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,18250,86750,19750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*972 (SaComponent
uid 180276,0
optionalChildren [
*973 (CptPort
uid 180286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,21625,93750,22375"
)
tg (CPTG
uid 180288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180289,0
va (VaSet
)
xt "91400,21500,92000,22500"
st "O"
ju 2
blo "92000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*974 (CptPort
uid 180290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,22625,93750,23375"
)
tg (CPTG
uid 180292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180293,0
va (VaSet
)
xt "90800,22500,92000,23500"
st "OB"
ju 2
blo "92000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*975 (CptPort
uid 180294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,21625,85000,22375"
)
tg (CPTG
uid 180296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180297,0
va (VaSet
)
xt "86000,21500,86200,22500"
st "I"
blo "86000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 180277,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,21000,93000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 180278,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*976 (Text
uid 180279,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,21000,89850,22000"
st "unisim"
blo "87250,21800"
tm "BdLibraryNameMgr"
)
*977 (Text
uid 180280,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,22000,90750,23000"
st "OBUFDS"
blo "87250,22800"
tm "CptNameMgr"
)
*978 (Text
uid 180281,0
va (VaSet
font "helvetica,8,1"
)
xt "87250,23000,90350,24000"
st "Uobds1"
blo "87250,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180282,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180283,0
text (MLText
uid 180284,0
va (VaSet
isHidden 1
)
xt "85000,18000,102400,21000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  
SLEW        = \"SLOW\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
(GiElement
name "SLEW"
type "string"
value "\"SLOW\""
)
]
)
viewicon (ZoomableIcon
uid 180285,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,22250,86750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*979 (Net
uid 181047,0
decl (Decl
n "tlu_tclk"
t "std_logic"
o 212
suid 1924,0
)
declText (MLText
uid 181048,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,14900,1200"
st "signal tlu_tclk           : std_logic"
)
)
*980 (Net
uid 181049,0
decl (Decl
n "tlu_busy"
t "std_logic"
o 213
suid 1925,0
)
declText (MLText
uid 181050,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15400,1200"
st "signal tlu_busy           : std_logic"
)
)
*981 (Net
uid 181051,0
decl (Decl
n "tlu_trig"
t "std_logic"
o 215
suid 1926,0
)
declText (MLText
uid 181052,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,14900,1200"
st "signal tlu_trig           : std_logic"
)
)
*982 (Net
uid 181053,0
decl (Decl
n "tlu_rst"
t "std_logic"
o 214
suid 1927,0
)
declText (MLText
uid 181054,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,14900,1200"
st "signal tlu_rst            : std_logic"
)
)
*983 (SaComponent
uid 182928,0
optionalChildren [
*984 (CptPort
uid 182937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,-120375,-8250,-119625"
)
tg (CPTG
uid 182939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 182940,0
va (VaSet
)
xt "-17600,-120600,-10000,-119600"
st "clks_main_ready_o"
ju 2
blo "-10000,-119800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_main_ready_o"
t "std_logic"
o 11
)
)
)
*985 (CptPort
uid 182941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-121375,-29000,-120625"
)
tg (CPTG
uid 182943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182944,0
va (VaSet
)
xt "-28000,-121600,-21100,-120600"
st "clks_top_ready_i"
blo "-28000,-120800"
)
)
thePort (LogicalPort
decl (Decl
n "clks_top_ready_i"
t "std_logic"
o 6
)
)
)
*986 (CptPort
uid 182945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-115375,-29000,-114625"
)
tg (CPTG
uid 182947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182948,0
va (VaSet
)
xt "-28000,-115500,-18500,-114500"
st "clk_bco_dutycycle_we_i"
blo "-28000,-114700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_bco_dutycycle_we_i"
t "std_logic"
o 4
)
)
)
*987 (CptPort
uid 182949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-119375,-29000,-118625"
)
tg (CPTG
uid 182951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182952,0
va (VaSet
)
xt "-28000,-119500,-27000,-118500"
st "clk"
blo "-28000,-118700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*988 (CptPort
uid 182953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-118375,-29000,-117625"
)
tg (CPTG
uid 182955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182956,0
va (VaSet
)
xt "-28000,-118500,-27000,-117500"
st "rst"
blo "-28000,-117700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*989 (CptPort
uid 182957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-123375,-29000,-122625"
)
tg (CPTG
uid 182959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182960,0
va (VaSet
)
xt "-28000,-123500,-26000,-122500"
st "clk40"
blo "-28000,-122700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 3
)
)
)
*990 (CptPort
uid 182973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-117375,-29000,-116625"
)
tg (CPTG
uid 182975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182976,0
va (VaSet
)
xt "-28000,-117500,-26800,-116500"
st "reg"
blo "-28000,-116700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
)
)
)
*991 (CptPort
uid 182977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-114375,-29000,-113625"
)
tg (CPTG
uid 182979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182980,0
va (VaSet
)
xt "-28000,-114500,-19500,-113500"
st "clk_twin_phase_we_i"
blo "-28000,-113700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_twin_phase_we_i"
t "std_logic"
o 5
)
)
)
*992 (CptPort
uid 182985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,-125375,-8250,-124625"
)
tg (CPTG
uid 182987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 182988,0
va (VaSet
)
xt "-15300,-125500,-10000,-124500"
st "stat_o : (3:0)"
ju 2
blo "-10000,-124700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(3 downto 0)"
o 12
)
)
)
*993 (CptPort
uid 182989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-127375,-29000,-126625"
)
tg (CPTG
uid 182991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182992,0
va (VaSet
)
xt "-28000,-127500,-25500,-126500"
st "clk125"
blo "-28000,-126700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
)
)
)
*994 (CptPort
uid 182993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,-126375,-29000,-125625"
)
tg (CPTG
uid 182995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182996,0
va (VaSet
)
xt "-28000,-126500,-25500,-125500"
st "rst125"
blo "-28000,-125700"
)
)
thePort (LogicalPort
decl (Decl
n "rst125"
t "std_logic"
o 9
)
)
)
*995 (CptPort
uid 183005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,-113375,-8250,-112625"
)
tg (CPTG
uid 183007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183008,0
va (VaSet
)
xt "-13400,-113500,-10000,-112500"
st "clk160ps"
ju 2
blo "-10000,-112700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160ps"
t "std_logic"
o 10
)
)
)
]
shape (Rectangle
uid 182929,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-29000,-128000,-9000,-111000"
)
oxt "15000,11000,32000,30000"
ttg (MlTextGroup
uid 182930,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*996 (Text
uid 182931,0
va (VaSet
font "helvetica,8,1"
)
xt "-22150,-128000,-20450,-127000"
st "hsio"
blo "-22150,-127200"
tm "BdLibraryNameMgr"
)
*997 (Text
uid 182932,0
va (VaSet
font "helvetica,8,1"
)
xt "-22150,-127000,-16750,-126000"
st "clocks_main"
blo "-22150,-126200"
tm "CptNameMgr"
)
*998 (Text
uid 182933,0
va (VaSet
font "helvetica,8,1"
)
xt "-22150,-126000,-16650,-125000"
st "Uclocksmain"
blo "-22150,-125200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 182934,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 182935,0
text (MLText
uid 182936,0
va (VaSet
font "clean,8,0"
)
xt "-27000,-128800,-8500,-128000"
st "SIM_MODE = SIM_MODE    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*999 (Net
uid 183075,0
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 216
suid 1928,0
)
declText (MLText
uid 183076,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "463000,-49000,489500,-47800"
st "signal db_wr              : std_logic_vector(31 DOWNTO 0)"
)
)
*1000 (Net
uid 183081,0
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 217
suid 1931,0
)
declText (MLText
uid 183082,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "126000,-25200,151700,-24000"
st "signal stat_clks_main     : std_logic_vector(3 downto 0)"
)
)
*1001 (Net
uid 183083,0
decl (Decl
n "clk160ps"
t "std_logic"
o 218
suid 1932,0
)
declText (MLText
uid 183084,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15600,1200"
st "signal clk160ps           : std_logic"
)
)
*1002 (Net
uid 183153,0
decl (Decl
n "clks_main_ready"
t "std_logic"
o 219
suid 1935,0
)
declText (MLText
uid 183154,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,17000,1200"
st "signal clks_main_ready    : std_logic"
)
)
*1003 (SaComponent
uid 184018,0
optionalChildren [
*1004 (CptPort
uid 183786,0
ps "OnEdgeStrategy"
shape (Diamond
uid 183787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-55375,55750,-54625"
)
tg (CPTG
uid 183788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183789,0
va (VaSet
)
xt "44700,-55600,51900,-54600"
st "idc_p3_io : (31:0)"
ju 2
blo "51900,-54800"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
suid 112,0
)
)
)
*1005 (CptPort
uid 183790,0
ps "OnEdgeStrategy"
shape (Diamond
uid 183791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-54375,55750,-53625"
)
tg (CPTG
uid 183792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183793,0
va (VaSet
)
xt "44700,-54600,51900,-53600"
st "idc_p4_io : (31:0)"
ju 2
blo "51900,-53800"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
)
*1006 (CptPort
uid 183794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-53375,55750,-52625"
)
tg (CPTG
uid 183796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183797,0
va (VaSet
)
xt "44700,-53600,51900,-52600"
st "idc_p5_io : (31:0)"
ju 2
blo "51900,-52800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
suid 114,0
)
)
)
*1007 (CptPort
uid 183798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-108375,55750,-107625"
)
tg (CPTG
uid 183800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183801,0
va (VaSet
)
xt "48700,-108500,54000,-107500"
st "led_status_o"
ju 2
blo "54000,-107700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 120,0
)
)
)
*1008 (CptPort
uid 183802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-61375,55750,-60625"
)
tg (CPTG
uid 183804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183805,0
va (VaSet
)
xt "48400,-61600,53000,-60600"
st "disp_clk_o"
ju 2
blo "53000,-60800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
suid 174,0
)
)
)
*1009 (CptPort
uid 183806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-60375,55750,-59625"
)
tg (CPTG
uid 183808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183809,0
va (VaSet
)
xt "48300,-60600,53100,-59600"
st "disp_dat_o"
ju 2
blo "53100,-59800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
suid 175,0
)
)
)
*1010 (CptPort
uid 183810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-58375,55750,-57625"
)
tg (CPTG
uid 183812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183813,0
va (VaSet
)
xt "47850,-58600,52950,-57600"
st "disp_rst_no"
ju 2
blo "52950,-57800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
suid 177,0
)
)
)
*1011 (CptPort
uid 183814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-59375,55750,-58625"
)
tg (CPTG
uid 183816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183817,0
va (VaSet
)
xt "45900,-59600,54000,-58600"
st "disp_load_no : (1:0)"
ju 2
blo "54000,-58800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
suid 178,0
)
)
)
*1012 (CptPort
uid 183818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-58375,31000,-57625"
)
tg (CPTG
uid 183820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183821,0
va (VaSet
)
xt "32000,-58600,41000,-57600"
st "stat_word_usb : (63:0)"
blo "32000,-57800"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 268,0
)
)
)
*1013 (CptPort
uid 183822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-59375,31000,-58625"
)
tg (CPTG
uid 183824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183825,0
va (VaSet
)
xt "32000,-59600,40500,-58600"
st "stat_word_cu : (63:0)"
blo "32000,-58800"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 23
suid 269,0
)
)
)
*1014 (CptPort
uid 183826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183827,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-73375,31000,-72625"
)
tg (CPTG
uid 183828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183829,0
va (VaSet
)
xt "32000,-73600,37600,-72600"
st "tx_fifo_rst_o"
blo "32000,-72800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
suid 312,0
)
)
)
*1015 (CptPort
uid 183830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183831,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-82375,31000,-81625"
)
tg (CPTG
uid 183832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183833,0
va (VaSet
)
xt "32000,-82600,37600,-81600"
st "rx_fifo_rst_o"
blo "32000,-81800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
suid 319,0
)
)
)
*1016 (CptPort
uid 183834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-53375,31000,-52625"
)
tg (CPTG
uid 183836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183837,0
va (VaSet
)
xt "32000,-53600,39000,-52600"
st "sw_hex_ni : (3:0)"
blo "32000,-52800"
)
)
thePort (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 328,0
)
)
)
*1017 (CptPort
uid 183838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-67375,55750,-66625"
)
tg (CPTG
uid 183840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183841,0
va (VaSet
)
xt "45800,-67600,54000,-66600"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "54000,-66800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 26
suid 353,0
)
)
)
*1018 (CptPort
uid 183842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-100375,31000,-99625"
)
tg (CPTG
uid 183844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183845,0
va (VaSet
)
xt "32000,-100500,33000,-99500"
st "clk"
blo "32000,-99700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 14
suid 379,0
)
)
)
*1019 (CptPort
uid 183846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-89375,55750,-88625"
)
tg (CPTG
uid 183848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183849,0
va (VaSet
)
xt "48800,-89500,54000,-88500"
st "spiser_clk_o"
ju 2
blo "54000,-88700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 16
suid 384,0
)
)
)
*1020 (CptPort
uid 183850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-86375,55750,-85625"
)
tg (CPTG
uid 183852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183853,0
va (VaSet
)
xt "48300,-86500,54000,-85500"
st "spiser_com_o"
ju 2
blo "54000,-85700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 17
suid 386,0
)
)
)
*1021 (CptPort
uid 183854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-99375,31000,-98625"
)
tg (CPTG
uid 183856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183857,0
va (VaSet
)
xt "32000,-99500,34000,-98500"
st "clk40"
blo "32000,-98700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 15
suid 389,0
)
)
)
*1022 (CptPort
uid 183858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-61375,31000,-60625"
)
tg (CPTG
uid 183860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183861,0
va (VaSet
)
xt "32000,-61500,40600,-60500"
st "sf_stat_word_i : (1:0)"
blo "32000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 18
suid 395,0
)
)
)
*1023 (CptPort
uid 183862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-60375,31000,-59625"
)
tg (CPTG
uid 183864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183865,0
va (VaSet
)
xt "32000,-60500,40100,-59500"
st "sf_mac_stat_i : (1:0)"
blo "32000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 396,0
)
)
)
*1024 (CptPort
uid 183866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-65375,31000,-64625"
)
tg (CPTG
uid 183868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183869,0
va (VaSet
)
xt "32000,-65500,39800,-64500"
st "sf_syncacq_i : (1:0)"
blo "32000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 397,0
)
)
)
*1025 (CptPort
uid 183870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-63375,31000,-62625"
)
tg (CPTG
uid 183872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183873,0
va (VaSet
)
xt "32000,-63500,34900,-62500"
st "rx_ok_i"
blo "32000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 20
suid 398,0
)
)
)
*1026 (CptPort
uid 183874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-64375,31000,-63625"
)
tg (CPTG
uid 183876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183877,0
va (VaSet
)
xt "32000,-64500,34900,-63500"
st "tx_ok_i"
blo "32000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ok_i"
t "std_logic"
o 19
suid 399,0
)
)
)
*1027 (CptPort
uid 183878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-66375,55750,-65625"
)
tg (CPTG
uid 183880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183881,0
va (VaSet
)
xt "46100,-66500,54000,-65500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "54000,-65700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 413,0
)
)
)
*1028 (CptPort
uid 183882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-74375,55750,-73625"
)
tg (CPTG
uid 183884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183885,0
va (VaSet
)
xt "51800,-74500,54000,-73500"
st "sck_o"
ju 2
blo "54000,-73700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 28
suid 426,0
)
)
)
*1029 (CptPort
uid 183886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-73375,55750,-72625"
)
tg (CPTG
uid 183888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183889,0
va (VaSet
)
xt "51500,-73500,54000,-72500"
st "sck_to"
ju 2
blo "54000,-72700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 29
suid 427,0
)
)
)
*1030 (CptPort
uid 183890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-71375,55750,-70625"
)
tg (CPTG
uid 183892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183893,0
va (VaSet
)
xt "51700,-71500,54000,-70500"
st "sda_o"
ju 2
blo "54000,-70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 30
suid 428,0
)
)
)
*1031 (CptPort
uid 183894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-69375,55750,-68625"
)
tg (CPTG
uid 183896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183897,0
va (VaSet
)
xt "51400,-69500,54000,-68500"
st "sda_to"
ju 2
blo "54000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 31
suid 429,0
)
)
)
*1032 (CptPort
uid 183898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183899,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-70375,55750,-69625"
)
tg (CPTG
uid 183900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183901,0
va (VaSet
)
xt "52000,-70500,54000,-69500"
st "sda_i"
ju 2
blo "54000,-69700"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 32
suid 430,0
)
)
)
*1033 (CptPort
uid 183902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-72375,31000,-71625"
)
tg (CPTG
uid 183904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183905,0
va (VaSet
)
xt "32000,-72500,35100,-71500"
st "tx_lls_o"
blo "32000,-71700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lls_o"
t "t_llsrc"
o 27
suid 433,0
)
)
)
*1034 (CptPort
uid 183906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-71375,31000,-70625"
)
tg (CPTG
uid 183908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183909,0
va (VaSet
)
xt "32000,-71500,34900,-70500"
st "tx_lld_i"
blo "32000,-70700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_lld_i"
t "std_logic"
o 34
suid 434,0
)
)
)
*1035 (CptPort
uid 183910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183911,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-79375,31000,-78625"
)
tg (CPTG
uid 183912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183913,0
va (VaSet
)
xt "32000,-79500,35200,-78500"
st "rx_lld_o"
blo "32000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 35
suid 437,0
)
)
)
*1036 (CptPort
uid 183914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-80375,31000,-79625"
)
tg (CPTG
uid 183916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183917,0
va (VaSet
)
xt "32000,-80500,34800,-79500"
st "rx_lls_i"
blo "32000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 36
suid 438,0
)
)
)
*1037 (CptPort
uid 183918,0
ps "OnEdgeStrategy"
shape (Diamond
uid 183919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-51375,55750,-50625"
)
tg (CPTG
uid 183920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183921,0
va (VaSet
)
xt "48500,-51500,54000,-50500"
st "sma_io : (8:1)"
ju 2
blo "54000,-50700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 12
suid 444,0
)
)
)
*1038 (CptPort
uid 183922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-99375,55750,-98625"
)
tg (CPTG
uid 183924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183925,0
va (VaSet
)
xt "46800,-99500,54000,-98500"
st "rawsigs_o : (15:0)"
ju 2
blo "54000,-98700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 447,0
)
)
)
*1039 (CptPort
uid 183926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-106375,55750,-105625"
)
tg (CPTG
uid 183928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183929,0
va (VaSet
)
xt "52800,-106500,54000,-105500"
st "reg"
ju 2
blo "54000,-105700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 38
suid 453,0
)
)
)
*1040 (CptPort
uid 183930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-97375,31000,-96625"
)
tg (CPTG
uid 183932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183933,0
va (VaSet
)
xt "32000,-97500,36600,-96500"
st "strobe40_i"
blo "32000,-96700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 39
suid 458,0
)
)
)
*1041 (CptPort
uid 183934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-49375,55750,-48625"
)
tg (CPTG
uid 183936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183937,0
va (VaSet
)
xt "44600,-49500,54000,-48500"
st "sim_dat_lvds_o : (31:0)"
ju 2
blo "54000,-48700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sim_dat_lvds_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 459,0
)
)
)
*1042 (CptPort
uid 183938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-98375,55750,-97625"
)
tg (CPTG
uid 183940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183941,0
va (VaSet
)
xt "46900,-98500,54000,-97500"
st "outsigs_o : (15:0)"
ju 2
blo "54000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 461,0
)
)
)
*1043 (CptPort
uid 183942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183943,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-97375,55750,-96625"
)
tg (CPTG
uid 183944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183945,0
va (VaSet
)
xt "45200,-97500,54000,-96500"
st "dbg_outsigs_i : (15:0)"
ju 2
blo "54000,-96700"
)
)
thePort (LogicalPort
decl (Decl
n "dbg_outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 462,0
)
)
)
*1044 (CptPort
uid 183946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-95375,31000,-94625"
)
tg (CPTG
uid 183948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183949,0
va (VaSet
)
xt "32000,-95500,37400,-94500"
st "clk_ext_on_i"
blo "32000,-94700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ext_on_i"
t "std_logic"
o 42
suid 464,0
)
)
)
*1045 (CptPort
uid 183950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183951,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-93375,55750,-92625"
)
tg (CPTG
uid 183952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183953,0
va (VaSet
)
xt "47800,-93500,54000,-92500"
st "strm_i : (135:0)"
ju 2
blo "54000,-92700"
)
)
thePort (LogicalPort
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 43
suid 469,0
)
)
)
*1046 (CptPort
uid 183954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-94375,55750,-93625"
)
tg (CPTG
uid 183956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183957,0
va (VaSet
)
xt "49000,-94500,54000,-93500"
st "idelay_ctl_o"
ju 2
blo "54000,-93700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 44
suid 471,0
)
)
)
*1047 (CptPort
uid 183958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-102375,31000,-101625"
)
tg (CPTG
uid 183960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183961,0
va (VaSet
)
xt "32000,-102500,34200,-101500"
st "rst_in"
blo "32000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 33
suid 475,0
)
)
)
*1048 (CptPort
uid 183962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183963,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-92375,55750,-91625"
)
tg (CPTG
uid 183964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183965,0
va (VaSet
)
xt "46800,-92500,54000,-91500"
st "link_idly_i : (67:0)"
ju 2
blo "54000,-91700"
)
)
thePort (LogicalPort
decl (Decl
n "link_idly_i"
t "std_logic_vector"
b "(67 downto 0)"
o 45
suid 476,0
)
)
)
*1049 (CptPort
uid 183966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-103375,55750,-102625"
)
tg (CPTG
uid 183968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183969,0
va (VaSet
)
xt "50200,-103500,54000,-102500"
st "rst_drv_o"
ju 2
blo "54000,-102700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 46
suid 477,0
)
)
)
*1050 (CptPort
uid 183970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-47375,55750,-46625"
)
tg (CPTG
uid 183972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183973,0
va (VaSet
)
xt "46000,-47500,54000,-46500"
st "dbg_count_o : (7:0)"
ju 2
blo "54000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_count_o"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 47
suid 478,0
)
)
)
*1051 (CptPort
uid 183974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-45375,55750,-44625"
)
tg (CPTG
uid 183976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183977,0
va (VaSet
)
xt "45800,-45500,54000,-44500"
st "clocky_leds_o : (7:0)"
ju 2
blo "54000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocky_leds_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 479,0
)
)
)
*1052 (CptPort
uid 183978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183979,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-108375,31000,-107625"
)
tg (CPTG
uid 183980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183981,0
va (VaSet
)
xt "32000,-108500,36700,-107500"
st "lemo_clk_o"
blo "32000,-107700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lemo_clk_o"
t "std_logic"
o 49
suid 480,0
)
)
)
*1053 (CptPort
uid 183982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-107375,31000,-106625"
)
tg (CPTG
uid 183984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183985,0
va (VaSet
)
xt "32000,-107500,37100,-106500"
st "clk_p2_pll_i"
blo "32000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_p2_pll_i"
t "std_logic"
o 50
suid 481,0
)
)
)
*1054 (CptPort
uid 183986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-93375,31000,-92625"
)
tg (CPTG
uid 183988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183989,0
va (VaSet
)
xt "32000,-93500,40700,-92500"
st "stat_clks_top_i : (7:0)"
blo "32000,-92700"
)
)
thePort (LogicalPort
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 51
suid 482,0
)
)
)
*1055 (CptPort
uid 183990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183991,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-39375,55750,-38625"
)
tg (CPTG
uid 183992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183993,0
va (VaSet
)
xt "51300,-39500,54000,-38500"
st "tlu_trig"
ju 2
blo "54000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "tlu_trig"
t "std_logic"
o 54
suid 488,0
)
)
)
*1056 (CptPort
uid 183994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-38375,55750,-37625"
)
tg (CPTG
uid 183996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183997,0
va (VaSet
)
xt "51300,-38500,54000,-37500"
st "tlu_tclk"
ju 2
blo "54000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk"
t "std_logic"
o 53
suid 489,0
)
)
)
*1057 (CptPort
uid 183998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-37375,55750,-36625"
)
tg (CPTG
uid 184000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184001,0
va (VaSet
)
xt "50900,-37500,54000,-36500"
st "tlu_busy"
ju 2
blo "54000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy"
t "std_logic"
o 52
suid 490,0
)
)
)
*1058 (CptPort
uid 184002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-105375,31000,-104625"
)
tg (CPTG
uid 184004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184005,0
va (VaSet
)
xt "32000,-105500,34500,-104500"
st "clk160"
blo "32000,-104700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 58
suid 493,0
)
)
)
*1059 (CptPort
uid 184006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-92375,31000,-91625"
)
tg (CPTG
uid 184008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184009,0
va (VaSet
)
xt "32000,-92500,41100,-91500"
st "stat_clks_main_i : (3:0)"
blo "32000,-91700"
)
)
thePort (LogicalPort
decl (Decl
n "stat_clks_main_i"
t "std_logic_vector"
b "(3 downto 0)"
o 56
suid 494,0
)
)
)
*1060 (CptPort
uid 184010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,-105375,55750,-104625"
)
tg (CPTG
uid 184012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184013,0
va (VaSet
)
xt "48200,-105500,54000,-104500"
st "db_wr : (31:0)"
ju 2
blo "54000,-104700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 55
suid 495,0
)
)
)
*1061 (CptPort
uid 184014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-104375,31000,-103625"
)
tg (CPTG
uid 184016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184017,0
va (VaSet
)
xt "32000,-104500,35400,-103500"
st "clk160ps"
blo "32000,-103700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 57
suid 496,0
)
)
)
]
shape (Rectangle
uid 184019,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,-109000,55000,-34000"
)
oxt "48000,10000,72000,85000"
ttg (MlTextGroup
uid 184020,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1062 (Text
uid 184021,0
va (VaSet
font "helvetica,8,1"
)
xt "41350,-109000,43050,-108000"
st "hsio"
blo "41350,-108200"
tm "BdLibraryNameMgr"
)
*1063 (Text
uid 184022,0
va (VaSet
font "helvetica,8,1"
)
xt "41350,-108000,45050,-107000"
st "main_top"
blo "41350,-107200"
tm "CptNameMgr"
)
*1064 (Text
uid 184023,0
va (VaSet
font "helvetica,8,1"
)
xt "41350,-107000,43850,-106000"
st "Umain"
blo "41350,-106200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 184024,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 184025,0
text (MLText
uid 184026,0
va (VaSet
)
xt "37000,-112000,52100,-109000"
st "SIM_MODE = SIM_MODE    ( integer )  
TOP_ID   = 16#0C02#    ( integer )  
ISHSIO   = 1           ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
(GiElement
name "ISHSIO"
type "integer"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archType 1
archFileType "UNKNOWN"
)
*1065 (Wire
uid 17,0
shape (OrthoPolyLine
uid 18,0
va (VaSet
vasetType 3
)
xt "-141000,-112000,-130750,-112000"
pts [
"-141000,-112000"
"-130750,-112000"
]
)
start &1
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "-141000,-113000,-134300,-112000"
st "clk_xtal_125_mi"
blo "-141000,-112200"
tm "WireNameMgr"
)
)
on &2
)
*1066 (Wire
uid 31,0
shape (OrthoPolyLine
uid 32,0
va (VaSet
vasetType 3
)
xt "-141000,-113000,-130750,-113000"
pts [
"-141000,-113000"
"-130750,-113000"
]
)
start &3
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "-141000,-114000,-134400,-113000"
st "clk_xtal_125_pi"
blo "-141000,-113200"
tm "WireNameMgr"
)
)
on &4
)
*1067 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "-29000,-36000,-16750,-36000"
pts [
"-29000,-36000"
"-16750,-36000"
]
)
start &61
end &271
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "-28000,-37000,-24500,-36000"
st "eth_col_i"
blo "-28000,-36200"
tm "WireNameMgr"
)
)
on &80
)
*1068 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "-29000,-33000,-16750,-33000"
pts [
"-16750,-33000"
"-29000,-33000"
]
)
start &277
end &5
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "-28000,-34000,-22900,-33000"
st "eth_coma_o"
blo "-28000,-33200"
tm "WireNameMgr"
)
)
on &6
)
*1069 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "-29000,-34000,-16750,-34000"
pts [
"-29000,-34000"
"-16750,-34000"
]
)
start &7
end &272
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "-28000,-35000,-24500,-34000"
st "eth_crs_i"
blo "-28000,-34200"
tm "WireNameMgr"
)
)
on &8
)
*1070 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "-29000,-40000,-16750,-40000"
pts [
"-16750,-40000"
"-29000,-40000"
]
)
start &266
end &9
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "-28000,-41000,-20800,-40000"
st "eth_gtxclk_txc_o"
blo "-28000,-40200"
tm "WireNameMgr"
)
)
on &67
)
*1071 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "-29000,-35000,-16750,-35000"
pts [
"-29000,-35000"
"-16750,-35000"
]
)
start &10
end &279
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "-28000,-36000,-23600,-35000"
st "eth_int_ni"
blo "-28000,-35200"
tm "WireNameMgr"
)
)
on &63
)
*1072 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "-29000,-31000,-16750,-31000"
pts [
"-16750,-31000"
"-29000,-31000"
]
)
start &276
end &11
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "-28000,-32000,-23800,-31000"
st "eth_mdc_o"
blo "-28000,-31200"
tm "WireNameMgr"
)
)
on &12
)
*1073 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "-83000,-34000,-71000,-34000"
pts [
"-71000,-34000"
"-83000,-34000"
]
)
start &120
end &13
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "-82000,-35000,-78000,-34000"
st "eth_md_io"
blo "-82000,-34200"
tm "WireNameMgr"
)
)
on &14
)
*1074 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "-29000,-37000,-16750,-37000"
pts [
"-16750,-37000"
"-29000,-37000"
]
)
start &278
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "-28000,-38000,-22500,-37000"
st "eth_reset_no"
blo "-28000,-37200"
tm "WireNameMgr"
)
)
on &62
)
*1075 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
)
xt "-29000,-49000,-16750,-49000"
pts [
"-29000,-49000"
"-16750,-49000"
]
)
start &16
end &270
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "-28000,-50000,-21100,-49000"
st "eth_rx_clk_rxc_i"
blo "-28000,-49200"
tm "WireNameMgr"
)
)
on &65
)
*1076 (Wire
uid 1109,0
shape (OrthoPolyLine
uid 1110,0
va (VaSet
vasetType 3
)
xt "-29000,-48000,-16750,-48000"
pts [
"-29000,-48000"
"-16750,-48000"
]
)
start &17
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1114,0
va (VaSet
)
xt "-28000,-49000,-21400,-48000"
st "eth_rx_dv_ctl_i"
blo "-28000,-48200"
tm "WireNameMgr"
)
)
on &64
)
*1077 (Wire
uid 1123,0
shape (OrthoPolyLine
uid 1124,0
va (VaSet
vasetType 3
)
xt "-29000,-47000,-16750,-47000"
pts [
"-29000,-47000"
"-16750,-47000"
]
)
start &18
end &269
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1128,0
va (VaSet
)
xt "-28000,-48000,-23100,-47000"
st "eth_rx_er_i"
blo "-28000,-47200"
tm "WireNameMgr"
)
)
on &19
)
*1078 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29000,-46000,-16750,-46000"
pts [
"-29000,-46000"
"-16750,-46000"
]
)
start &20
end &267
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "-28000,-47000,-24300,-46000"
st "eth_rxd_i"
blo "-28000,-46200"
tm "WireNameMgr"
)
)
on &21
)
*1079 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
)
xt "-29000,-52000,-21000,-52000"
pts [
"-21000,-52000"
"-29000,-52000"
]
)
end &22
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1156,0
va (VaSet
)
xt "-28000,-53000,-22500,-52000"
st "eth_tx_clk_o"
blo "-28000,-52200"
tm "WireNameMgr"
)
)
on &23
)
*1080 (Wire
uid 1165,0
shape (OrthoPolyLine
uid 1166,0
va (VaSet
vasetType 3
)
xt "-29000,-41000,-16750,-41000"
pts [
"-16750,-41000"
"-29000,-41000"
]
)
start &274
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "-28000,-42000,-21200,-41000"
st "eth_tx_en_ctl_o"
blo "-28000,-41200"
tm "WireNameMgr"
)
)
on &66
)
*1081 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "-29000,-42000,-16750,-42000"
pts [
"-16750,-42000"
"-29000,-42000"
]
)
start &275
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
va (VaSet
)
xt "-28000,-43000,-22800,-42000"
st "eth_tx_er_o"
blo "-28000,-42200"
tm "WireNameMgr"
)
)
on &26
)
*1082 (Wire
uid 1193,0
shape (OrthoPolyLine
uid 1194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29000,-39000,-16750,-39000"
pts [
"-16750,-39000"
"-29000,-39000"
]
)
start &273
end &27
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1198,0
va (VaSet
)
xt "-28000,-40000,-24000,-39000"
st "eth_txd_o"
blo "-28000,-39200"
tm "WireNameMgr"
)
)
on &28
)
*1083 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
)
xt "-105000,-105000,-75750,-105000"
pts [
"-105000,-105000"
"-75750,-105000"
]
)
start &29
end &90
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "-105000,-106000,-98500,-105000"
st "rst_poweron_ni"
blo "-105000,-105200"
tm "WireNameMgr"
)
)
on &60
)
*1084 (Wire
uid 1711,0
shape (OrthoPolyLine
uid 1712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29000,-21000,-16750,-21000"
pts [
"-16750,-21000"
"-29000,-21000"
]
)
start &264
end &30
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1716,0
va (VaSet
)
xt "-29000,-22000,-25500,-21000"
st "usb_d_io"
blo "-29000,-21200"
tm "WireNameMgr"
)
)
on &31
)
*1085 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "-29000,-20000,-16750,-20000"
pts [
"-16750,-20000"
"-29000,-20000"
]
)
start &262
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "-29000,-21000,-25400,-20000"
st "usb_rd_o"
blo "-29000,-20200"
tm "WireNameMgr"
)
)
on &33
)
*1086 (Wire
uid 1739,0
shape (OrthoPolyLine
uid 1740,0
va (VaSet
vasetType 3
)
xt "-29000,-22000,-16750,-22000"
pts [
"-29000,-22000"
"-16750,-22000"
]
)
start &34
end &260
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
)
xt "-29000,-23000,-25400,-22000"
st "usb_rxf_i"
blo "-29000,-22200"
tm "WireNameMgr"
)
)
on &35
)
*1087 (Wire
uid 1753,0
shape (OrthoPolyLine
uid 1754,0
va (VaSet
vasetType 3
)
xt "-29000,-23000,-16750,-23000"
pts [
"-29000,-23000"
"-16750,-23000"
]
)
start &36
end &261
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
)
xt "-29000,-24000,-25300,-23000"
st "usb_txe_i"
blo "-29000,-23200"
tm "WireNameMgr"
)
)
on &37
)
*1088 (Wire
uid 1767,0
shape (OrthoPolyLine
uid 1768,0
va (VaSet
vasetType 3
)
xt "-29000,-19000,-16750,-19000"
pts [
"-16750,-19000"
"-29000,-19000"
]
)
start &263
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1772,0
va (VaSet
)
xt "-29000,-20000,-25300,-19000"
st "usb_wr_o"
blo "-29000,-19200"
tm "WireNameMgr"
)
)
on &39
)
*1089 (Wire
uid 8221,0
shape (OrthoPolyLine
uid 8222,0
va (VaSet
vasetType 3
)
xt "-24000,-80000,-16750,-80000"
pts [
"-24000,-80000"
"-16750,-80000"
]
)
end &295
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8226,0
va (VaSet
)
xt "-23000,-81000,-20500,-80000"
st "clk125"
blo "-23000,-80200"
tm "WireNameMgr"
)
)
on &78
)
*1090 (Wire
uid 8245,0
shape (OrthoPolyLine
uid 8246,0
va (VaSet
vasetType 3
)
xt "-114250,-82000,-96000,-82000"
pts [
"-114250,-82000"
"-96000,-82000"
]
)
start &162
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8250,0
va (VaSet
)
xt "-113000,-83000,-110100,-82000"
st "refclk0a"
blo "-113000,-82200"
tm "WireNameMgr"
)
)
on &182
)
*1091 (Wire
uid 14165,0
shape (OrthoPolyLine
uid 14166,0
va (VaSet
vasetType 3
)
xt "-29000,-44000,-16750,-44000"
pts [
"-29000,-44000"
"-16750,-44000"
]
)
start &76
end &280
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14170,0
va (VaSet
)
xt "-28000,-45000,-22800,-44000"
st "eth_tx_clk_i"
blo "-28000,-44200"
tm "WireNameMgr"
)
)
on &77
)
*1092 (Wire
uid 39414,0
shape (OrthoPolyLine
uid 39415,0
va (VaSet
vasetType 3
)
xt "19000,-102000,30250,-102000"
pts [
"19000,-102000"
"30250,-102000"
]
)
end &1047
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 39418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39419,0
va (VaSet
)
xt "20000,-103000,22800,-102000"
st "rst_top"
blo "20000,-102200"
tm "WireNameMgr"
)
)
on &676
)
*1093 (Wire
uid 71527,0
shape (OrthoPolyLine
uid 71528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-59000,30250,-59000"
pts [
"9750,-59000"
"30250,-59000"
]
)
start &284
end &1013
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 71531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 71532,0
va (VaSet
)
xt "11000,-60000,16600,-59000"
st "stat_word_cu"
blo "11000,-59200"
tm "WireNameMgr"
)
)
on &82
)
*1094 (Wire
uid 71535,0
shape (OrthoPolyLine
uid 71536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-58000,30250,-58000"
pts [
"9750,-58000"
"30250,-58000"
]
)
start &285
end &1012
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 71539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 71540,0
va (VaSet
)
xt "11000,-59000,17100,-58000"
st "stat_word_usb"
blo "11000,-58200"
tm "WireNameMgr"
)
)
on &81
)
*1095 (Wire
uid 82473,0
shape (OrthoPolyLine
uid 82474,0
va (VaSet
vasetType 3
)
xt "9750,-73000,30250,-73000"
pts [
"30250,-73000"
"9750,-73000"
]
)
start &1014
end &281
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82478,0
va (VaSet
)
xt "11000,-74000,15600,-73000"
st "tx_fifo_rst"
blo "11000,-73200"
tm "WireNameMgr"
)
)
on &84
)
*1096 (Wire
uid 82505,0
shape (OrthoPolyLine
uid 82506,0
va (VaSet
vasetType 3
)
xt "9750,-82000,30250,-82000"
pts [
"30250,-82000"
"9750,-82000"
]
)
start &1015
end &282
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82510,0
va (VaSet
)
xt "11000,-83000,15600,-82000"
st "rx_fifo_rst"
blo "11000,-82200"
tm "WireNameMgr"
)
)
on &85
)
*1097 (Wire
uid 82568,0
shape (OrthoPolyLine
uid 82569,0
va (VaSet
vasetType 3
)
xt "-121250,-113000,-75750,-113000"
pts [
"-121250,-113000"
"-75750,-113000"
]
)
start &54
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82573,0
va (VaSet
)
xt "-120000,-114000,-117500,-113000"
st "clk125"
blo "-120000,-113200"
tm "WireNameMgr"
)
)
on &78
)
*1098 (Wire
uid 82580,0
shape (OrthoPolyLine
uid 82581,0
va (VaSet
vasetType 3
)
xt "-55250,-111000,-46000,-111000"
pts [
"-55250,-111000"
"-46000,-111000"
]
)
start &95
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82585,0
va (VaSet
)
xt "-54000,-112000,-52000,-111000"
st "clk80"
blo "-54000,-111200"
tm "WireNameMgr"
)
)
on &79
)
*1099 (Wire
uid 82586,0
shape (OrthoPolyLine
uid 82587,0
va (VaSet
vasetType 3
)
xt "-55250,-98000,-46000,-98000"
pts [
"-55250,-98000"
"-46000,-98000"
]
)
start &96
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82591,0
va (VaSet
)
xt "-54000,-99000,-51200,-98000"
st "rst_top"
blo "-54000,-98200"
tm "WireNameMgr"
)
)
on &676
)
*1100 (Wire
uid 82592,0
shape (OrthoPolyLine
uid 82593,0
va (VaSet
vasetType 3
)
xt "-24000,-77000,-16750,-77000"
pts [
"-24000,-77000"
"-16750,-77000"
]
)
end &294
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82597,0
va (VaSet
)
xt "-23000,-78000,-20500,-77000"
st "clk156"
blo "-23000,-77200"
tm "WireNameMgr"
)
)
on &232
)
*1101 (Wire
uid 83211,0
shape (OrthoPolyLine
uid 83212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60000,-16000,-16750,-16000"
pts [
"-60000,-16000"
"-16750,-16000"
]
)
start &109
end &283
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 83217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83218,0
va (VaSet
)
xt "-26000,-17000,-21200,-16000"
st "macaddress"
blo "-26000,-16200"
tm "WireNameMgr"
)
)
on &83
)
*1102 (Wire
uid 83219,0
shape (OrthoPolyLine
uid 83220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-81000,-13000,-68000,-13000"
pts [
"-81000,-13000"
"-68000,-13000"
]
)
start &108
end &109
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 83223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83224,0
va (VaSet
)
xt "-80000,-14000,-75900,-13000"
st "sw_hex_ni"
blo "-80000,-13200"
tm "WireNameMgr"
)
)
on &113
)
*1103 (Wire
uid 83233,0
shape (OrthoPolyLine
uid 83234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,-53000,30250,-53000"
pts [
"17000,-53000"
"30250,-53000"
]
)
end &1016
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 83237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83238,0
va (VaSet
)
xt "18000,-54000,22100,-53000"
st "sw_hex_ni"
blo "18000,-53200"
tm "WireNameMgr"
)
)
on &113
)
*1104 (Wire
uid 84445,0
shape (OrthoPolyLine
uid 84446,0
va (VaSet
vasetType 3
)
xt "-22000,-25000,-16750,-25000"
pts [
"-22000,-25000"
"-16750,-25000"
]
)
end &286
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 84449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84450,0
va (VaSet
)
xt "-21000,-26000,-19000,-25000"
st "clk80"
blo "-21000,-25200"
tm "WireNameMgr"
)
)
on &79
)
*1105 (Wire
uid 84453,0
shape (OrthoPolyLine
uid 84454,0
va (VaSet
vasetType 3
)
xt "-22000,-26000,-16750,-26000"
pts [
"-22000,-26000"
"-16750,-26000"
]
)
end &287
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 84457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84458,0
va (VaSet
)
xt "-21000,-27000,-18200,-26000"
st "rst_top"
blo "-21000,-26200"
tm "WireNameMgr"
)
)
on &676
)
*1106 (Wire
uid 85526,0
shape (OrthoPolyLine
uid 85527,0
va (VaSet
vasetType 3
)
xt "-60000,-18000,-52000,-18000"
pts [
"-60000,-18000"
"-52000,-18000"
]
)
start &109
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85533,0
va (VaSet
)
xt "-58000,-19000,-52300,-18000"
st "clk40_ext_sel"
blo "-58000,-18200"
tm "WireNameMgr"
)
)
on &114
)
*1107 (Wire
uid 85812,0
shape (OrthoPolyLine
uid 85813,0
va (VaSet
vasetType 3
)
xt "-24000,-83000,-16750,-83000"
pts [
"-24000,-83000"
"-16750,-83000"
]
)
end &296
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85819,0
va (VaSet
)
xt "-23000,-84000,-21000,-83000"
st "clk80"
blo "-23000,-83200"
tm "WireNameMgr"
)
)
on &79
)
*1108 (Wire
uid 85820,0
shape (OrthoPolyLine
uid 85821,0
va (VaSet
vasetType 3
)
xt "-24000,-82000,-16750,-82000"
pts [
"-24000,-82000"
"-16750,-82000"
]
)
end &316
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85827,0
va (VaSet
)
xt "-23000,-83000,-20200,-82000"
st "rst_top"
blo "-23000,-82200"
tm "WireNameMgr"
)
)
on &676
)
*1109 (Wire
uid 89164,0
shape (OrthoPolyLine
uid 89165,0
va (VaSet
vasetType 3
)
xt "9750,-85000,19000,-85000"
pts [
"9750,-85000"
"19000,-85000"
]
)
start &289
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89169,0
va (VaSet
)
xt "11000,-86000,17000,-85000"
st "net_usb_ready"
blo "11000,-85200"
tm "WireNameMgr"
)
)
on &131
)
*1110 (Wire
uid 89990,0
shape (OrthoPolyLine
uid 89991,0
va (VaSet
vasetType 3
)
xt "-24000,-29000,-16750,-29000"
pts [
"-16750,-29000"
"-24000,-29000"
]
)
start &291
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89995,0
va (VaSet
)
xt "-23000,-30000,-17400,-29000"
st "marv_md_out"
blo "-23000,-29200"
tm "WireNameMgr"
)
)
on &128
)
*1111 (Wire
uid 89998,0
shape (OrthoPolyLine
uid 89999,0
va (VaSet
vasetType 3
)
xt "-24000,-28000,-16750,-28000"
pts [
"-16750,-28000"
"-24000,-28000"
]
)
start &292
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90003,0
va (VaSet
)
xt "-23000,-29000,-18800,-28000"
st "marv_md_t"
blo "-23000,-28200"
tm "WireNameMgr"
)
)
on &129
)
*1112 (Wire
uid 90006,0
shape (OrthoPolyLine
uid 90007,0
va (VaSet
vasetType 3
)
xt "-66000,-34000,-59000,-34000"
pts [
"-59000,-34000"
"-66000,-34000"
]
)
end &118
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90013,0
va (VaSet
)
xt "-65000,-35000,-59400,-34000"
st "marv_md_out"
blo "-65000,-34200"
tm "WireNameMgr"
)
)
on &128
)
*1113 (Wire
uid 90016,0
shape (OrthoPolyLine
uid 90017,0
va (VaSet
vasetType 3
)
xt "-68000,-31000,-59000,-31000"
pts [
"-59000,-31000"
"-68000,-31000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90023,0
va (VaSet
)
xt "-65000,-32000,-60800,-31000"
st "marv_md_t"
blo "-65000,-31200"
tm "WireNameMgr"
)
)
on &129
)
*1114 (Wire
uid 90024,0
shape (OrthoPolyLine
uid 90025,0
va (VaSet
vasetType 3
)
xt "-24000,-30000,-16750,-30000"
pts [
"-24000,-30000"
"-16750,-30000"
]
)
end &290
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90031,0
va (VaSet
)
xt "-23000,-31000,-19000,-30000"
st "eth_md_io"
blo "-23000,-30200"
tm "WireNameMgr"
)
)
on &14
)
*1115 (Wire
uid 90211,0
shape (OrthoPolyLine
uid 90212,0
va (VaSet
vasetType 3
)
xt "-55250,-92000,-44000,-92000"
pts [
"-55250,-92000"
"-44000,-92000"
]
)
start &88
end &133
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90216,0
va (VaSet
)
xt "-54000,-93000,-47800,-92000"
st "clks_top_ready"
blo "-54000,-92200"
tm "WireNameMgr"
)
)
on &142
)
*1116 (Wire
uid 90245,0
shape (OrthoPolyLine
uid 90246,0
va (VaSet
vasetType 3
)
xt "-39000,-92000,-16750,-85000"
pts [
"-39000,-92000"
"-28000,-92000"
"-28000,-85000"
"-16750,-85000"
]
)
start &135
end &288
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90250,0
va (VaSet
)
xt "-36000,-93000,-28000,-92000"
st "clks_top_not_ready"
blo "-36000,-92200"
tm "WireNameMgr"
)
)
on &143
)
*1117 (Wire
uid 90480,0
shape (OrthoPolyLine
uid 90481,0
va (VaSet
vasetType 3
)
xt "-87000,-91000,-75750,-91000"
pts [
"-87000,-91000"
"-75750,-91000"
]
)
end &89
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90487,0
va (VaSet
)
xt "-86000,-92000,-80000,-91000"
st "net_usb_ready"
blo "-86000,-91200"
tm "WireNameMgr"
)
)
on &131
)
*1118 (Wire
uid 91800,0
shape (OrthoPolyLine
uid 91801,0
va (VaSet
vasetType 3
)
xt "55750,-61000,68000,-61000"
pts [
"55750,-61000"
"68000,-61000"
]
)
start &1008
end &145
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91805,0
va (VaSet
)
xt "57000,-62000,61600,-61000"
st "disp_clk_o"
blo "57000,-61200"
tm "WireNameMgr"
)
)
on &150
)
*1119 (Wire
uid 91806,0
shape (OrthoPolyLine
uid 91807,0
va (VaSet
vasetType 3
)
xt "55750,-60000,68000,-60000"
pts [
"55750,-60000"
"68000,-60000"
]
)
start &1009
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91811,0
va (VaSet
)
xt "57000,-61000,61800,-60000"
st "disp_dat_o"
blo "57000,-60200"
tm "WireNameMgr"
)
)
on &151
)
*1120 (Wire
uid 91812,0
shape (OrthoPolyLine
uid 91813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-59000,68000,-59000"
pts [
"55750,-59000"
"68000,-59000"
]
)
start &1011
end &147
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91817,0
va (VaSet
)
xt "57000,-60000,62700,-59000"
st "disp_load_no"
blo "57000,-59200"
tm "WireNameMgr"
)
)
on &152
)
*1121 (Wire
uid 91818,0
shape (OrthoPolyLine
uid 91819,0
va (VaSet
vasetType 3
)
xt "55750,-58000,68000,-58000"
pts [
"55750,-58000"
"68000,-58000"
]
)
start &1010
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91823,0
va (VaSet
)
xt "57000,-59000,62100,-58000"
st "disp_rst_no"
blo "57000,-58200"
tm "WireNameMgr"
)
)
on &153
)
*1122 (Wire
uid 91894,0
shape (OrthoPolyLine
uid 91895,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-51000,68000,-51000"
pts [
"55750,-51000"
"68000,-51000"
]
)
start &1037
end &369
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91899,0
va (VaSet
)
xt "57000,-52000,59600,-51000"
st "sma_io"
blo "57000,-51200"
tm "WireNameMgr"
)
)
on &154
)
*1123 (Wire
uid 91900,0
shape (OrthoPolyLine
uid 91901,0
va (VaSet
vasetType 3
)
xt "55750,-108000,68000,-108000"
pts [
"55750,-108000"
"68000,-108000"
]
)
start &1007
end &144
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91905,0
va (VaSet
)
xt "57000,-109000,62300,-108000"
st "led_status_o"
blo "57000,-108200"
tm "WireNameMgr"
)
)
on &155
)
*1124 (Wire
uid 92234,0
shape (OrthoPolyLine
uid 92235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-55000,68000,-55000"
pts [
"55750,-55000"
"68000,-55000"
]
)
start &1004
end &439
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92239,0
va (VaSet
)
xt "57000,-56000,60800,-55000"
st "idc_p3_io"
blo "57000,-55200"
tm "WireNameMgr"
)
)
on &157
)
*1125 (Wire
uid 92242,0
shape (OrthoPolyLine
uid 92243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-54000,68000,-54000"
pts [
"55750,-54000"
"68000,-54000"
]
)
start &1005
end &440
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92247,0
va (VaSet
)
xt "57000,-55000,60800,-54000"
st "idc_p4_io"
blo "57000,-54200"
tm "WireNameMgr"
)
)
on &158
)
*1126 (Wire
uid 92248,0
shape (OrthoPolyLine
uid 92249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-53000,68000,-53000"
pts [
"55750,-53000"
"68000,-53000"
]
)
start &1006
end &368
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92253,0
va (VaSet
)
xt "57000,-54000,60800,-53000"
st "idc_p5_io"
blo "57000,-53200"
tm "WireNameMgr"
)
)
on &130
)
*1127 (Wire
uid 92468,0
shape (OrthoPolyLine
uid 92469,0
va (VaSet
vasetType 3
)
xt "-141000,-81000,-130750,-81000"
pts [
"-141000,-81000"
"-130750,-81000"
]
)
start &159
end &164
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92471,0
va (VaSet
)
xt "-141000,-82000,-135400,-81000"
st "clk_mgt0a_mi"
blo "-141000,-81200"
tm "WireNameMgr"
)
)
on &170
)
*1128 (Wire
uid 92472,0
shape (OrthoPolyLine
uid 92473,0
va (VaSet
vasetType 3
)
xt "-141000,-82000,-130750,-82000"
pts [
"-141000,-82000"
"-130750,-82000"
]
)
start &160
end &165
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92475,0
va (VaSet
)
xt "-141000,-83000,-135500,-82000"
st "clk_mgt0a_pi"
blo "-141000,-82200"
tm "WireNameMgr"
)
)
on &169
)
*1129 (Wire
uid 96900,0
shape (OrthoPolyLine
uid 96901,0
va (VaSet
vasetType 3
)
xt "-114250,-75000,-96000,-75000"
pts [
"-114250,-75000"
"-96000,-75000"
]
)
start &175
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96905,0
va (VaSet
)
xt "-113000,-76000,-110100,-75000"
st "refclk1a"
blo "-113000,-75200"
tm "WireNameMgr"
)
)
on &183
)
*1130 (Wire
uid 96906,0
shape (OrthoPolyLine
uid 96907,0
va (VaSet
vasetType 3
)
xt "-141000,-74000,-130750,-74000"
pts [
"-141000,-74000"
"-130750,-74000"
]
)
start &172
end &177
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96909,0
va (VaSet
)
xt "-141000,-75000,-135400,-74000"
st "clk_mgt1a_mi"
blo "-141000,-74200"
tm "WireNameMgr"
)
)
on &185
)
*1131 (Wire
uid 96910,0
shape (OrthoPolyLine
uid 96911,0
va (VaSet
vasetType 3
)
xt "-141000,-75000,-130750,-75000"
pts [
"-141000,-75000"
"-130750,-75000"
]
)
start &173
end &178
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96913,0
va (VaSet
)
xt "-141000,-76000,-135500,-75000"
st "clk_mgt1a_pi"
blo "-141000,-75200"
tm "WireNameMgr"
)
)
on &184
)
*1132 (Wire
uid 96936,0
shape (OrthoPolyLine
uid 96937,0
va (VaSet
vasetType 3
)
xt "-35000,-75000,-16750,-75000"
pts [
"-35000,-75000"
"-16750,-75000"
]
)
end &265
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 96940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96941,0
va (VaSet
)
xt "-34000,-76000,-31100,-75000"
st "refclk1a"
blo "-34000,-75200"
tm "WireNameMgr"
)
)
on &183
)
*1133 (Wire
uid 97821,0
shape (OrthoPolyLine
uid 97822,0
va (VaSet
vasetType 3
)
xt "-18000,-100000,-7750,-100000"
pts [
"-18000,-100000"
"-7750,-100000"
]
)
start &188
end &193
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 97823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 97824,0
va (VaSet
)
xt "-18000,-101000,-12800,-100000"
st "ibe_osc0_mi"
blo "-18000,-100200"
tm "WireNameMgr"
)
)
on &198
)
*1134 (Wire
uid 97825,0
shape (OrthoPolyLine
uid 97826,0
va (VaSet
vasetType 3
)
xt "1750,-101000,11250,-101000"
pts [
"1750,-101000"
"11250,-101000"
]
)
start &191
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 97829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 97830,0
va (VaSet
)
xt "3000,-102000,7600,-101000"
st "ibe_clk200"
blo "3000,-101200"
tm "WireNameMgr"
)
)
on &199
)
*1135 (Wire
uid 97831,0
shape (OrthoPolyLine
uid 97832,0
va (VaSet
vasetType 3
)
xt "-18000,-101000,-7750,-101000"
pts [
"-18000,-101000"
"-7750,-101000"
]
)
start &189
end &192
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 97833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 97834,0
va (VaSet
)
xt "-18000,-102000,-12900,-101000"
st "ibe_osc0_pi"
blo "-18000,-101200"
tm "WireNameMgr"
)
)
on &197
)
*1136 (Wire
uid 98185,0
shape (OrthoPolyLine
uid 98186,0
va (VaSet
vasetType 3
)
xt "-85000,-101000,-75750,-101000"
pts [
"-85000,-101000"
"-75750,-101000"
]
)
end &91
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 98191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98192,0
va (VaSet
)
xt "-84000,-102000,-82900,-101000"
st "LO"
blo "-84000,-101200"
tm "WireNameMgr"
)
)
on &75
)
*1137 (Wire
uid 101199,0
shape (OrthoPolyLine
uid 101200,0
va (VaSet
vasetType 3
)
xt "-55250,-108000,-46000,-108000"
pts [
"-55250,-108000"
"-46000,-108000"
]
)
start &104
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101204,0
va (VaSet
)
xt "-54000,-109000,-51500,-108000"
st "rst156"
blo "-54000,-108200"
tm "WireNameMgr"
)
)
on &950
)
*1138 (Wire
uid 101860,0
shape (OrthoPolyLine
uid 101861,0
va (VaSet
vasetType 3
)
xt "-114250,-108000,-94750,-108000"
pts [
"-114250,-108000"
"-94750,-108000"
]
)
start &203
end &228
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101865,0
va (VaSet
)
xt "-113000,-109000,-110000,-108000"
st "refclk0b"
blo "-113000,-108200"
tm "WireNameMgr"
)
)
on &212
)
*1139 (Wire
uid 101866,0
shape (OrthoPolyLine
uid 101867,0
va (VaSet
vasetType 3
)
xt "-141000,-107000,-130750,-107000"
pts [
"-141000,-107000"
"-130750,-107000"
]
)
start &200
end &205
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101869,0
va (VaSet
)
xt "-141000,-108000,-135300,-107000"
st "clk_mgt0b_mi"
blo "-141000,-107200"
tm "WireNameMgr"
)
)
on &211
)
*1140 (Wire
uid 101870,0
shape (OrthoPolyLine
uid 101871,0
va (VaSet
vasetType 3
)
xt "-141000,-108000,-130750,-108000"
pts [
"-141000,-108000"
"-130750,-108000"
]
)
start &201
end &206
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101873,0
va (VaSet
)
xt "-141000,-109000,-135400,-108000"
st "clk_mgt0b_pi"
blo "-141000,-108200"
tm "WireNameMgr"
)
)
on &210
)
*1141 (Wire
uid 101935,0
shape (OrthoPolyLine
uid 101936,0
va (VaSet
vasetType 3
)
xt "-141000,-99000,-130750,-99000"
pts [
"-141000,-99000"
"-130750,-99000"
]
)
start &213
end &219
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101938,0
va (VaSet
)
xt "-141000,-100000,-135400,-99000"
st "clk_mgt1b_pi"
blo "-141000,-99200"
tm "WireNameMgr"
)
)
on &224
)
*1142 (Wire
uid 101939,0
shape (OrthoPolyLine
uid 101940,0
va (VaSet
vasetType 3
)
xt "-141000,-98000,-130750,-98000"
pts [
"-141000,-98000"
"-130750,-98000"
]
)
start &214
end &218
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101942,0
va (VaSet
)
xt "-141000,-99000,-135300,-98000"
st "clk_mgt1b_mi"
blo "-141000,-98200"
tm "WireNameMgr"
)
)
on &223
)
*1143 (Wire
uid 101943,0
shape (OrthoPolyLine
uid 101944,0
va (VaSet
vasetType 3
)
xt "-114250,-99000,-105000,-99000"
pts [
"-114250,-99000"
"-105000,-99000"
]
)
start &216
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 101948,0
va (VaSet
)
xt "-113000,-100000,-110000,-99000"
st "refclk1b"
blo "-113000,-99200"
tm "WireNameMgr"
)
)
on &225
)
*1144 (Wire
uid 102142,0
shape (OrthoPolyLine
uid 102143,0
va (VaSet
vasetType 3
)
xt "-85250,-108000,-75750,-108000"
pts [
"-85250,-108000"
"-75750,-108000"
]
)
start &227
end &92
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102147,0
va (VaSet
)
xt "-84000,-109000,-81500,-108000"
st "clk156"
blo "-84000,-108200"
tm "WireNameMgr"
)
)
on &232
)
*1145 (Wire
uid 102447,0
shape (OrthoPolyLine
uid 102448,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-117000,-61000,-107750,-61000"
pts [
"-107750,-61000"
"-117000,-61000"
]
)
start &431
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102452,0
va (VaSet
)
xt "-116000,-62000,-111000,-61000"
st "sf_sda_io(i)"
blo "-116000,-61200"
tm "WireNameMgr"
)
)
on &71
)
*1146 (Wire
uid 102459,0
shape (OrthoPolyLine
uid 102460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-41000,-124000,-41000"
pts [
"-141000,-41000"
"-124000,-41000"
]
)
start &236
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102464,0
va (VaSet
)
xt "-140000,-42000,-137000,-41000"
st "sf_los_i"
blo "-140000,-41200"
tm "WireNameMgr"
)
)
on &253
)
*1147 (Wire
uid 102465,0
shape (OrthoPolyLine
uid 102466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-64000,-123750,-64000"
pts [
"-141000,-64000"
"-123750,-64000"
]
)
start &242
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102470,0
va (VaSet
)
xt "-140000,-65000,-137400,-64000"
st "sf_rxm"
blo "-140000,-64200"
tm "WireNameMgr"
)
)
on &72
)
*1148 (Wire
uid 102471,0
shape (OrthoPolyLine
uid 102472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-65000,-123750,-65000"
pts [
"-141000,-65000"
"-123750,-65000"
]
)
start &244
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102476,0
va (VaSet
)
xt "-140000,-66000,-137500,-65000"
st "sf_rxp"
blo "-140000,-65200"
tm "WireNameMgr"
)
)
on &73
)
*1149 (Wire
uid 102477,0
shape (OrthoPolyLine
uid 102478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98250,-61000,-89000,-61000"
pts [
"-89000,-61000"
"-98250,-61000"
]
)
end &428
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102482,0
va (VaSet
)
xt "-97000,-62000,-91500,-61000"
st "sf_sda_out(i)"
blo "-97000,-61200"
tm "WireNameMgr"
)
)
on &115
)
*1150 (Wire
uid 102483,0
shape (OrthoPolyLine
uid 102484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-66000,-123750,-66000"
pts [
"-123750,-66000"
"-141000,-66000"
]
)
end &243
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102488,0
va (VaSet
)
xt "-140000,-67000,-137400,-66000"
st "sf_txm"
blo "-140000,-66200"
tm "WireNameMgr"
)
)
on &68
)
*1151 (Wire
uid 102489,0
shape (OrthoPolyLine
uid 102490,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98250,-59000,-89000,-59000"
pts [
"-89000,-59000"
"-98250,-59000"
]
)
end &430
es 0
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102494,0
va (VaSet
)
xt "-97000,-60000,-92400,-59000"
st "sf_sda_t(i)"
blo "-97000,-59200"
tm "WireNameMgr"
)
)
on &116
)
*1152 (Wire
uid 102495,0
shape (OrthoPolyLine
uid 102496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-60000,-124000,-60000"
pts [
"-124000,-60000"
"-141000,-60000"
]
)
end &234
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102500,0
va (VaSet
)
xt "-140000,-61000,-136300,-60000"
st "sf_sda_io"
blo "-140000,-60200"
tm "WireNameMgr"
)
)
on &71
)
*1153 (Wire
uid 102501,0
shape (OrthoPolyLine
uid 102502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98250,-60000,-89000,-60000"
pts [
"-98250,-60000"
"-89000,-60000"
]
)
start &429
es 0
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102506,0
va (VaSet
)
xt "-97000,-61000,-92000,-60000"
st "sf_sda_in(i)"
blo "-97000,-60200"
tm "WireNameMgr"
)
)
on &171
)
*1154 (Wire
uid 102507,0
shape (OrthoPolyLine
uid 102508,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-61000,-124000,-61000"
pts [
"-124000,-61000"
"-141000,-61000"
]
)
end &237
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102512,0
va (VaSet
)
xt "-140000,-62000,-136800,-61000"
st "sf_scl_o"
blo "-140000,-61200"
tm "WireNameMgr"
)
)
on &69
)
*1155 (Wire
uid 102513,0
shape (OrthoPolyLine
uid 102514,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-49000,-128000,-49000"
pts [
"-128000,-49000"
"-141000,-49000"
]
)
start &245
end &239
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102518,0
va (VaSet
)
xt "-140000,-50000,-133600,-49000"
st "sf_rx_ratesel_o"
blo "-140000,-49200"
tm "WireNameMgr"
)
)
on &254
)
*1156 (Wire
uid 102519,0
shape (OrthoPolyLine
uid 102520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-40000,-124000,-40000"
pts [
"-141000,-40000"
"-124000,-40000"
]
)
start &241
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102524,0
va (VaSet
)
xt "-140000,-41000,-134200,-40000"
st "sf_mod_abs_i"
blo "-140000,-40200"
tm "WireNameMgr"
)
)
on &255
)
*1157 (Wire
uid 102525,0
shape (OrthoPolyLine
uid 102526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-48000,-128000,-48000"
pts [
"-128000,-48000"
"-141000,-48000"
]
)
start &245
end &233
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102530,0
va (VaSet
)
xt "-140000,-49000,-133600,-48000"
st "sf_tx_ratesel_o"
blo "-140000,-48200"
tm "WireNameMgr"
)
)
on &257
)
*1158 (Wire
uid 102531,0
shape (OrthoPolyLine
uid 102532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-39000,-124000,-39000"
pts [
"-141000,-39000"
"-124000,-39000"
]
)
start &240
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102536,0
va (VaSet
)
xt "-140000,-40000,-134700,-39000"
st "sf_tx_fault_i"
blo "-140000,-39200"
tm "WireNameMgr"
)
)
on &256
)
*1159 (Wire
uid 102537,0
shape (OrthoPolyLine
uid 102538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-58000,-124000,-58000"
pts [
"-124000,-58000"
"-141000,-58000"
]
)
end &238
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102542,0
va (VaSet
)
xt "-140000,-59000,-134900,-58000"
st "sf_tx_dis_o"
blo "-140000,-58200"
tm "WireNameMgr"
)
)
on &70
)
*1160 (Wire
uid 102543,0
shape (OrthoPolyLine
uid 102544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-141000,-67000,-123750,-67000"
pts [
"-123750,-67000"
"-141000,-67000"
]
)
end &235
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102548,0
va (VaSet
)
xt "-140000,-68000,-137500,-67000"
st "sf_txp"
blo "-140000,-67200"
tm "WireNameMgr"
)
)
on &74
)
*1161 (Wire
uid 102559,0
shape (OrthoPolyLine
uid 102560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-64000,-16750,-64000"
pts [
"-30000,-64000"
"-16750,-64000"
]
)
end &304
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102566,0
va (VaSet
)
xt "-29000,-65000,-25300,-64000"
st "sf_sda_in"
blo "-29000,-64200"
tm "WireNameMgr"
)
)
on &171
)
*1162 (Wire
uid 102567,0
shape (OrthoPolyLine
uid 102568,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-65000,-16750,-65000"
pts [
"-16750,-65000"
"-30000,-65000"
]
)
start &305
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102574,0
va (VaSet
)
xt "-29000,-66000,-24300,-65000"
st "sf_sda_out"
blo "-29000,-65200"
tm "WireNameMgr"
)
)
on &115
)
*1163 (Wire
uid 102575,0
shape (OrthoPolyLine
uid 102576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-63000,-16750,-63000"
pts [
"-16750,-63000"
"-30000,-63000"
]
)
start &306
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102582,0
va (VaSet
)
xt "-29000,-64000,-25700,-63000"
st "sf_sda_t"
blo "-29000,-63200"
tm "WireNameMgr"
)
)
on &116
)
*1164 (Wire
uid 102583,0
shape (OrthoPolyLine
uid 102584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-66000,-16750,-66000"
pts [
"-16750,-66000"
"-30000,-66000"
]
)
start &303
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102590,0
va (VaSet
)
xt "-29000,-67000,-25800,-66000"
st "sf_scl_o"
blo "-29000,-66200"
tm "WireNameMgr"
)
)
on &69
)
*1165 (Wire
uid 102591,0
shape (OrthoPolyLine
uid 102592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-61000,-16750,-61000"
pts [
"-16750,-61000"
"-30000,-61000"
]
)
start &302
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102598,0
va (VaSet
)
xt "-29000,-62000,-23900,-61000"
st "sf_tx_dis_o"
blo "-29000,-61200"
tm "WireNameMgr"
)
)
on &70
)
*1166 (Wire
uid 102599,0
shape (OrthoPolyLine
uid 102600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-70000,-16750,-70000"
pts [
"-16750,-70000"
"-30000,-70000"
]
)
start &299
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102606,0
va (VaSet
)
xt "-29000,-71000,-26400,-70000"
st "sf_txm"
blo "-29000,-70200"
tm "WireNameMgr"
)
)
on &68
)
*1167 (Wire
uid 102607,0
shape (OrthoPolyLine
uid 102608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-71000,-16750,-71000"
pts [
"-16750,-71000"
"-30000,-71000"
]
)
start &300
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102614,0
va (VaSet
)
xt "-29000,-72000,-26500,-71000"
st "sf_txp"
blo "-29000,-71200"
tm "WireNameMgr"
)
)
on &74
)
*1168 (Wire
uid 102615,0
shape (OrthoPolyLine
uid 102616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-69000,-16750,-69000"
pts [
"-30000,-69000"
"-16750,-69000"
]
)
end &298
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102622,0
va (VaSet
)
xt "-29000,-70000,-26500,-69000"
st "sf_rxp"
blo "-29000,-69200"
tm "WireNameMgr"
)
)
on &73
)
*1169 (Wire
uid 102623,0
shape (OrthoPolyLine
uid 102624,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-68000,-16750,-68000"
pts [
"-30000,-68000"
"-16750,-68000"
]
)
end &301
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 102629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102630,0
va (VaSet
)
xt "-29000,-69000,-26400,-68000"
st "sf_rxm"
blo "-29000,-68200"
tm "WireNameMgr"
)
)
on &72
)
*1170 (Wire
uid 103518,0
shape (OrthoPolyLine
uid 103519,0
va (VaSet
vasetType 3
)
xt "-55250,-110000,-46000,-110000"
pts [
"-55250,-110000"
"-46000,-110000"
]
)
start &94
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 103523,0
va (VaSet
)
xt "-54000,-111000,-52000,-110000"
st "clk40"
blo "-54000,-110200"
tm "WireNameMgr"
)
)
on &258
)
*1171 (Wire
uid 103536,0
shape (OrthoPolyLine
uid 103537,0
va (VaSet
vasetType 3
)
xt "-24000,-79000,-16750,-79000"
pts [
"-24000,-79000"
"-16750,-79000"
]
)
end &297
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 103541,0
va (VaSet
)
xt "-23000,-80000,-21000,-79000"
st "clk40"
blo "-23000,-79200"
tm "WireNameMgr"
)
)
on &258
)
*1172 (Wire
uid 105995,0
shape (OrthoPolyLine
uid 105996,0
va (VaSet
vasetType 3
)
xt "95750,-86000,107000,-86000"
pts [
"95750,-86000"
"107000,-86000"
]
)
start &333
end &340
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 105997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 105998,0
va (VaSet
)
xt "98000,-87000,105400,-86000"
st "ibe_spita_com_po"
blo "98000,-86200"
tm "WireNameMgr"
)
)
on &347
)
*1173 (Wire
uid 105999,0
shape (OrthoPolyLine
uid 106000,0
va (VaSet
vasetType 3
)
xt "95750,-83000,107000,-83000"
pts [
"95750,-83000"
"107000,-83000"
]
)
start &353
end &349
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106002,0
va (VaSet
)
xt "98000,-84000,104600,-83000"
st "ibe_spita_do_pi"
blo "98000,-83200"
tm "WireNameMgr"
)
)
on &359
)
*1174 (Wire
uid 106003,0
shape (OrthoPolyLine
uid 106004,0
va (VaSet
vasetType 3
)
xt "95750,-88000,107000,-88000"
pts [
"95750,-88000"
"107000,-88000"
]
)
start &327
end &342
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106006,0
va (VaSet
)
xt "98000,-89000,105000,-88000"
st "ibe_spita_clk_mo"
blo "98000,-88200"
tm "WireNameMgr"
)
)
on &346
)
*1175 (Wire
uid 106007,0
shape (OrthoPolyLine
uid 106008,0
va (VaSet
vasetType 3
)
xt "95750,-82000,107000,-82000"
pts [
"95750,-82000"
"107000,-82000"
]
)
start &354
end &350
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106010,0
va (VaSet
)
xt "98000,-83000,104700,-82000"
st "ibe_spita_do_mi"
blo "98000,-82200"
tm "WireNameMgr"
)
)
on &360
)
*1176 (Wire
uid 106011,0
shape (OrthoPolyLine
uid 106012,0
va (VaSet
vasetType 3
)
xt "55750,-89000,86250,-89000"
pts [
"55750,-89000"
"86250,-89000"
]
)
start &1019
end &328
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106016,0
va (VaSet
)
xt "74000,-90000,79000,-89000"
st "ibst_spi_clk"
blo "74000,-89200"
tm "WireNameMgr"
)
)
on &343
)
*1177 (Wire
uid 106017,0
shape (OrthoPolyLine
uid 106018,0
va (VaSet
vasetType 3
)
xt "95750,-89000,107000,-89000"
pts [
"95750,-89000"
"107000,-89000"
]
)
start &326
end &341
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106020,0
va (VaSet
)
xt "98000,-90000,104900,-89000"
st "ibe_spita_clk_po"
blo "98000,-89200"
tm "WireNameMgr"
)
)
on &345
)
*1178 (Wire
uid 106021,0
shape (OrthoPolyLine
uid 106022,0
va (VaSet
vasetType 3
)
xt "55750,-86000,86250,-86000"
pts [
"55750,-86000"
"86250,-86000"
]
)
start &1020
end &335
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106026,0
va (VaSet
)
xt "74000,-87000,79500,-86000"
st "ibst_spi_com"
blo "74000,-86200"
tm "WireNameMgr"
)
)
on &344
)
*1179 (Wire
uid 106033,0
shape (OrthoPolyLine
uid 106034,0
va (VaSet
vasetType 3
)
xt "95750,-85000,107000,-85000"
pts [
"95750,-85000"
"107000,-85000"
]
)
start &334
end &339
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106036,0
va (VaSet
)
xt "98000,-86000,105500,-85000"
st "ibe_spita_com_mo"
blo "98000,-85200"
tm "WireNameMgr"
)
)
on &348
)
*1180 (Wire
uid 106134,0
shape (OrthoPolyLine
uid 106135,0
va (VaSet
vasetType 3
)
xt "73000,-83000,86250,-83000"
pts [
"86250,-83000"
"73000,-83000"
]
)
start &352
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 106138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106139,0
va (VaSet
)
xt "74000,-84000,79000,-83000"
st "ibst_spi_do"
blo "74000,-83200"
tm "WireNameMgr"
)
)
on &358
)
*1181 (Wire
uid 108001,0
shape (OrthoPolyLine
uid 108002,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-57000,-16750,-57000"
pts [
"-30000,-57000"
"-16750,-57000"
]
)
end &309
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108008,0
va (VaSet
)
xt "-29000,-58000,-23700,-57000"
st "sf_tx_fault_i"
blo "-29000,-57200"
tm "WireNameMgr"
)
)
on &256
)
*1182 (Wire
uid 108009,0
shape (OrthoPolyLine
uid 108010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-58000,-16750,-58000"
pts [
"-30000,-58000"
"-16750,-58000"
]
)
end &307
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108016,0
va (VaSet
)
xt "-29000,-59000,-23200,-58000"
st "sf_mod_abs_i"
blo "-29000,-58200"
tm "WireNameMgr"
)
)
on &255
)
*1183 (Wire
uid 108017,0
shape (OrthoPolyLine
uid 108018,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-59000,-16750,-59000"
pts [
"-30000,-59000"
"-16750,-59000"
]
)
end &310
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108024,0
va (VaSet
)
xt "-29000,-60000,-26000,-59000"
st "sf_los_i"
blo "-29000,-59200"
tm "WireNameMgr"
)
)
on &253
)
*1184 (Wire
uid 108079,0
shape (OrthoPolyLine
uid 108080,0
va (VaSet
vasetType 3
)
xt "9750,-63000,30250,-63000"
pts [
"9750,-63000"
"30250,-63000"
]
)
start &311
end &1025
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108084,0
va (VaSet
)
xt "11000,-64000,13200,-63000"
st "rx_ok"
blo "11000,-63200"
tm "WireNameMgr"
)
)
on &363
)
*1185 (Wire
uid 108087,0
shape (OrthoPolyLine
uid 108088,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-60000,30250,-60000"
pts [
"9750,-60000"
"30250,-60000"
]
)
start &312
end &1023
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108092,0
va (VaSet
)
xt "11000,-61000,16000,-60000"
st "sf_mac_stat"
blo "11000,-60200"
tm "WireNameMgr"
)
)
on &365
)
*1186 (Wire
uid 108095,0
shape (OrthoPolyLine
uid 108096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-61000,30250,-61000"
pts [
"9750,-61000"
"30250,-61000"
]
)
start &313
end &1022
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108100,0
va (VaSet
)
xt "11000,-62000,16500,-61000"
st "sf_stat_word"
blo "11000,-61200"
tm "WireNameMgr"
)
)
on &364
)
*1187 (Wire
uid 108103,0
shape (OrthoPolyLine
uid 108104,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-65000,30250,-65000"
pts [
"9750,-65000"
"30250,-65000"
]
)
start &314
end &1024
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108108,0
va (VaSet
)
xt "11000,-66000,15700,-65000"
st "sf_syncacq"
blo "11000,-65200"
tm "WireNameMgr"
)
)
on &361
)
*1188 (Wire
uid 108111,0
shape (OrthoPolyLine
uid 108112,0
va (VaSet
vasetType 3
)
xt "9750,-64000,30250,-64000"
pts [
"9750,-64000"
"30250,-64000"
]
)
start &315
end &1026
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 108115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108116,0
va (VaSet
)
xt "11000,-65000,13200,-64000"
st "tx_ok"
blo "11000,-64200"
tm "WireNameMgr"
)
)
on &362
)
*1189 (Wire
uid 113040,0
shape (OrthoPolyLine
uid 113041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-66000,68000,-66000"
pts [
"55750,-66000"
"68000,-66000"
]
)
start &1027
end &366
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 113044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 113045,0
va (VaSet
)
xt "57000,-67000,64800,-66000"
st "ibemon_convst_no"
blo "57000,-66200"
tm "WireNameMgr"
)
)
on &367
)
*1190 (Wire
uid 122784,0
shape (OrthoPolyLine
uid 122785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,-5000,16000,-5000"
pts [
"5750,-5000"
"16000,-5000"
]
)
start &377
end &424
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122789,0
va (VaSet
)
xt "7000,-6000,10500,-5000"
st "DDR_DQ"
blo "7000,-5200"
tm "WireNameMgr"
)
)
on &397
)
*1191 (Wire
uid 122792,0
shape (OrthoPolyLine
uid 122793,0
va (VaSet
vasetType 3
)
xt "5750,-4000,16000,-4000"
pts [
"5750,-4000"
"16000,-4000"
]
)
start &378
end &423
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122797,0
va (VaSet
)
xt "7000,-5000,11600,-4000"
st "DDR_LDQS"
blo "7000,-4200"
tm "WireNameMgr"
)
)
on &398
)
*1192 (Wire
uid 122800,0
shape (OrthoPolyLine
uid 122801,0
va (VaSet
vasetType 3
)
xt "5750,-3000,16000,-3000"
pts [
"5750,-3000"
"16000,-3000"
]
)
start &379
end &425
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122805,0
va (VaSet
)
xt "7000,-4000,11700,-3000"
st "DDR_UDQS"
blo "7000,-3200"
tm "WireNameMgr"
)
)
on &399
)
*1193 (Wire
uid 122808,0
shape (OrthoPolyLine
uid 122809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,-2000,16000,-2000"
pts [
"5750,-2000"
"16000,-2000"
]
)
start &380
end &421
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122813,0
va (VaSet
)
xt "7000,-3000,10500,-2000"
st "DDR_BA"
blo "7000,-2200"
tm "WireNameMgr"
)
)
on &400
)
*1194 (Wire
uid 122816,0
shape (OrthoPolyLine
uid 122817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,-1000,16000,-1000"
pts [
"5750,-1000"
"16000,-1000"
]
)
start &381
end &420
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122821,0
va (VaSet
)
xt "7000,-2000,11700,-1000"
st "DDR_ADDR"
blo "7000,-1200"
tm "WireNameMgr"
)
)
on &401
)
*1195 (Wire
uid 122824,0
shape (OrthoPolyLine
uid 122825,0
va (VaSet
vasetType 3
)
xt "5750,0,16000,0"
pts [
"5750,0"
"16000,0"
]
)
start &382
end &416
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122829,0
va (VaSet
)
xt "7000,-1000,10500,0"
st "DDR_CK"
blo "7000,-200"
tm "WireNameMgr"
)
)
on &402
)
*1196 (Wire
uid 122832,0
shape (OrthoPolyLine
uid 122833,0
va (VaSet
vasetType 3
)
xt "5750,1000,16000,1000"
pts [
"5750,1000"
"16000,1000"
]
)
start &383
end &415
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122837,0
va (VaSet
)
xt "7000,0,12000,1000"
st "DDR_CLK_n"
blo "7000,800"
tm "WireNameMgr"
)
)
on &426
)
*1197 (Wire
uid 122840,0
shape (OrthoPolyLine
uid 122841,0
va (VaSet
vasetType 3
)
xt "5750,2000,16000,2000"
pts [
"5750,2000"
"16000,2000"
]
)
start &384
end &413
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122845,0
va (VaSet
)
xt "7000,1000,11500,2000"
st "DDR_CS_n"
blo "7000,1800"
tm "WireNameMgr"
)
)
on &403
)
*1198 (Wire
uid 122848,0
shape (OrthoPolyLine
uid 122849,0
va (VaSet
vasetType 3
)
xt "5750,3000,16000,3000"
pts [
"5750,3000"
"16000,3000"
]
)
start &385
end &414
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122853,0
va (VaSet
)
xt "7000,2000,10500,3000"
st "DDR_CE"
blo "7000,2800"
tm "WireNameMgr"
)
)
on &404
)
*1199 (Wire
uid 122856,0
shape (OrthoPolyLine
uid 122857,0
va (VaSet
vasetType 3
)
xt "5750,4000,16000,4000"
pts [
"5750,4000"
"16000,4000"
]
)
start &386
end &418
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122861,0
va (VaSet
)
xt "7000,3000,12100,4000"
st "DDR_RAS_n"
blo "7000,3800"
tm "WireNameMgr"
)
)
on &405
)
*1200 (Wire
uid 122864,0
shape (OrthoPolyLine
uid 122865,0
va (VaSet
vasetType 3
)
xt "5750,5000,16000,5000"
pts [
"5750,5000"
"16000,5000"
]
)
start &387
end &419
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122869,0
va (VaSet
)
xt "7000,4000,12100,5000"
st "DDR_CAS_n"
blo "7000,4800"
tm "WireNameMgr"
)
)
on &406
)
*1201 (Wire
uid 122872,0
shape (OrthoPolyLine
uid 122873,0
va (VaSet
vasetType 3
)
xt "5750,6000,16000,6000"
pts [
"5750,6000"
"16000,6000"
]
)
start &388
end &412
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122877,0
va (VaSet
)
xt "7000,5000,11600,6000"
st "DDR_WE_n"
blo "7000,5800"
tm "WireNameMgr"
)
)
on &407
)
*1202 (Wire
uid 122880,0
shape (OrthoPolyLine
uid 122881,0
va (VaSet
vasetType 3
)
xt "5750,7000,16000,7000"
pts [
"5750,7000"
"16000,7000"
]
)
start &389
end &422
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122885,0
va (VaSet
)
xt "7000,6000,11100,7000"
st "DDR_LDM"
blo "7000,6800"
tm "WireNameMgr"
)
)
on &408
)
*1203 (Wire
uid 122888,0
shape (OrthoPolyLine
uid 122889,0
va (VaSet
vasetType 3
)
xt "5750,8000,16000,8000"
pts [
"5750,8000"
"16000,8000"
]
)
start &390
end &411
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122893,0
va (VaSet
)
xt "7000,7000,11200,8000"
st "DDR_UDM"
blo "7000,7800"
tm "WireNameMgr"
)
)
on &409
)
*1204 (Wire
uid 122912,0
shape (OrthoPolyLine
uid 122913,0
va (VaSet
vasetType 3
)
xt "5750,11000,16000,11000"
pts [
"5750,11000"
"16000,11000"
]
)
start &393
end &417
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122917,0
va (VaSet
)
xt "7000,10000,11600,11000"
st "DDR_CLKE"
blo "7000,10800"
tm "WireNameMgr"
)
)
on &410
)
*1205 (Wire
uid 122920,0
shape (OrthoPolyLine
uid 122921,0
va (VaSet
vasetType 3
)
xt "-27000,-5000,-15750,-5000"
pts [
"-27000,-5000"
"-15750,-5000"
]
)
end &374
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122925,0
va (VaSet
)
xt "-26000,-6000,-23500,-5000"
st "clk125"
blo "-26000,-5200"
tm "WireNameMgr"
)
)
on &78
)
*1206 (Wire
uid 122928,0
shape (OrthoPolyLine
uid 122929,0
va (VaSet
vasetType 3
)
xt "-27000,-4000,-15750,-4000"
pts [
"-27000,-4000"
"-15750,-4000"
]
)
end &375
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122933,0
va (VaSet
)
xt "-26000,-5000,-19500,-4000"
st "rst_poweron_ni"
blo "-26000,-4200"
tm "WireNameMgr"
)
)
on &60
)
*1207 (Wire
uid 122936,0
shape (OrthoPolyLine
uid 122937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-27000,-3000,-15750,-3000"
pts [
"-27000,-3000"
"-15750,-3000"
]
)
end &376
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 122940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122941,0
va (VaSet
)
xt "-26000,-4000,-21900,-3000"
st "sw_hex_ni"
blo "-26000,-3200"
tm "WireNameMgr"
)
)
on &113
)
*1208 (Wire
uid 124062,0
shape (OrthoPolyLine
uid 124063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,-80000,30250,-80000"
pts [
"30250,-80000"
"9750,-80000"
]
)
start &1036
end &320
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 124066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124067,0
va (VaSet
)
xt "11000,-81000,13100,-80000"
st "rx_lls"
blo "11000,-80200"
tm "WireNameMgr"
)
)
on &437
)
*1209 (Wire
uid 124361,0
shape (OrthoPolyLine
uid 124362,0
va (VaSet
vasetType 3
)
xt "9750,-71000,30250,-71000"
pts [
"9750,-71000"
"30250,-71000"
]
)
start &317
end &1034
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 124365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124366,0
va (VaSet
)
xt "11000,-72000,13200,-71000"
st "tx_lld"
blo "11000,-71200"
tm "WireNameMgr"
)
)
on &436
)
*1210 (Wire
uid 124369,0
shape (OrthoPolyLine
uid 124370,0
va (VaSet
vasetType 3
)
xt "9750,-72000,30250,-72000"
pts [
"30250,-72000"
"9750,-72000"
]
)
start &1033
end &318
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 124373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124374,0
va (VaSet
)
xt "11000,-73000,13100,-72000"
st "tx_lls"
blo "11000,-72200"
tm "WireNameMgr"
)
)
on &435
)
*1211 (Wire
uid 124414,0
shape (OrthoPolyLine
uid 124415,0
va (VaSet
vasetType 3
)
xt "-78000,1000,-71000,1000"
pts [
"-78000,1000"
"-71000,1000"
]
)
start &559
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 124418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124419,0
va (VaSet
)
xt "-76000,0,-74900,1000"
st "LO"
blo "-76000,800"
tm "WireNameMgr"
)
)
on &75
)
*1212 (Wire
uid 125014,0
shape (OrthoPolyLine
uid 125015,0
va (VaSet
vasetType 3
)
xt "9750,-79000,30250,-79000"
pts [
"30250,-79000"
"9750,-79000"
]
)
start &1035
end &319
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 125018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 125019,0
va (VaSet
)
xt "11000,-80000,13200,-79000"
st "rx_lld"
blo "11000,-79200"
tm "WireNameMgr"
)
)
on &438
)
*1213 (Wire
uid 128583,0
shape (OrthoPolyLine
uid 128584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-99000,65000,-99000"
pts [
"55750,-99000"
"65000,-99000"
]
)
start &1038
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 128587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128588,0
va (VaSet
)
xt "57000,-100000,59800,-99000"
st "rawsigs"
blo "57000,-99200"
tm "WireNameMgr"
)
)
on &441
)
*1214 (Wire
uid 135203,0
shape (OrthoPolyLine
uid 135204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-106000,65000,-106000"
pts [
"55750,-106000"
"65000,-106000"
]
)
start &1039
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 135207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 135208,0
va (VaSet
)
xt "57000,-107000,58200,-106000"
st "reg"
blo "57000,-106200"
tm "WireNameMgr"
)
)
on &445
)
*1215 (Wire
uid 136195,0
shape (OrthoPolyLine
uid 136196,0
va (VaSet
vasetType 3
)
xt "-55250,-90000,-46000,-90000"
pts [
"-55250,-90000"
"-46000,-90000"
]
)
start &97
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 136199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136200,0
va (VaSet
)
xt "-54000,-91000,-50600,-90000"
st "strobe40"
blo "-54000,-90200"
tm "WireNameMgr"
)
)
on &447
)
*1216 (Wire
uid 136201,0
shape (OrthoPolyLine
uid 136202,0
va (VaSet
vasetType 3
)
xt "19000,-100000,30250,-100000"
pts [
"19000,-100000"
"30250,-100000"
]
)
end &1018
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 136205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136206,0
va (VaSet
)
xt "20000,-101000,22000,-100000"
st "clk80"
blo "20000,-100200"
tm "WireNameMgr"
)
)
on &79
)
*1217 (Wire
uid 136219,0
shape (OrthoPolyLine
uid 136220,0
va (VaSet
vasetType 3
)
xt "19000,-99000,30250,-99000"
pts [
"19000,-99000"
"30250,-99000"
]
)
end &1021
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 136223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136224,0
va (VaSet
)
xt "20000,-100000,22000,-99000"
st "clk40"
blo "20000,-99200"
tm "WireNameMgr"
)
)
on &258
)
*1218 (Wire
uid 136231,0
shape (OrthoPolyLine
uid 136232,0
va (VaSet
vasetType 3
)
xt "19000,-97000,30250,-97000"
pts [
"19000,-97000"
"30250,-97000"
]
)
end &1040
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 136235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136236,0
va (VaSet
)
xt "20000,-98000,23400,-97000"
st "strobe40"
blo "20000,-97200"
tm "WireNameMgr"
)
)
on &447
)
*1219 (Wire
uid 138146,0
shape (OrthoPolyLine
uid 138147,0
va (VaSet
vasetType 3
)
xt "-78000,0,-71000,0"
pts [
"-78000,0"
"-71000,0"
]
)
start &559
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 138150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138151,0
va (VaSet
)
xt "-76000,-1000,-75200,0"
st "HI"
blo "-76000,-200"
tm "WireNameMgr"
)
)
on &448
)
*1220 (Wire
uid 138918,0
shape (OrthoPolyLine
uid 138919,0
va (VaSet
vasetType 3
)
xt "-55250,-96000,-46000,-96000"
pts [
"-55250,-96000"
"-46000,-96000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 138922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138923,0
va (VaSet
)
xt "-54000,-97000,-51500,-96000"
st "rst125"
blo "-54000,-96200"
tm "WireNameMgr"
)
)
on &449
)
*1221 (Wire
uid 140583,0
shape (OrthoPolyLine
uid 140584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-98000,65000,-98000"
pts [
"55750,-98000"
"65000,-98000"
]
)
start &1042
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 140587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140588,0
va (VaSet
)
xt "57000,-99000,59700,-98000"
st "outsigs"
blo "57000,-98200"
tm "WireNameMgr"
)
)
on &450
)
*1222 (Wire
uid 141450,0
shape (OrthoPolyLine
uid 141451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-97000,65000,-97000"
pts [
"65000,-97000"
"55750,-97000"
]
)
end &1043
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 141454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 141455,0
va (VaSet
)
xt "57000,-98000,62200,-97000"
st "dbg_outsigs"
blo "57000,-97200"
tm "WireNameMgr"
)
)
on &451
)
*1223 (Wire
uid 141837,0
shape (OrthoPolyLine
uid 141838,0
va (VaSet
vasetType 3
)
xt "-55250,-112000,-46000,-112000"
pts [
"-55250,-112000"
"-46000,-112000"
]
)
start &98
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 141841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 141842,0
va (VaSet
)
xt "-54000,-113000,-51500,-112000"
st "clk160"
blo "-54000,-112200"
tm "WireNameMgr"
)
)
on &452
)
*1224 (Wire
uid 145800,0
shape (OrthoPolyLine
uid 145801,0
va (VaSet
vasetType 3
)
xt "-55250,-88000,-46000,-88000"
pts [
"-55250,-88000"
"-46000,-88000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 145805,0
va (VaSet
)
xt "-54000,-89000,-49300,-88000"
st "clk_ext_on"
blo "-54000,-88200"
tm "WireNameMgr"
)
)
on &453
)
*1225 (Wire
uid 145814,0
shape (OrthoPolyLine
uid 145815,0
va (VaSet
vasetType 3
)
xt "19000,-95000,30250,-95000"
pts [
"19000,-95000"
"30250,-95000"
]
)
end &1044
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 145819,0
va (VaSet
)
xt "20000,-96000,24700,-95000"
st "clk_ext_on"
blo "20000,-95200"
tm "WireNameMgr"
)
)
on &453
)
*1226 (Wire
uid 145826,0
shape (OrthoPolyLine
uid 145827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-86250,-95000,-75750,-95000"
pts [
"-86250,-95000"
"-75750,-95000"
]
)
end &100
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 145833,0
va (VaSet
)
xt "-85000,-96000,-83800,-95000"
st "reg"
blo "-85000,-95200"
tm "WireNameMgr"
)
)
on &445
)
*1227 (Wire
uid 148885,0
shape (OrthoPolyLine
uid 148886,0
va (VaSet
vasetType 3
)
xt "132000,-89000,137250,-89000"
pts [
"132000,-89000"
"137250,-89000"
]
)
end &890
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148890,0
va (VaSet
)
xt "133000,-90000,134000,-89000"
st "rst"
blo "133000,-89200"
tm "WireNameMgr"
)
)
on &707
)
*1228 (Wire
uid 148891,0
shape (OrthoPolyLine
uid 148892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-54000,137250,-54000"
pts [
"121000,-54000"
"137250,-54000"
]
)
end &642
sat 16
eat 32
sty 1
sl "(OS_ID0_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148896,0
va (VaSet
)
xt "122000,-55000,131200,-54000"
st "outsigs(OS_ID0_COM)"
blo "122000,-54200"
tm "WireNameMgr"
)
)
on &450
)
*1229 (Wire
uid 148897,0
shape (OrthoPolyLine
uid 148898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-60000,175000,-60000"
pts [
"158750,-60000"
"175000,-60000"
]
)
start &660
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148902,0
va (VaSet
)
xt "160000,-61000,171200,-60000"
st "dbg_outsigs(OS_ID0_COM)"
blo "160000,-60200"
tm "WireNameMgr"
)
)
on &451
)
*1230 (Wire
uid 148903,0
shape (OrthoPolyLine
uid 148904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-74000,175000,-74000"
pts [
"158750,-74000"
"175000,-74000"
]
)
start &903
sat 32
eat 16
sty 1
sl "(OS_STB_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148908,0
va (VaSet
)
xt "160000,-75000,171400,-74000"
st "dbg_outsigs(OS_STB_NOS)"
blo "160000,-74200"
tm "WireNameMgr"
)
)
on &451
)
*1231 (Wire
uid 148909,0
shape (OrthoPolyLine
uid 148910,0
va (VaSet
vasetType 3
)
xt "158750,-51000,174000,-51000"
pts [
"158750,-51000"
"166000,-51000"
"174000,-51000"
]
)
start &644
end &476
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148912,0
va (VaSet
)
xt "160000,-52000,166100,-51000"
st "ibepp0_clk_po"
blo "160000,-51200"
tm "WireNameMgr"
)
)
on &500
)
*1232 (Wire
uid 148913,0
shape (OrthoPolyLine
uid 148914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-72000,174000,-72000"
pts [
"174000,-72000"
"166000,-72000"
"158750,-72000"
]
)
start &570
end &900
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148916,0
va (VaSet
)
xt "160000,-73000,163800,-72000"
st "ibe_do_pi"
blo "160000,-72200"
tm "WireNameMgr"
)
)
on &501
)
*1233 (Wire
uid 148923,0
shape (OrthoPolyLine
uid 148924,0
va (VaSet
vasetType 3
)
xt "123000,-29000,129000,-29000"
pts [
"123000,-29000"
"129000,-29000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148928,0
va (VaSet
)
xt "124000,-30000,127300,-29000"
st "com_abc"
blo "124000,-29200"
tm "WireNameMgr"
)
)
on &446
)
*1234 (Wire
uid 148929,0
shape (OrthoPolyLine
uid 148930,0
va (VaSet
vasetType 3
)
xt "158750,-108000,174000,-108000"
pts [
"158750,-108000"
"166000,-108000"
"174000,-108000"
]
)
start &596
end &456
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148932,0
va (VaSet
)
xt "160000,-109000,165400,-108000"
st "ibe_cmdt_po"
blo "160000,-108200"
tm "WireNameMgr"
)
)
on &502
)
*1235 (Wire
uid 148933,0
shape (OrthoPolyLine
uid 148934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-71000,174000,-71000"
pts [
"174000,-71000"
"166000,-71000"
"158750,-71000"
]
)
start &571
end &901
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148936,0
va (VaSet
)
xt "160000,-72000,163900,-71000"
st "ibe_do_mi"
blo "160000,-71200"
tm "WireNameMgr"
)
)
on &503
)
*1236 (Wire
uid 148937,0
shape (OrthoPolyLine
uid 148938,0
va (VaSet
vasetType 3
)
xt "158750,-28000,174000,-28000"
pts [
"158750,-28000"
"166000,-28000"
"174000,-28000"
]
)
start &613
end &486
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148940,0
va (VaSet
)
xt "160000,-29000,166000,-28000"
st "ibepp1_bc_po"
blo "160000,-28200"
tm "WireNameMgr"
)
)
on &504
)
*1237 (Wire
uid 148941,0
shape (OrthoPolyLine
uid 148942,0
va (VaSet
vasetType 3
)
xt "158750,-27000,174000,-27000"
pts [
"158750,-27000"
"166000,-27000"
"174000,-27000"
]
)
start &614
end &487
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148944,0
va (VaSet
)
xt "160000,-28000,166100,-27000"
st "ibepp1_bc_mo"
blo "160000,-27200"
tm "WireNameMgr"
)
)
on &505
)
*1238 (Wire
uid 148945,0
shape (OrthoPolyLine
uid 148946,0
va (VaSet
vasetType 3
)
xt "132000,-113000,137250,-113000"
pts [
"132000,-113000"
"137250,-113000"
]
)
end &576
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148950,0
va (VaSet
)
xt "133000,-114000,134000,-113000"
st "rst"
blo "133000,-113200"
tm "WireNameMgr"
)
)
on &707
)
*1239 (Wire
uid 148951,0
shape (OrthoPolyLine
uid 148952,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-103000,137250,-103000"
pts [
"121000,-103000"
"137250,-103000"
]
)
end &588
sat 16
eat 32
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148956,0
va (VaSet
)
xt "122000,-104000,131200,-103000"
st "outsigs(OS_STT_NOS)"
blo "122000,-103200"
tm "WireNameMgr"
)
)
on &450
)
*1240 (Wire
uid 148957,0
shape (OrthoPolyLine
uid 148958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-50000,137250,-50000"
pts [
"121000,-50000"
"137250,-50000"
]
)
end &665
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_COM_J37_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148962,0
va (VaSet
)
xt "122000,-51000,136600,-50000"
st "reg(R_COM_ENA)(B_COM_J37_L1)"
blo "122000,-50200"
tm "WireNameMgr"
)
)
on &445
)
*1241 (Wire
uid 148963,0
shape (OrthoPolyLine
uid 148964,0
va (VaSet
vasetType 3
)
xt "130000,-34000,137250,-34000"
pts [
"130000,-34000"
"137250,-34000"
]
)
end &606
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148968,0
va (VaSet
)
xt "131000,-35000,132000,-34000"
st "rst"
blo "131000,-34200"
tm "WireNameMgr"
)
)
on &707
)
*1242 (Wire
uid 148969,0
shape (OrthoPolyLine
uid 148970,0
va (VaSet
vasetType 3
)
xt "130000,-63000,137250,-63000"
pts [
"130000,-63000"
"137250,-63000"
]
)
end &643
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148974,0
va (VaSet
)
xt "131000,-64000,134400,-63000"
st "strobe40"
blo "131000,-63200"
tm "WireNameMgr"
)
)
on &447
)
*1243 (Wire
uid 148981,0
shape (OrthoPolyLine
uid 148982,0
va (VaSet
vasetType 3
)
xt "130000,-35000,137250,-35000"
pts [
"130000,-35000"
"137250,-35000"
]
)
end &605
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148986,0
va (VaSet
)
xt "131000,-36000,133000,-35000"
st "clk80"
blo "131000,-35200"
tm "WireNameMgr"
)
)
on &79
)
*1244 (Wire
uid 148987,0
shape (OrthoPolyLine
uid 148988,0
va (VaSet
vasetType 3
)
xt "158750,-80000,174000,-80000"
pts [
"158750,-80000"
"166000,-80000"
"174000,-80000"
]
)
start &894
end &466
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148990,0
va (VaSet
)
xt "160000,-81000,164600,-80000"
st "ibe_l1r_po"
blo "160000,-80200"
tm "WireNameMgr"
)
)
on &506
)
*1245 (Wire
uid 148991,0
shape (OrthoPolyLine
uid 148992,0
va (VaSet
vasetType 3
)
xt "158750,-23000,174000,-23000"
pts [
"158750,-23000"
"166000,-23000"
"174000,-23000"
]
)
start &624
end &489
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148994,0
va (VaSet
)
xt "160000,-24000,166800,-23000"
st "ibepp1_lone_mo"
blo "160000,-23200"
tm "WireNameMgr"
)
)
on &507
)
*1246 (Wire
uid 148995,0
shape (OrthoPolyLine
uid 148996,0
va (VaSet
vasetType 3
)
xt "158750,-110000,174000,-110000"
pts [
"158750,-110000"
"166000,-110000"
"174000,-110000"
]
)
start &578
end &455
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 148997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148998,0
va (VaSet
)
xt "160000,-111000,165400,-110000"
st "ibe_bcot_mo"
blo "160000,-110200"
tm "WireNameMgr"
)
)
on &508
)
*1247 (Wire
uid 148999,0
shape (OrthoPolyLine
uid 149000,0
va (VaSet
vasetType 3
)
xt "158750,-87000,174000,-87000"
pts [
"158750,-87000"
"166000,-87000"
"174000,-87000"
]
)
start &891
end &462
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149002,0
va (VaSet
)
xt "160000,-88000,165000,-87000"
st "ibe_bco_po"
blo "160000,-87200"
tm "WireNameMgr"
)
)
on &509
)
*1248 (Wire
uid 149003,0
shape (OrthoPolyLine
uid 149004,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-20000,137250,-20000"
pts [
"121000,-20000"
"137250,-20000"
]
)
end &618
sat 16
eat 32
sty 1
sl "(OS_ID0_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149008,0
va (VaSet
)
xt "122000,-21000,130900,-20000"
st "outsigs(OS_ID0_L1R)"
blo "122000,-20200"
tm "WireNameMgr"
)
)
on &450
)
*1249 (Wire
uid 149009,0
shape (OrthoPolyLine
uid 149010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-17000,137250,-17000"
pts [
"121000,-17000"
"137250,-17000"
]
)
end &617
sat 16
eat 32
sty 1
sl "(OS_ID1_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149014,0
va (VaSet
)
xt "122000,-18000,130900,-17000"
st "outsigs(OS_ID1_RST)"
blo "122000,-17200"
tm "WireNameMgr"
)
)
on &450
)
*1250 (Wire
uid 149015,0
shape (OrthoPolyLine
uid 149016,0
va (VaSet
vasetType 3
)
xt "158750,-50000,174000,-50000"
pts [
"158750,-50000"
"166000,-50000"
"174000,-50000"
]
)
start &645
end &477
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149018,0
va (VaSet
)
xt "160000,-51000,166200,-50000"
st "ibepp0_clk_mo"
blo "160000,-50200"
tm "WireNameMgr"
)
)
on &510
)
*1251 (Wire
uid 149019,0
shape (OrthoPolyLine
uid 149020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-102000,175000,-102000"
pts [
"158750,-102000"
"175000,-102000"
]
)
start &590
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149024,0
va (VaSet
)
xt "160000,-103000,171000,-102000"
st "dbg_outsigs(OS_STT_L1R)"
blo "160000,-102200"
tm "WireNameMgr"
)
)
on &451
)
*1252 (Wire
uid 149025,0
shape (OrthoPolyLine
uid 149026,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-80000,137250,-80000"
pts [
"121000,-80000"
"137250,-80000"
]
)
end &899
sat 16
eat 32
sty 1
sl "(OS_STB_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149030,0
va (VaSet
)
xt "122000,-81000,131200,-80000"
st "outsigs(OS_STB_L1R)"
blo "122000,-80200"
tm "WireNameMgr"
)
)
on &450
)
*1253 (Wire
uid 149031,0
shape (OrthoPolyLine
uid 149032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-105000,137250,-105000"
pts [
"121000,-105000"
"137250,-105000"
]
)
end &594
sat 16
eat 32
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149036,0
va (VaSet
)
xt "122000,-106000,131300,-105000"
st "outsigs(OS_STT_COM)"
blo "122000,-105200"
tm "WireNameMgr"
)
)
on &450
)
*1254 (Wire
uid 149037,0
shape (OrthoPolyLine
uid 149038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-95000,174000,-95000"
pts [
"174000,-95000"
"166000,-95000"
"158750,-95000"
]
)
start &569
end &587
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149040,0
va (VaSet
)
xt "160000,-96000,164700,-95000"
st "ibe_dot_mi"
blo "160000,-95200"
tm "WireNameMgr"
)
)
on &511
)
*1255 (Wire
uid 149041,0
shape (OrthoPolyLine
uid 149042,0
va (VaSet
vasetType 3
)
xt "158750,-42000,174000,-42000"
pts [
"158750,-42000"
"166000,-42000"
"174000,-42000"
]
)
start &650
end &482
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149044,0
va (VaSet
)
xt "160000,-43000,166600,-42000"
st "ibepp0_hrst_po"
blo "160000,-42200"
tm "WireNameMgr"
)
)
on &512
)
*1256 (Wire
uid 149045,0
shape (OrthoPolyLine
uid 149046,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-82000,175000,-82000"
pts [
"158750,-82000"
"175000,-82000"
]
)
start &911
es 0
sat 32
eat 16
sty 1
sl "(OS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149050,0
va (VaSet
)
xt "160000,-83000,171500,-82000"
st "dbg_outsigs(OS_STB_COM)"
blo "160000,-82200"
tm "WireNameMgr"
)
)
on &451
)
*1257 (Wire
uid 149051,0
shape (OrthoPolyLine
uid 149052,0
va (VaSet
vasetType 3
)
xt "158750,-41000,174000,-41000"
pts [
"158750,-41000"
"166000,-41000"
"174000,-41000"
]
)
start &651
end &483
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149054,0
va (VaSet
)
xt "160000,-42000,166700,-41000"
st "ibepp0_hrst_mo"
blo "160000,-41200"
tm "WireNameMgr"
)
)
on &513
)
*1258 (Wire
uid 149055,0
shape (OrthoPolyLine
uid 149056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-53000,175000,-53000"
pts [
"158750,-53000"
"175000,-53000"
]
)
start &661
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149060,0
va (VaSet
)
xt "160000,-54000,170900,-53000"
st "dbg_outsigs(OS_ID0_L1R)"
blo "160000,-53200"
tm "WireNameMgr"
)
)
on &451
)
*1259 (Wire
uid 149067,0
shape (OrthoPolyLine
uid 149068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-16000,137250,-16000"
pts [
"121000,-16000"
"137250,-16000"
]
)
end &631
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_COM_J38_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149072,0
va (VaSet
)
xt "122000,-17000,137200,-16000"
st "reg(R_COM_ENA)(B_COM_J38_RST)"
blo "122000,-16200"
tm "WireNameMgr"
)
)
on &445
)
*1260 (Wire
uid 149073,0
shape (OrthoPolyLine
uid 149074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-81000,137250,-81000"
pts [
"121000,-81000"
"137250,-81000"
]
)
end &908
sat 16
eat 32
sty 1
sl "(OS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149078,0
va (VaSet
)
xt "122000,-82000,131500,-81000"
st "outsigs(OS_STB_COM)"
blo "122000,-81200"
tm "WireNameMgr"
)
)
on &450
)
*1261 (Wire
uid 149085,0
shape (OrthoPolyLine
uid 149086,0
va (VaSet
vasetType 3
)
xt "132000,-114000,137250,-114000"
pts [
"132000,-114000"
"137250,-114000"
]
)
end &575
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149090,0
va (VaSet
)
xt "133000,-115000,135000,-114000"
st "clk80"
blo "133000,-114200"
tm "WireNameMgr"
)
)
on &79
)
*1262 (Wire
uid 149091,0
shape (OrthoPolyLine
uid 149092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-23000,137250,-23000"
pts [
"121000,-23000"
"137250,-23000"
]
)
end &607
sat 16
eat 32
sty 1
sl "(OS_ID1_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149096,0
va (VaSet
)
xt "122000,-24000,131200,-23000"
st "outsigs(OS_ID1_COM)"
blo "122000,-23200"
tm "WireNameMgr"
)
)
on &450
)
*1263 (Wire
uid 149103,0
shape (OrthoPolyLine
uid 149104,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-79000,137250,-79000"
pts [
"121000,-79000"
"137250,-79000"
]
)
end &902
sat 16
eat 32
sty 1
sl "(OS_STB_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149108,0
va (VaSet
)
xt "122000,-80000,131400,-79000"
st "outsigs(OS_STB_NOS)"
blo "122000,-79200"
tm "WireNameMgr"
)
)
on &450
)
*1264 (Wire
uid 149115,0
shape (OrthoPolyLine
uid 149116,0
va (VaSet
vasetType 3
)
xt "158750,-11000,174000,-11000"
pts [
"158750,-11000"
"166000,-11000"
"174000,-11000"
]
)
start &615
end &496
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149118,0
va (VaSet
)
xt "160000,-12000,166600,-11000"
st "ibepp1_hrst_po"
blo "160000,-11200"
tm "WireNameMgr"
)
)
on &515
)
*1265 (Wire
uid 149119,0
shape (OrthoPolyLine
uid 149120,0
va (VaSet
vasetType 3
)
xt "158750,-32000,174000,-32000"
pts [
"158750,-32000"
"166000,-32000"
"174000,-32000"
]
)
start &611
end &484
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149122,0
va (VaSet
)
xt "160000,-33000,166600,-32000"
st "ibepp1_com_po"
blo "160000,-32200"
tm "WireNameMgr"
)
)
on &516
)
*1266 (Wire
uid 149123,0
shape (OrthoPolyLine
uid 149124,0
va (VaSet
vasetType 3
)
xt "158750,-31000,174000,-31000"
pts [
"158750,-31000"
"166000,-31000"
"174000,-31000"
]
)
start &612
end &485
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149126,0
va (VaSet
)
xt "160000,-32000,166700,-31000"
st "ibepp1_com_mo"
blo "160000,-31200"
tm "WireNameMgr"
)
)
on &517
)
*1267 (Wire
uid 149127,0
shape (OrthoPolyLine
uid 149128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-78000,175000,-78000"
pts [
"158750,-78000"
"175000,-78000"
]
)
start &904
es 0
sat 32
eat 16
sty 1
sl "(OS_STB_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149132,0
va (VaSet
)
xt "160000,-79000,171200,-78000"
st "dbg_outsigs(OS_STB_L1R)"
blo "160000,-78200"
tm "WireNameMgr"
)
)
on &451
)
*1268 (Wire
uid 149133,0
shape (OrthoPolyLine
uid 149134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-98000,175000,-98000"
pts [
"158750,-98000"
"175000,-98000"
]
)
start &589
sat 32
eat 16
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149138,0
va (VaSet
)
xt "160000,-99000,171200,-98000"
st "dbg_outsigs(OS_STT_NOS)"
blo "160000,-98200"
tm "WireNameMgr"
)
)
on &451
)
*1269 (Wire
uid 149139,0
shape (OrthoPolyLine
uid 149140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-30000,175000,-30000"
pts [
"158750,-30000"
"175000,-30000"
]
)
start &625
es 0
sat 32
eat 16
sty 1
sl "(OS_ID1_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149144,0
va (VaSet
)
xt "160000,-31000,171200,-30000"
st "dbg_outsigs(OS_ID1_COM)"
blo "160000,-30200"
tm "WireNameMgr"
)
)
on &451
)
*1270 (Wire
uid 149145,0
shape (OrthoPolyLine
uid 149146,0
va (VaSet
vasetType 3
)
xt "158750,-86000,174000,-86000"
pts [
"158750,-86000"
"166000,-86000"
"174000,-86000"
]
)
start &892
end &463
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149148,0
va (VaSet
)
xt "160000,-87000,165100,-86000"
st "ibe_bco_mo"
blo "160000,-86200"
tm "WireNameMgr"
)
)
on &518
)
*1271 (Wire
uid 149149,0
shape (OrthoPolyLine
uid 149150,0
va (VaSet
vasetType 3
)
xt "158750,-111000,174000,-111000"
pts [
"158750,-111000"
"166000,-111000"
"174000,-111000"
]
)
start &577
end &454
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149152,0
va (VaSet
)
xt "160000,-112000,165300,-111000"
st "ibe_bcot_po"
blo "160000,-111200"
tm "WireNameMgr"
)
)
on &519
)
*1272 (Wire
uid 149153,0
shape (OrthoPolyLine
uid 149154,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-106000,175000,-106000"
pts [
"158750,-106000"
"175000,-106000"
]
)
start &597
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149158,0
va (VaSet
)
xt "160000,-107000,171300,-106000"
st "dbg_outsigs(OS_STT_COM)"
blo "160000,-106200"
tm "WireNameMgr"
)
)
on &451
)
*1273 (Wire
uid 149165,0
shape (OrthoPolyLine
uid 149166,0
va (VaSet
vasetType 3
)
xt "158750,-55000,174000,-55000"
pts [
"158750,-55000"
"166000,-55000"
"174000,-55000"
]
)
start &658
end &474
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149168,0
va (VaSet
)
xt "160000,-56000,166700,-55000"
st "ibepp0_lone_po"
blo "160000,-55200"
tm "WireNameMgr"
)
)
on &520
)
*1274 (Wire
uid 149169,0
shape (OrthoPolyLine
uid 149170,0
va (VaSet
vasetType 3
)
xt "158750,-24000,174000,-24000"
pts [
"158750,-24000"
"166000,-24000"
"174000,-24000"
]
)
start &623
end &488
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149172,0
va (VaSet
)
xt "160000,-25000,166700,-24000"
st "ibepp1_lone_po"
blo "160000,-24200"
tm "WireNameMgr"
)
)
on &521
)
*1275 (Wire
uid 149173,0
shape (OrthoPolyLine
uid 149174,0
va (VaSet
vasetType 3
)
xt "158750,-17000,174000,-17000"
pts [
"174000,-17000"
"166000,-17000"
"158750,-17000"
]
)
start &492
end &619
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149176,0
va (VaSet
)
xt "166000,-18000,172900,-17000"
st "ibepp1_data0_pi"
blo "166000,-17200"
tm "WireNameMgr"
)
)
on &522
)
*1276 (Wire
uid 149177,0
shape (OrthoPolyLine
uid 149178,0
va (VaSet
vasetType 3
)
xt "158750,-99000,174000,-99000"
pts [
"158750,-99000"
"166000,-99000"
"174000,-99000"
]
)
start &583
end &461
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149180,0
va (VaSet
)
xt "160000,-100000,166000,-99000"
st "ibe_noiset_mo"
blo "160000,-99200"
tm "WireNameMgr"
)
)
on &535
)
*1277 (Wire
uid 149181,0
shape (OrthoPolyLine
uid 149182,0
va (VaSet
vasetType 3
)
xt "158750,-100000,174000,-100000"
pts [
"158750,-100000"
"166000,-100000"
"174000,-100000"
]
)
start &582
end &460
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149184,0
va (VaSet
)
xt "160000,-101000,165900,-100000"
st "ibe_noiset_po"
blo "160000,-100200"
tm "WireNameMgr"
)
)
on &523
)
*1278 (Wire
uid 149185,0
shape (OrthoPolyLine
uid 149186,0
va (VaSet
vasetType 3
)
xt "158750,-58000,174000,-58000"
pts [
"158750,-58000"
"166000,-58000"
"174000,-58000"
]
)
start &648
end &472
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149188,0
va (VaSet
)
xt "160000,-59000,166000,-58000"
st "ibepp0_bc_po"
blo "160000,-58200"
tm "WireNameMgr"
)
)
on &514
)
*1279 (Wire
uid 149189,0
shape (OrthoPolyLine
uid 149190,0
va (VaSet
vasetType 3
)
xt "158750,-57000,174000,-57000"
pts [
"158750,-57000"
"166000,-57000"
"174000,-57000"
]
)
start &649
end &473
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149192,0
va (VaSet
)
xt "160000,-58000,166100,-57000"
st "ibepp0_bc_mo"
blo "160000,-57200"
tm "WireNameMgr"
)
)
on &524
)
*1280 (Wire
uid 149193,0
shape (OrthoPolyLine
uid 149194,0
va (VaSet
vasetType 3
)
xt "158750,-20000,174000,-20000"
pts [
"158750,-20000"
"166000,-20000"
"174000,-20000"
]
)
start &609
end &490
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149196,0
va (VaSet
)
xt "160000,-21000,166100,-20000"
st "ibepp1_clk_po"
blo "160000,-20200"
tm "WireNameMgr"
)
)
on &525
)
*1281 (Wire
uid 149197,0
shape (OrthoPolyLine
uid 149198,0
va (VaSet
vasetType 3
)
xt "158750,-13000,174000,-13000"
pts [
"174000,-13000"
"166000,-13000"
"158750,-13000"
]
)
start &495
end &622
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149200,0
va (VaSet
)
xt "166000,-14000,173000,-13000"
st "ibepp1_data1_mi"
blo "166000,-13200"
tm "WireNameMgr"
)
)
on &529
)
*1282 (Wire
uid 149201,0
shape (OrthoPolyLine
uid 149202,0
va (VaSet
vasetType 3
)
xt "158750,-16000,174000,-16000"
pts [
"174000,-16000"
"166000,-16000"
"158750,-16000"
]
)
start &493
end &620
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149204,0
va (VaSet
)
xt "166000,-17000,173000,-16000"
st "ibepp1_data0_mi"
blo "166000,-16200"
tm "WireNameMgr"
)
)
on &526
)
*1283 (Wire
uid 149205,0
shape (OrthoPolyLine
uid 149206,0
va (VaSet
vasetType 3
)
xt "158750,-14000,174000,-14000"
pts [
"174000,-14000"
"166000,-14000"
"158750,-14000"
]
)
start &494
end &621
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149208,0
va (VaSet
)
xt "166000,-15000,172900,-14000"
st "ibepp1_data1_pi"
blo "166000,-14200"
tm "WireNameMgr"
)
)
on &527
)
*1284 (Wire
uid 149215,0
shape (OrthoPolyLine
uid 149216,0
va (VaSet
vasetType 3
)
xt "158750,-19000,174000,-19000"
pts [
"158750,-19000"
"166000,-19000"
"174000,-19000"
]
)
start &610
end &491
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149218,0
va (VaSet
)
xt "160000,-20000,166200,-19000"
st "ibepp1_clk_mo"
blo "160000,-19200"
tm "WireNameMgr"
)
)
on &528
)
*1285 (Wire
uid 149219,0
shape (OrthoPolyLine
uid 149220,0
va (VaSet
vasetType 3
)
xt "158750,-10000,174000,-10000"
pts [
"158750,-10000"
"166000,-10000"
"174000,-10000"
]
)
start &616
end &497
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149222,0
va (VaSet
)
xt "160000,-11000,166700,-10000"
st "ibepp1_hrst_mo"
blo "160000,-10200"
tm "WireNameMgr"
)
)
on &530
)
*1286 (Wire
uid 149223,0
shape (OrthoPolyLine
uid 149224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-53000,137250,-53000"
pts [
"121000,-53000"
"137250,-53000"
]
)
end &664
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_J37_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149228,0
va (VaSet
)
xt "122000,-54000,136800,-53000"
st "reg(R_COM_ENA)(B_J37_COM_EN)"
blo "122000,-53200"
tm "WireNameMgr"
)
)
on &445
)
*1287 (Wire
uid 149229,0
shape (OrthoPolyLine
uid 149230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-22000,137250,-22000"
pts [
"121000,-22000"
"137250,-22000"
]
)
end &629
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_J38_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149234,0
va (VaSet
)
xt "122000,-23000,136800,-22000"
st "reg(R_COM_ENA)(B_J38_COM_EN)"
blo "122000,-22200"
tm "WireNameMgr"
)
)
on &445
)
*1288 (Wire
uid 149235,0
shape (OrthoPolyLine
uid 149236,0
va (VaSet
vasetType 3
)
xt "158750,-75000,174000,-75000"
pts [
"158750,-75000"
"166000,-75000"
"174000,-75000"
]
)
start &897
end &469
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149238,0
va (VaSet
)
xt "160000,-76000,165700,-75000"
st "ibe_noise_mo"
blo "160000,-75200"
tm "WireNameMgr"
)
)
on &531
)
*1289 (Wire
uid 149239,0
shape (OrthoPolyLine
uid 149240,0
va (VaSet
vasetType 3
)
xt "158750,-76000,174000,-76000"
pts [
"158750,-76000"
"166000,-76000"
"174000,-76000"
]
)
start &896
end &468
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149242,0
va (VaSet
)
xt "160000,-77000,165600,-76000"
st "ibe_noise_po"
blo "160000,-76200"
tm "WireNameMgr"
)
)
on &532
)
*1290 (Wire
uid 149243,0
shape (OrthoPolyLine
uid 149244,0
va (VaSet
vasetType 3
)
xt "130000,-33000,137250,-33000"
pts [
"130000,-33000"
"137250,-33000"
]
)
end &608
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149248,0
va (VaSet
)
xt "131000,-34000,134400,-33000"
st "strobe40"
blo "131000,-33200"
tm "WireNameMgr"
)
)
on &447
)
*1291 (Wire
uid 149249,0
shape (OrthoPolyLine
uid 149250,0
va (VaSet
vasetType 3
)
xt "121000,-59000,127000,-59000"
pts [
"121000,-59000"
"127000,-59000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149254,0
va (VaSet
)
xt "122000,-60000,125300,-59000"
st "com_abc"
blo "122000,-59200"
tm "WireNameMgr"
)
)
on &446
)
*1292 (Wire
uid 149255,0
shape (OrthoPolyLine
uid 149256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-48000,137250,-48000"
pts [
"121000,-48000"
"137250,-48000"
]
)
end &652
sat 16
eat 32
sty 1
sl "(OS_ID0_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149260,0
va (VaSet
)
xt "122000,-49000,130900,-48000"
st "outsigs(OS_ID0_RST)"
blo "122000,-48200"
tm "WireNameMgr"
)
)
on &450
)
*1293 (Wire
uid 149261,0
shape (OrthoPolyLine
uid 149262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-47000,137250,-47000"
pts [
"121000,-47000"
"137250,-47000"
]
)
end &666
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_COM_J37_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149266,0
va (VaSet
)
xt "122000,-48000,137200,-47000"
st "reg(R_COM_ENA)(B_COM_J37_RST)"
blo "122000,-47200"
tm "WireNameMgr"
)
)
on &445
)
*1294 (Wire
uid 149267,0
shape (OrthoPolyLine
uid 149268,0
va (VaSet
vasetType 3
)
xt "130000,-64000,137250,-64000"
pts [
"130000,-64000"
"137250,-64000"
]
)
end &641
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149272,0
va (VaSet
)
xt "131000,-65000,132000,-64000"
st "rst"
blo "131000,-64200"
tm "WireNameMgr"
)
)
on &707
)
*1295 (Wire
uid 149285,0
shape (OrthoPolyLine
uid 149286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-22000,175000,-22000"
pts [
"158750,-22000"
"175000,-22000"
]
)
start &626
es 0
sat 32
eat 16
sty 1
sl "(OS_ID1_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149290,0
va (VaSet
)
xt "160000,-23000,170900,-22000"
st "dbg_outsigs(OS_ID1_L1R)"
blo "160000,-22200"
tm "WireNameMgr"
)
)
on &451
)
*1296 (Wire
uid 149291,0
shape (OrthoPolyLine
uid 149292,0
va (VaSet
vasetType 3
)
xt "158750,-61000,174000,-61000"
pts [
"158750,-61000"
"166000,-61000"
"174000,-61000"
]
)
start &647
end &471
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149294,0
va (VaSet
)
xt "160000,-62000,166700,-61000"
st "ibepp0_com_mo"
blo "160000,-61200"
tm "WireNameMgr"
)
)
on &533
)
*1297 (Wire
uid 149295,0
shape (OrthoPolyLine
uid 149296,0
va (VaSet
vasetType 3
)
xt "158750,-54000,174000,-54000"
pts [
"158750,-54000"
"166000,-54000"
"174000,-54000"
]
)
start &659
end &475
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149298,0
va (VaSet
)
xt "160000,-55000,166800,-54000"
st "ibepp0_lone_mo"
blo "160000,-54200"
tm "WireNameMgr"
)
)
on &534
)
*1298 (Wire
uid 149305,0
shape (OrthoPolyLine
uid 149306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-19000,137250,-19000"
pts [
"121000,-19000"
"137250,-19000"
]
)
end &630
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_COM_J38_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149310,0
va (VaSet
)
xt "122000,-20000,136600,-19000"
st "reg(R_COM_ENA)(B_COM_J38_L1)"
blo "122000,-19200"
tm "WireNameMgr"
)
)
on &445
)
*1299 (Wire
uid 149311,0
shape (OrthoPolyLine
uid 149312,0
va (VaSet
vasetType 3
)
xt "158750,-45000,174000,-45000"
pts [
"174000,-45000"
"166000,-45000"
"158750,-45000"
]
)
start &480
end &656
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149314,0
va (VaSet
)
xt "160000,-46000,166900,-45000"
st "ibepp0_data1_pi"
blo "160000,-45200"
tm "WireNameMgr"
)
)
on &536
)
*1300 (Wire
uid 149315,0
shape (OrthoPolyLine
uid 149316,0
va (VaSet
vasetType 3
)
xt "158750,-44000,174000,-44000"
pts [
"174000,-44000"
"166000,-44000"
"158750,-44000"
]
)
start &481
end &657
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149318,0
va (VaSet
)
xt "160000,-45000,167000,-44000"
st "ibepp0_data1_mi"
blo "160000,-44200"
tm "WireNameMgr"
)
)
on &537
)
*1301 (Wire
uid 149319,0
shape (OrthoPolyLine
uid 149320,0
va (VaSet
vasetType 3
)
xt "158750,-83000,174000,-83000"
pts [
"158750,-83000"
"166000,-83000"
"174000,-83000"
]
)
start &909
end &465
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149322,0
va (VaSet
)
xt "160000,-84000,165200,-83000"
st "ibe_cmd_mo"
blo "160000,-83200"
tm "WireNameMgr"
)
)
on &538
)
*1302 (Wire
uid 149329,0
shape (OrthoPolyLine
uid 149330,0
va (VaSet
vasetType 3
)
xt "158750,-103000,174000,-103000"
pts [
"158750,-103000"
"166000,-103000"
"174000,-103000"
]
)
start &581
end &459
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149332,0
va (VaSet
)
xt "160000,-104000,165000,-103000"
st "ibe_l1rt_mo"
blo "160000,-103200"
tm "WireNameMgr"
)
)
on &539
)
*1303 (Wire
uid 149333,0
shape (OrthoPolyLine
uid 149334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-96000,174000,-96000"
pts [
"174000,-96000"
"166000,-96000"
"158750,-96000"
]
)
start &568
end &586
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149336,0
va (VaSet
)
xt "160000,-97000,164600,-96000"
st "ibe_dot_pi"
blo "160000,-96200"
tm "WireNameMgr"
)
)
on &540
)
*1304 (Wire
uid 149337,0
shape (OrthoPolyLine
uid 149338,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-104000,137250,-104000"
pts [
"121000,-104000"
"137250,-104000"
]
)
end &585
sat 16
eat 32
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149342,0
va (VaSet
)
xt "122000,-105000,131000,-104000"
st "outsigs(OS_STT_L1R)"
blo "122000,-104200"
tm "WireNameMgr"
)
)
on &450
)
*1305 (Wire
uid 149349,0
shape (OrthoPolyLine
uid 149350,0
va (VaSet
vasetType 3
)
xt "158750,-62000,174000,-62000"
pts [
"158750,-62000"
"166000,-62000"
"174000,-62000"
]
)
start &646
end &470
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149352,0
va (VaSet
)
xt "160000,-63000,166600,-62000"
st "ibepp0_com_po"
blo "160000,-62200"
tm "WireNameMgr"
)
)
on &541
)
*1306 (Wire
uid 149353,0
shape (OrthoPolyLine
uid 149354,0
va (VaSet
vasetType 3
)
xt "158750,-48000,174000,-48000"
pts [
"174000,-48000"
"166000,-48000"
"158750,-48000"
]
)
start &478
end &654
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149356,0
va (VaSet
)
xt "160000,-49000,166900,-48000"
st "ibepp0_data0_pi"
blo "160000,-48200"
tm "WireNameMgr"
)
)
on &542
)
*1307 (Wire
uid 149357,0
shape (OrthoPolyLine
uid 149358,0
va (VaSet
vasetType 3
)
xt "158750,-47000,174000,-47000"
pts [
"174000,-47000"
"166000,-47000"
"158750,-47000"
]
)
start &479
end &655
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149360,0
va (VaSet
)
xt "160000,-48000,167000,-47000"
st "ibepp0_data0_mi"
blo "160000,-47200"
tm "WireNameMgr"
)
)
on &543
)
*1308 (Wire
uid 149361,0
shape (OrthoPolyLine
uid 149362,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-9000,175000,-9000"
pts [
"158750,-9000"
"175000,-9000"
]
)
start &627
es 0
sat 32
eat 16
sty 1
sl "(OS_ID1_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149366,0
va (VaSet
)
xt "160000,-10000,170900,-9000"
st "dbg_outsigs(OS_ID1_RST)"
blo "160000,-9200"
tm "WireNameMgr"
)
)
on &451
)
*1309 (Wire
uid 149367,0
shape (OrthoPolyLine
uid 149368,0
va (VaSet
vasetType 3
)
xt "132000,-90000,137250,-90000"
pts [
"132000,-90000"
"137250,-90000"
]
)
end &889
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149372,0
va (VaSet
)
xt "133000,-91000,135000,-90000"
st "clk80"
blo "133000,-90200"
tm "WireNameMgr"
)
)
on &79
)
*1310 (Wire
uid 149373,0
shape (OrthoPolyLine
uid 149374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158750,-40000,175250,-40000"
pts [
"158750,-40000"
"175250,-40000"
]
)
start &662
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149378,0
va (VaSet
)
xt "160000,-41000,170900,-40000"
st "dbg_outsigs(OS_ID0_RST)"
blo "160000,-40200"
tm "WireNameMgr"
)
)
on &451
)
*1311 (Wire
uid 149385,0
shape (OrthoPolyLine
uid 149386,0
va (VaSet
vasetType 3
)
xt "158750,-84000,174000,-84000"
pts [
"158750,-84000"
"166000,-84000"
"174000,-84000"
]
)
start &910
end &464
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149388,0
va (VaSet
)
xt "160000,-85000,165100,-84000"
st "ibe_cmd_po"
blo "160000,-84200"
tm "WireNameMgr"
)
)
on &544
)
*1312 (Wire
uid 149389,0
shape (OrthoPolyLine
uid 149390,0
va (VaSet
vasetType 3
)
xt "158750,-107000,174000,-107000"
pts [
"158750,-107000"
"166000,-107000"
"174000,-107000"
]
)
start &595
end &457
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149392,0
va (VaSet
)
xt "160000,-108000,165500,-107000"
st "ibe_cmdt_mo"
blo "160000,-107200"
tm "WireNameMgr"
)
)
on &545
)
*1313 (Wire
uid 149393,0
shape (OrthoPolyLine
uid 149394,0
va (VaSet
vasetType 3
)
xt "158750,-79000,174000,-79000"
pts [
"158750,-79000"
"166000,-79000"
"174000,-79000"
]
)
start &895
end &467
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149396,0
va (VaSet
)
xt "160000,-80000,164700,-79000"
st "ibe_l1r_mo"
blo "160000,-79200"
tm "WireNameMgr"
)
)
on &546
)
*1314 (Wire
uid 149397,0
shape (OrthoPolyLine
uid 149398,0
va (VaSet
vasetType 3
)
xt "158750,-104000,174000,-104000"
pts [
"158750,-104000"
"166000,-104000"
"174000,-104000"
]
)
start &580
end &458
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149400,0
va (VaSet
)
xt "160000,-105000,164900,-104000"
st "ibe_l1rt_po"
blo "160000,-104200"
tm "WireNameMgr"
)
)
on &547
)
*1315 (Wire
uid 149413,0
shape (OrthoPolyLine
uid 149414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-51000,137250,-51000"
pts [
"121000,-51000"
"137250,-51000"
]
)
end &653
sat 16
eat 32
sty 1
sl "(OS_ID0_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149418,0
va (VaSet
)
xt "122000,-52000,130900,-51000"
st "outsigs(OS_ID0_L1R)"
blo "122000,-51200"
tm "WireNameMgr"
)
)
on &450
)
*1316 (Wire
uid 149419,0
shape (OrthoPolyLine
uid 149420,0
va (VaSet
vasetType 3
)
xt "130000,-65000,137250,-65000"
pts [
"130000,-65000"
"137250,-65000"
]
)
end &640
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149424,0
va (VaSet
)
xt "131000,-66000,133000,-65000"
st "clk80"
blo "131000,-65200"
tm "WireNameMgr"
)
)
on &79
)
*1317 (Wire
uid 149825,0
shape (OrthoPolyLine
uid 149826,0
va (VaSet
vasetType 3
)
xt "56000,-100000,65000,-100000"
pts [
"56000,-100000"
"65000,-100000"
]
)
es 0
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 149831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149832,0
va (VaSet
)
xt "57000,-101000,60300,-100000"
st "com_abc"
blo "57000,-100200"
tm "WireNameMgr"
)
)
on &446
)
*1318 (Wire
uid 150095,0
shape (OrthoPolyLine
uid 150096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-6000,95000,-5000"
pts [
"82000,-5000"
"83000,-6000"
"95000,-6000"
]
)
start &851
sat 32
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 150101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150102,0
va (VaSet
)
xt "88000,-7000,93900,-6000"
st "idc_p2_io(10)"
blo "88000,-6200"
tm "WireNameMgr"
)
)
on &156
)
*1319 (Wire
uid 152857,0
shape (OrthoPolyLine
uid 152858,0
va (VaSet
vasetType 3
)
xt "127000,-135000,133250,-135000"
pts [
"127000,-135000"
"133250,-135000"
]
)
end &695
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 152861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152862,0
va (VaSet
)
xt "128000,-136000,130500,-135000"
st "clk160"
blo "128000,-135200"
tm "WireNameMgr"
)
)
on &452
)
*1320 (Wire
uid 153004,0
shape (OrthoPolyLine
uid 153005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,2000,-71000,2000"
pts [
"-78000,2000"
"-71000,2000"
]
)
start &559
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 153010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153011,0
va (VaSet
)
xt "-76000,1000,-73100,2000"
st "ZERO2"
blo "-76000,1800"
tm "WireNameMgr"
)
)
on &563
)
*1321 (Wire
uid 153014,0
shape (OrthoPolyLine
uid 153015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,3000,-71000,3000"
pts [
"-78000,3000"
"-71000,3000"
]
)
start &559
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 153020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153021,0
va (VaSet
)
xt "-76000,2000,-73100,3000"
st "ZERO4"
blo "-76000,2800"
tm "WireNameMgr"
)
)
on &564
)
*1322 (Wire
uid 153024,0
shape (OrthoPolyLine
uid 153025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,4000,-71000,4000"
pts [
"-78000,4000"
"-71000,4000"
]
)
start &559
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 153030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153031,0
va (VaSet
)
xt "-76000,3000,-73100,4000"
st "ZERO8"
blo "-76000,3800"
tm "WireNameMgr"
)
)
on &565
)
*1323 (Wire
uid 153040,0
shape (OrthoPolyLine
uid 153041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,5000,-71000,5000"
pts [
"-78000,5000"
"-71000,5000"
]
)
start &559
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 153046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153047,0
va (VaSet
)
xt "-76000,4000,-72600,5000"
st "ZERO13"
blo "-76000,4800"
tm "WireNameMgr"
)
)
on &566
)
*1324 (Wire
uid 153050,0
shape (OrthoPolyLine
uid 153051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-78000,6000,-71000,6000"
pts [
"-78000,6000"
"-71000,6000"
]
)
start &559
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 153056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153057,0
va (VaSet
)
xt "-76000,5000,-72600,6000"
st "ZERO16"
blo "-76000,5800"
tm "WireNameMgr"
)
)
on &567
)
*1325 (Wire
uid 154555,0
shape (OrthoPolyLine
uid 154556,0
va (VaSet
vasetType 3
)
xt "132000,-112000,137250,-112000"
pts [
"132000,-112000"
"137250,-112000"
]
)
end &579
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 154559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154560,0
va (VaSet
)
xt "133000,-113000,136400,-112000"
st "strobe40"
blo "133000,-112200"
tm "WireNameMgr"
)
)
on &447
)
*1326 (Wire
uid 154565,0
shape (OrthoPolyLine
uid 154566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-109000,137250,-109000"
pts [
"121000,-109000"
"137250,-109000"
]
)
end &593
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 154571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154572,0
va (VaSet
)
xt "122000,-110000,123200,-109000"
st "reg"
blo "122000,-109200"
tm "WireNameMgr"
)
)
on &445
)
*1327 (Wire
uid 154575,0
shape (OrthoPolyLine
uid 154576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-107000,137250,-107000"
pts [
"121000,-107000"
"137250,-107000"
]
)
end &584
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 154579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154580,0
va (VaSet
)
xt "122000,-108000,124800,-107000"
st "rawsigs"
blo "122000,-107200"
tm "WireNameMgr"
)
)
on &441
)
*1328 (Wire
uid 154718,0
shape (OrthoPolyLine
uid 154719,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,-61000,137250,-61000"
pts [
"130000,-61000"
"137250,-61000"
]
)
end &667
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 154724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154725,0
va (VaSet
)
xt "131000,-62000,132200,-61000"
st "reg"
blo "131000,-61200"
tm "WireNameMgr"
)
)
on &445
)
*1329 (Wire
uid 155095,0
shape (OrthoPolyLine
uid 155096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-97000,137250,-97000"
pts [
"137250,-97000"
"121000,-97000"
]
)
start &591
ss 0
sat 32
eat 16
sty 1
sl "(47 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155100,0
va (VaSet
)
xt "122000,-98000,127700,-97000"
st "rx_strm(47:0)"
blo "122000,-97200"
tm "WireNameMgr"
)
)
on &572
)
*1330 (Wire
uid 155111,0
shape (OrthoPolyLine
uid 155112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-99000,137250,-99000"
pts [
"121000,-99000"
"137250,-99000"
]
)
end &592
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155116,0
va (VaSet
)
xt "122000,-100000,126000,-99000"
st "idelay_ctl"
blo "122000,-99200"
tm "WireNameMgr"
)
)
on &573
)
*1331 (Wire
uid 155262,0
shape (OrthoPolyLine
uid 155263,0
va (VaSet
vasetType 3
)
xt "130000,-31000,137250,-31000"
pts [
"130000,-31000"
"137250,-31000"
]
)
end &632
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155267,0
va (VaSet
)
xt "131000,-32000,132200,-31000"
st "reg"
blo "131000,-31200"
tm "WireNameMgr"
)
)
on &445
)
*1332 (Wire
uid 155270,0
shape (OrthoPolyLine
uid 155271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-12000,137250,-12000"
pts [
"121000,-12000"
"137250,-12000"
]
)
end &633
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155275,0
va (VaSet
)
xt "122000,-13000,126000,-12000"
st "idelay_ctl"
blo "122000,-12200"
tm "WireNameMgr"
)
)
on &573
)
*1333 (Wire
uid 155286,0
shape (OrthoPolyLine
uid 155287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-10000,137250,-10000"
pts [
"137250,-10000"
"121000,-10000"
]
)
start &634
sat 32
eat 16
sty 1
sl "(135 downto 132)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155291,0
va (VaSet
)
xt "122000,-11000,129200,-10000"
st "rx_strm(135:132)"
blo "122000,-10200"
tm "WireNameMgr"
)
)
on &572
)
*1334 (Wire
uid 155594,0
shape (OrthoPolyLine
uid 155595,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-43000,137250,-43000"
pts [
"137250,-43000"
"121000,-43000"
]
)
start &669
sat 32
eat 16
sty 1
sl "(131 downto 128)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155601,0
va (VaSet
)
xt "122000,-44000,129200,-43000"
st "rx_strm(131:128)"
blo "122000,-43200"
tm "WireNameMgr"
)
)
on &572
)
*1335 (Wire
uid 155602,0
shape (OrthoPolyLine
uid 155603,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-45000,137250,-45000"
pts [
"121000,-45000"
"137250,-45000"
]
)
end &668
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155609,0
va (VaSet
)
xt "122000,-46000,126000,-45000"
st "idelay_ctl"
blo "122000,-45200"
tm "WireNameMgr"
)
)
on &573
)
*1336 (Wire
uid 155610,0
shape (OrthoPolyLine
uid 155611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-40000,137250,-40000"
pts [
"137250,-40000"
"121000,-40000"
]
)
start &670
sat 32
eat 16
sty 1
sl "(65 downto 64)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155617,0
va (VaSet
)
xt "122000,-41000,129700,-40000"
st "rx_link_idly(65:64)"
blo "122000,-40200"
tm "WireNameMgr"
)
)
on &603
)
*1337 (Wire
uid 155646,0
shape (OrthoPolyLine
uid 155647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-75000,137250,-75000"
pts [
"121000,-75000"
"137250,-75000"
]
)
end &906
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155651,0
va (VaSet
)
xt "122000,-76000,126000,-75000"
st "idelay_ctl"
blo "122000,-75200"
tm "WireNameMgr"
)
)
on &573
)
*1338 (Wire
uid 155660,0
shape (OrthoPolyLine
uid 155661,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-73000,137250,-73000"
pts [
"137250,-73000"
"121000,-73000"
]
)
start &905
sat 32
eat 16
sty 1
sl "(111 downto 64)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155667,0
va (VaSet
)
xt "122000,-74000,128700,-73000"
st "rx_strm(111:64)"
blo "122000,-73200"
tm "WireNameMgr"
)
)
on &572
)
*1339 (Wire
uid 155668,0
shape (OrthoPolyLine
uid 155669,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-70000,137250,-70000"
pts [
"137250,-70000"
"121000,-70000"
]
)
start &912
sat 32
eat 16
sty 1
sl "(55 downto 32)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155675,0
va (VaSet
)
xt "122000,-71000,129700,-70000"
st "rx_link_idly(55:32)"
blo "122000,-70200"
tm "WireNameMgr"
)
)
on &603
)
*1340 (Wire
uid 155676,0
shape (OrthoPolyLine
uid 155677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-8000,137250,-8000"
pts [
"137250,-8000"
"121000,-8000"
]
)
start &635
sat 32
eat 16
sty 1
sl "(67 downto 66)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155683,0
va (VaSet
)
xt "122000,-9000,129700,-8000"
st "rx_link_idly(67:66)"
blo "122000,-8200"
tm "WireNameMgr"
)
)
on &603
)
*1341 (Wire
uid 155793,0
shape (OrthoPolyLine
uid 155794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-94000,137250,-94000"
pts [
"137250,-94000"
"121000,-94000"
]
)
start &598
sat 32
eat 16
sty 1
sl "(23 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 155799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 155800,0
va (VaSet
)
xt "122000,-95000,129200,-94000"
st "rx_link_idly(23:0)"
blo "122000,-94200"
tm "WireNameMgr"
)
)
on &603
)
*1342 (Wire
uid 156130,0
shape (OrthoPolyLine
uid 156131,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-93000,65000,-93000"
pts [
"65000,-93000"
"55750,-93000"
]
)
end &1045
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156135,0
va (VaSet
)
xt "57000,-94000,58600,-93000"
st "strm"
blo "57000,-93200"
tm "WireNameMgr"
)
)
on &682
)
*1343 (Wire
uid 156140,0
shape (OrthoPolyLine
uid 156141,0
va (VaSet
vasetType 3
)
xt "55750,-94000,65000,-94000"
pts [
"55750,-94000"
"65000,-94000"
]
)
start &1046
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156145,0
va (VaSet
)
xt "57000,-95000,61000,-94000"
st "idelay_ctl"
blo "57000,-94200"
tm "WireNameMgr"
)
)
on &573
)
*1344 (Wire
uid 156146,0
shape (OrthoPolyLine
uid 156147,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-92000,65000,-92000"
pts [
"65000,-92000"
"55750,-92000"
]
)
end &1048
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156153,0
va (VaSet
)
xt "57000,-93000,60100,-92000"
st "link_idly"
blo "57000,-92200"
tm "WireNameMgr"
)
)
on &683
)
*1345 (Wire
uid 156206,0
shape (OrthoPolyLine
uid 156207,0
va (VaSet
vasetType 3
)
xt "132000,-88000,137250,-88000"
pts [
"132000,-88000"
"137250,-88000"
]
)
end &893
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156211,0
va (VaSet
)
xt "133000,-89000,136400,-88000"
st "strobe40"
blo "133000,-88200"
tm "WireNameMgr"
)
)
on &447
)
*1346 (Wire
uid 156520,0
shape (OrthoPolyLine
uid 156521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,-56000,68000,-56000"
pts [
"56000,-56000"
"68000,-56000"
]
)
end &674
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156525,0
va (VaSet
)
xt "57000,-57000,60800,-56000"
st "idc_p2_io"
blo "57000,-56200"
tm "WireNameMgr"
)
)
on &156
)
*1347 (Wire
uid 156963,0
shape (OrthoPolyLine
uid 156964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159750,-137000,172000,-137000"
pts [
"172000,-137000"
"159750,-137000"
]
)
end &690
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 156969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156970,0
va (VaSet
)
xt "161000,-138000,165700,-137000"
st "hs_dxin(2)"
blo "161000,-137200"
tm "WireNameMgr"
)
)
on &677
)
*1348 (Wire
uid 157695,0
shape (OrthoPolyLine
uid 157696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "115000,-118000,122000,-118000"
pts [
"122000,-118000"
"115000,-118000"
]
)
end &678
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 157701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157702,0
va (VaSet
)
xt "117000,-119000,119900,-118000"
st "rx_strm"
blo "117000,-118200"
tm "WireNameMgr"
)
)
on &572
)
*1349 (Wire
uid 157703,0
shape (OrthoPolyLine
uid 157704,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "115000,-117000,122000,-117000"
pts [
"122000,-117000"
"115000,-117000"
]
)
end &678
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 157709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157710,0
va (VaSet
)
xt "117000,-118000,121900,-117000"
st "rx_link_idly"
blo "117000,-117200"
tm "WireNameMgr"
)
)
on &603
)
*1350 (Wire
uid 157711,0
shape (OrthoPolyLine
uid 157712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,-117000,81000,-117000"
pts [
"81000,-117000"
"68000,-117000"
]
)
start &678
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 157717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157718,0
va (VaSet
)
xt "69000,-118000,70600,-117000"
st "strm"
blo "69000,-117200"
tm "WireNameMgr"
)
)
on &682
)
*1351 (Wire
uid 157719,0
shape (OrthoPolyLine
uid 157720,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,-116000,81000,-116000"
pts [
"81000,-116000"
"68000,-116000"
]
)
start &678
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 157725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157726,0
va (VaSet
)
xt "69000,-117000,72100,-116000"
st "link_idly"
blo "69000,-116200"
tm "WireNameMgr"
)
)
on &683
)
*1352 (Wire
uid 160176,0
shape (OrthoPolyLine
uid 160177,0
va (VaSet
vasetType 3
)
xt "127000,-138000,133250,-138000"
pts [
"127000,-138000"
"133250,-138000"
]
)
end &685
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160181,0
va (VaSet
)
xt "128000,-139000,131800,-138000"
st "por_sw_n"
blo "128000,-138200"
tm "WireNameMgr"
)
)
on &700
)
*1353 (Wire
uid 160182,0
shape (OrthoPolyLine
uid 160183,0
va (VaSet
vasetType 3
)
xt "127000,-134000,133250,-134000"
pts [
"127000,-134000"
"133250,-134000"
]
)
end &696
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160189,0
va (VaSet
)
xt "128000,-135000,129000,-134000"
st "rst"
blo "128000,-134200"
tm "WireNameMgr"
)
)
on &707
)
*1354 (Wire
uid 160190,0
shape (OrthoPolyLine
uid 160191,0
va (VaSet
vasetType 3
)
xt "127000,-137000,133250,-137000"
pts [
"127000,-137000"
"133250,-137000"
]
)
end &687
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160197,0
va (VaSet
)
xt "128000,-138000,130000,-137000"
st "clk80"
blo "128000,-137200"
tm "WireNameMgr"
)
)
on &79
)
*1355 (Wire
uid 160198,0
shape (OrthoPolyLine
uid 160199,0
va (VaSet
vasetType 3
)
xt "127000,-136000,133250,-136000"
pts [
"127000,-136000"
"133250,-136000"
]
)
end &686
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160205,0
va (VaSet
)
xt "128000,-137000,130000,-136000"
st "clk40"
blo "128000,-136200"
tm "WireNameMgr"
)
)
on &258
)
*1356 (Wire
uid 160206,0
shape (OrthoPolyLine
uid 160207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,-130000,133250,-130000"
pts [
"125000,-130000"
"133250,-130000"
]
)
end &689
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160211,0
va (VaSet
)
xt "126000,-131000,127200,-130000"
st "reg"
blo "126000,-130200"
tm "WireNameMgr"
)
)
on &445
)
*1357 (Wire
uid 160212,0
shape (OrthoPolyLine
uid 160213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,-131000,133250,-131000"
pts [
"125000,-131000"
"133250,-131000"
]
)
end &688
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160217,0
va (VaSet
)
xt "126000,-132000,128800,-131000"
st "rawsigs"
blo "126000,-131200"
tm "WireNameMgr"
)
)
on &441
)
*1358 (Wire
uid 160224,0
shape (OrthoPolyLine
uid 160225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159750,-134000,172000,-134000"
pts [
"172000,-134000"
"159750,-134000"
]
)
end &691
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160231,0
va (VaSet
)
xt "161000,-135000,165700,-134000"
st "hs_dxin(0)"
blo "161000,-134200"
tm "WireNameMgr"
)
)
on &677
)
*1359 (Wire
uid 160234,0
shape (OrthoPolyLine
uid 160235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159750,-136000,172000,-136000"
pts [
"159750,-136000"
"172000,-136000"
]
)
start &693
sat 32
eat 16
sty 1
sl "(127 downto 126)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160239,0
va (VaSet
)
xt "161000,-137000,168200,-136000"
st "rx_strm(127:126)"
blo "161000,-136200"
tm "WireNameMgr"
)
)
on &572
)
*1360 (Wire
uid 160240,0
shape (OrthoPolyLine
uid 160241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159750,-133000,172000,-133000"
pts [
"159750,-133000"
"172000,-133000"
]
)
start &692
sat 32
eat 16
sty 1
sl "(125 downto 124)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160247,0
va (VaSet
)
xt "161000,-134000,168200,-133000"
st "rx_strm(125:124)"
blo "161000,-133200"
tm "WireNameMgr"
)
)
on &572
)
*1361 (Wire
uid 160250,0
shape (OrthoPolyLine
uid 160251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,-129000,133250,-129000"
pts [
"125000,-129000"
"133250,-129000"
]
)
end &694
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 160254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160255,0
va (VaSet
)
xt "126000,-130000,128700,-129000"
st "outsigs"
blo "126000,-129200"
tm "WireNameMgr"
)
)
on &450
)
*1362 (Wire
uid 161445,0
shape (OrthoPolyLine
uid 161446,0
va (VaSet
vasetType 3
)
xt "55750,-103000,62000,-103000"
pts [
"55750,-103000"
"62000,-103000"
]
)
start &1049
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 161449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 161450,0
va (VaSet
)
xt "57000,-104000,59800,-103000"
st "rst_drv"
blo "57000,-103200"
tm "WireNameMgr"
)
)
on &701
)
*1363 (Wire
uid 161453,0
shape (OrthoPolyLine
uid 161454,0
va (VaSet
vasetType 3
)
xt "132000,-101000,137250,-101000"
pts [
"132000,-101000"
"137250,-101000"
]
)
end &599
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 161459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 161460,0
va (VaSet
)
xt "133000,-102000,135800,-101000"
st "rst_drv"
blo "133000,-101200"
tm "WireNameMgr"
)
)
on &701
)
*1364 (Wire
uid 162158,0
shape (OrthoPolyLine
uid 162159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,48000,174000,48000"
pts [
"163000,48000"
"174000,48000"
]
)
end &702
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 162162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162163,0
va (VaSet
)
xt "164000,47000,172100,48000"
st "ibemon_convstt_no"
blo "164000,47800"
tm "WireNameMgr"
)
)
on &149
)
*1365 (Wire
uid 163921,0
shape (OrthoPolyLine
uid 163922,0
va (VaSet
vasetType 3
)
xt "93000,-139000,99000,-139000"
pts [
"93000,-139000"
"99000,-139000"
]
)
end &703
es 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 163926,0
va (VaSet
)
xt "94000,-140000,96000,-139000"
st "clk80"
blo "94000,-139200"
tm "WireNameMgr"
)
)
on &79
)
*1366 (Wire
uid 163927,0
shape (OrthoPolyLine
uid 163928,0
va (VaSet
vasetType 3
)
xt "103000,-138000,108000,-138000"
pts [
"103000,-138000"
"108000,-138000"
]
)
start &703
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 163934,0
va (VaSet
)
xt "104000,-139000,105000,-138000"
st "rst"
blo "104000,-138200"
tm "WireNameMgr"
)
)
on &707
)
*1367 (Wire
uid 163935,0
shape (OrthoPolyLine
uid 163936,0
va (VaSet
vasetType 3
)
xt "93000,-138000,99000,-138000"
pts [
"93000,-138000"
"99000,-138000"
]
)
end &703
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 163940,0
va (VaSet
)
xt "94000,-139000,96800,-138000"
st "rst_top"
blo "94000,-138200"
tm "WireNameMgr"
)
)
on &676
)
*1368 (Wire
uid 165058,0
shape (OrthoPolyLine
uid 165059,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-71000,77250,-71000"
pts [
"55750,-71000"
"77250,-71000"
]
)
start &1030
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 165064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165065,0
va (VaSet
)
xt "57000,-72000,59600,-71000"
st "sda_tx"
blo "57000,-71200"
tm "WireNameMgr"
)
)
on &675
)
*1369 (Wire
uid 165066,0
shape (OrthoPolyLine
uid 165067,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-73000,77250,-73000"
pts [
"55750,-73000"
"77250,-73000"
]
)
start &1029
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 165072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165073,0
va (VaSet
)
xt "57000,-74000,59000,-73000"
st "sck_t"
blo "57000,-73200"
tm "WireNameMgr"
)
)
on &372
)
*1370 (Wire
uid 165074,0
shape (OrthoPolyLine
uid 165075,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-74000,77250,-74000"
pts [
"55750,-74000"
"77250,-74000"
]
)
start &1028
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 165080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165081,0
va (VaSet
)
xt "57000,-75000,58200,-74000"
st "sck"
blo "57000,-74200"
tm "WireNameMgr"
)
)
on &371
)
*1371 (Wire
uid 165082,0
shape (OrthoPolyLine
uid 165083,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-69000,77250,-69000"
pts [
"55750,-69000"
"77250,-69000"
]
)
start &1031
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 165088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165089,0
va (VaSet
)
xt "57000,-70000,59100,-69000"
st "sda_t"
blo "57000,-69200"
tm "WireNameMgr"
)
)
on &370
)
*1372 (Wire
uid 165090,0
shape (OrthoPolyLine
uid 165091,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-70000,77250,-70000"
pts [
"77250,-70000"
"55750,-70000"
]
)
end &1032
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 165096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165097,0
va (VaSet
)
xt "57000,-71000,59600,-70000"
st "sda_rx"
blo "57000,-70200"
tm "WireNameMgr"
)
)
on &708
)
*1373 (Wire
uid 166446,0
optionalChildren [
*1374 (BdJunction
uid 166452,0
ps "OnConnectorStrategy"
shape (Circle
uid 166453,0
va (VaSet
vasetType 1
)
xt "161600,5600,162400,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,6000,163000,6000"
pts [
"154750,6000"
"163000,6000"
]
)
start &726
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166451,0
va (VaSet
)
xt "156000,5000,163400,6000"
st "ibemon_sdat_io(t)"
blo "156000,5800"
tm "WireNameMgr"
)
)
on &709
)
*1375 (Wire
uid 166454,0
shape (OrthoPolyLine
uid 166455,0
va (VaSet
vasetType 3
)
xt "160750,6000,162000,7000"
pts [
"160750,7000"
"162000,7000"
"162000,6000"
]
)
start &732
end &1374
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166457,0
va (VaSet
isHidden 1
)
xt "162750,7000,170150,8000"
st "ibemon_sdat_io(t)"
blo "162750,7800"
tm "WireNameMgr"
)
)
on &709
)
*1376 (Wire
uid 166458,0
optionalChildren [
*1377 (BdJunction
uid 166462,0
ps "OnConnectorStrategy"
shape (Circle
uid 166463,0
va (VaSet
vasetType 1
)
xt "161600,36600,162400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166459,0
va (VaSet
vasetType 3
)
xt "154750,37000,174000,37000"
pts [
"154750,37000"
"161000,37000"
"174000,37000"
]
)
start &795
end &799
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166461,0
va (VaSet
)
xt "166000,36000,172100,37000"
st "ibewire_sda_io"
blo "166000,36800"
tm "WireNameMgr"
)
)
on &833
)
*1378 (Wire
uid 166464,0
shape (OrthoPolyLine
uid 166465,0
va (VaSet
vasetType 3
)
xt "160750,37000,162000,38000"
pts [
"162000,37000"
"162000,38000"
"160750,38000"
]
)
start &1377
end &801
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166467,0
va (VaSet
isHidden 1
)
xt "155000,36000,161100,37000"
st "ibewire_sda_io"
blo "155000,36800"
tm "WireNameMgr"
)
)
on &833
)
*1379 (Wire
uid 166468,0
optionalChildren [
*1380 (BdJunction
uid 166472,0
ps "OnConnectorStrategy"
shape (Circle
uid 166473,0
va (VaSet
vasetType 1
)
xt "161600,12600,162400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166469,0
va (VaSet
vasetType 3
)
xt "154750,13000,174000,13000"
pts [
"154750,13000"
"174000,13000"
]
)
start &745
end &736
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166471,0
va (VaSet
)
xt "167000,12000,172900,13000"
st "ibewire_sclt_o"
blo "167000,12800"
tm "WireNameMgr"
)
)
on &835
)
*1381 (Wire
uid 166474,0
shape (OrthoPolyLine
uid 166475,0
va (VaSet
vasetType 3
)
xt "160750,13000,162000,14000"
pts [
"160750,14000"
"162000,14000"
"162000,13000"
]
)
start &738
end &1380
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166477,0
va (VaSet
isHidden 1
)
xt "162750,13000,168650,14000"
st "ibewire_sclt_o"
blo "162750,13800"
tm "WireNameMgr"
)
)
on &835
)
*1382 (Wire
uid 166490,0
optionalChildren [
*1383 (BdJunction
uid 166494,0
ps "OnConnectorStrategy"
shape (Circle
uid 166495,0
va (VaSet
vasetType 1
)
xt "161600,33600,162400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166491,0
va (VaSet
vasetType 3
)
xt "154750,34000,174000,34000"
pts [
"154750,34000"
"164000,34000"
"174000,34000"
]
)
start &791
end &782
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166493,0
va (VaSet
)
xt "166000,33000,171600,34000"
st "ibewire_scl_o"
blo "166000,33800"
tm "WireNameMgr"
)
)
on &832
)
*1384 (Wire
uid 166496,0
shape (OrthoPolyLine
uid 166497,0
va (VaSet
vasetType 3
)
xt "160750,34000,162000,35000"
pts [
"160750,35000"
"162000,35000"
"162000,34000"
]
)
start &784
end &1383
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166499,0
va (VaSet
isHidden 1
)
xt "162750,34000,168350,35000"
st "ibewire_scl_o"
blo "162750,34800"
tm "WireNameMgr"
)
)
on &832
)
*1385 (Wire
uid 166500,0
optionalChildren [
*1386 (BdJunction
uid 166506,0
ps "OnConnectorStrategy"
shape (Circle
uid 166507,0
va (VaSet
vasetType 1
)
xt "161600,26600,162400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,27000,163000,27000"
pts [
"154750,27000"
"163000,27000"
]
)
start &772
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166505,0
va (VaSet
)
xt "156000,26000,163300,27000"
st "ibemon_sda_io(b)"
blo "156000,26800"
tm "WireNameMgr"
)
)
on &712
)
*1387 (Wire
uid 166508,0
shape (OrthoPolyLine
uid 166509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "160750,27000,162000,28000"
pts [
"162000,27000"
"162000,28000"
"160750,28000"
]
)
start &1386
end &778
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166511,0
va (VaSet
isHidden 1
)
xt "162750,28000,170050,29000"
st "ibemon_sda_io(b)"
blo "162750,28800"
tm "WireNameMgr"
)
)
on &712
)
*1388 (Wire
uid 166512,0
optionalChildren [
*1389 (BdJunction
uid 166518,0
ps "OnConnectorStrategy"
shape (Circle
uid 166519,0
va (VaSet
vasetType 1
)
xt "161600,23600,162400,24400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,24000,163000,24000"
pts [
"154750,24000"
"163000,24000"
]
)
start &768
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166517,0
va (VaSet
)
xt "156000,23000,162800,24000"
st "ibemon_scl_o(b)"
blo "156000,23800"
tm "WireNameMgr"
)
)
on &711
)
*1390 (Wire
uid 166520,0
shape (OrthoPolyLine
uid 166521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "160750,24000,162000,25000"
pts [
"162000,24000"
"162000,25000"
"160750,25000"
]
)
start &1389
end &761
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166523,0
va (VaSet
isHidden 1
)
xt "162750,24000,169550,25000"
st "ibemon_scl_o(b)"
blo "162750,24800"
tm "WireNameMgr"
)
)
on &711
)
*1391 (Wire
uid 166524,0
optionalChildren [
*1392 (BdJunction
uid 166530,0
ps "OnConnectorStrategy"
shape (Circle
uid 166531,0
va (VaSet
vasetType 1
)
xt "161600,2600,162400,3400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,3000,163000,3000"
pts [
"154750,3000"
"163000,3000"
]
)
start &722
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166529,0
va (VaSet
)
xt "156000,2000,162900,3000"
st "ibemon_sclt_o(t)"
blo "156000,2800"
tm "WireNameMgr"
)
)
on &710
)
*1393 (Wire
uid 166532,0
shape (OrthoPolyLine
uid 166533,0
va (VaSet
vasetType 3
)
xt "160750,3000,162000,4000"
pts [
"160750,4000"
"162000,4000"
"162000,3000"
]
)
start &715
end &1392
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166535,0
va (VaSet
isHidden 1
)
xt "162750,3000,169650,4000"
st "ibemon_sclt_o(t)"
blo "162750,3800"
tm "WireNameMgr"
)
)
on &710
)
*1394 (Wire
uid 166536,0
optionalChildren [
*1395 (BdJunction
uid 166540,0
ps "OnConnectorStrategy"
shape (Circle
uid 166541,0
va (VaSet
vasetType 1
)
xt "161600,15600,162400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166537,0
va (VaSet
vasetType 3
)
xt "154750,16000,174000,16000"
pts [
"154750,16000"
"174000,16000"
]
)
start &749
end &753
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166539,0
va (VaSet
)
xt "167000,15000,173400,16000"
st "ibewire_sdat_io"
blo "167000,15800"
tm "WireNameMgr"
)
)
on &834
)
*1396 (Wire
uid 166542,0
shape (OrthoPolyLine
uid 166543,0
va (VaSet
vasetType 3
)
xt "160750,16000,162000,17000"
pts [
"162000,16000"
"162000,17000"
"160750,17000"
]
)
start &1395
end &755
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166545,0
va (VaSet
isHidden 1
)
xt "155000,15000,161400,16000"
st "ibewire_sdat_io"
blo "155000,15800"
tm "WireNameMgr"
)
)
on &834
)
*1397 (Wire
uid 166546,0
shape (OrthoPolyLine
uid 166547,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165000,27000,174000,27000"
pts [
"165000,27000"
"174000,27000"
]
)
end &776
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166551,0
va (VaSet
)
xt "166000,26000,172200,27000"
st "ibemon_sda_io"
blo "166000,26800"
tm "WireNameMgr"
)
)
on &712
)
*1398 (Wire
uid 166552,0
shape (OrthoPolyLine
uid 166553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,28000,143250,28000"
pts [
"143250,28000"
"134000,28000"
]
)
start &770
ss 0
es 0
sat 32
eat 16
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166557,0
va (VaSet
)
xt "135000,27000,140200,28000"
st "sda_rx(b+4)"
blo "135000,27800"
tm "WireNameMgr"
)
)
on &708
)
*1399 (Wire
uid 166558,0
shape (OrthoPolyLine
uid 166559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,37000,143250,37000"
pts [
"134000,37000"
"143250,37000"
]
)
end &792
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166563,0
va (VaSet
)
xt "135000,36000,138700,37000"
st "sda_tx(7)"
blo "135000,36800"
tm "WireNameMgr"
)
)
on &675
)
*1400 (Wire
uid 166564,0
shape (OrthoPolyLine
uid 166565,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,35000,143250,35000"
pts [
"134000,35000"
"143250,35000"
]
)
end &790
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166569,0
va (VaSet
)
xt "135000,34000,138100,35000"
st "sck_t(7)"
blo "135000,34800"
tm "WireNameMgr"
)
)
on &372
)
*1401 (Wire
uid 166570,0
shape (OrthoPolyLine
uid 166571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,3000,143250,3000"
pts [
"134000,3000"
"143250,3000"
]
)
end &720
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166575,0
va (VaSet
)
xt "135000,2000,137100,3000"
st "sck(t)"
blo "135000,2800"
tm "WireNameMgr"
)
)
on &371
)
*1402 (Wire
uid 166576,0
shape (OrthoPolyLine
uid 166577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,7000,143250,7000"
pts [
"143250,7000"
"134000,7000"
]
)
start &724
ss 0
es 0
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166581,0
va (VaSet
)
xt "135000,6000,138500,7000"
st "sda_rx(t)"
blo "135000,6800"
tm "WireNameMgr"
)
)
on &708
)
*1403 (Wire
uid 166582,0
shape (OrthoPolyLine
uid 166583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,6000,143250,6000"
pts [
"134000,6000"
"143250,6000"
]
)
end &723
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166587,0
va (VaSet
)
xt "135000,5000,138500,6000"
st "sda_tx(t)"
blo "135000,5800"
tm "WireNameMgr"
)
)
on &675
)
*1404 (Wire
uid 166594,0
shape (OrthoPolyLine
uid 166595,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165000,3000,174000,3000"
pts [
"165000,3000"
"174000,3000"
]
)
end &713
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166599,0
va (VaSet
)
xt "166000,2000,172000,3000"
st "ibemon_sclt_o"
blo "166000,2800"
tm "WireNameMgr"
)
)
on &710
)
*1405 (Wire
uid 166600,0
shape (OrthoPolyLine
uid 166601,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,38000,143250,38000"
pts [
"143250,38000"
"134000,38000"
]
)
start &793
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166605,0
va (VaSet
)
xt "135000,37000,138700,38000"
st "sda_rx(7)"
blo "135000,37800"
tm "WireNameMgr"
)
)
on &708
)
*1406 (Wire
uid 166624,0
shape (OrthoPolyLine
uid 166625,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165000,24000,174000,24000"
pts [
"165000,24000"
"174000,24000"
]
)
end &759
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166629,0
va (VaSet
)
xt "166000,23000,171700,24000"
st "ibemon_scl_o"
blo "166000,23800"
tm "WireNameMgr"
)
)
on &711
)
*1407 (Wire
uid 166648,0
shape (OrthoPolyLine
uid 166649,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,16000,143250,16000"
pts [
"134000,16000"
"143250,16000"
]
)
end &746
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166653,0
va (VaSet
)
xt "135000,15000,138700,16000"
st "sda_tx(3)"
blo "135000,15800"
tm "WireNameMgr"
)
)
on &675
)
*1408 (Wire
uid 166654,0
shape (OrthoPolyLine
uid 166655,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,18000,143250,18000"
pts [
"134000,18000"
"143250,18000"
]
)
end &748
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166659,0
va (VaSet
)
xt "135000,17000,138200,18000"
st "sda_t(3)"
blo "135000,17800"
tm "WireNameMgr"
)
)
on &370
)
*1409 (Wire
uid 166660,0
shape (OrthoPolyLine
uid 166661,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,13000,143250,13000"
pts [
"134000,13000"
"143250,13000"
]
)
end &743
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166665,0
va (VaSet
)
xt "135000,12000,137300,13000"
st "sck(3)"
blo "135000,12800"
tm "WireNameMgr"
)
)
on &371
)
*1410 (Wire
uid 166666,0
shape (OrthoPolyLine
uid 166667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,24000,143250,24000"
pts [
"134000,24000"
"143250,24000"
]
)
end &766
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166671,0
va (VaSet
)
xt "135000,23000,138300,24000"
st "sck(b+4)"
blo "135000,23800"
tm "WireNameMgr"
)
)
on &371
)
*1411 (Wire
uid 166672,0
shape (OrthoPolyLine
uid 166673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,27000,143250,27000"
pts [
"134000,27000"
"143250,27000"
]
)
end &769
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166677,0
va (VaSet
)
xt "135000,26000,140200,27000"
st "sda_tx(b+4)"
blo "135000,26800"
tm "WireNameMgr"
)
)
on &675
)
*1412 (Wire
uid 166690,0
shape (OrthoPolyLine
uid 166691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,4000,143250,4000"
pts [
"134000,4000"
"143250,4000"
]
)
end &721
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166695,0
va (VaSet
)
xt "135000,3000,137900,4000"
st "sck_t(t)"
blo "135000,3800"
tm "WireNameMgr"
)
)
on &372
)
*1413 (Wire
uid 166696,0
shape (OrthoPolyLine
uid 166697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165000,6000,174000,6000"
pts [
"165000,6000"
"174000,6000"
]
)
end &730
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166701,0
va (VaSet
)
xt "166000,5000,172500,6000"
st "ibemon_sdat_io"
blo "166000,5800"
tm "WireNameMgr"
)
)
on &709
)
*1414 (Wire
uid 166708,0
shape (OrthoPolyLine
uid 166709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,8000,143250,8000"
pts [
"134000,8000"
"143250,8000"
]
)
end &725
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166713,0
va (VaSet
)
xt "135000,7000,138000,8000"
st "sda_t(t)"
blo "135000,7800"
tm "WireNameMgr"
)
)
on &370
)
*1415 (Wire
uid 166714,0
shape (OrthoPolyLine
uid 166715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,29000,143250,29000"
pts [
"134000,29000"
"143250,29000"
]
)
end &771
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166719,0
va (VaSet
)
xt "135000,28000,139700,29000"
st "sda_t(b+4)"
blo "135000,28800"
tm "WireNameMgr"
)
)
on &370
)
*1416 (Wire
uid 166720,0
shape (OrthoPolyLine
uid 166721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,14000,143250,14000"
pts [
"134000,14000"
"143250,14000"
]
)
end &744
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166725,0
va (VaSet
)
xt "135000,13000,138100,14000"
st "sck_t(3)"
blo "135000,13800"
tm "WireNameMgr"
)
)
on &372
)
*1417 (Wire
uid 166726,0
shape (OrthoPolyLine
uid 166727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,39000,143250,39000"
pts [
"134000,39000"
"143250,39000"
]
)
end &794
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166731,0
va (VaSet
)
xt "135000,38000,138200,39000"
st "sda_t(7)"
blo "135000,38800"
tm "WireNameMgr"
)
)
on &370
)
*1418 (Wire
uid 166732,0
shape (OrthoPolyLine
uid 166733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,34000,143250,34000"
pts [
"134000,34000"
"143250,34000"
]
)
end &789
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166737,0
va (VaSet
)
xt "135000,33000,137300,34000"
st "sck(7)"
blo "135000,33800"
tm "WireNameMgr"
)
)
on &371
)
*1419 (Wire
uid 166738,0
shape (OrthoPolyLine
uid 166739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,17000,143250,17000"
pts [
"143250,17000"
"134000,17000"
]
)
start &747
ss 0
es 0
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166743,0
va (VaSet
)
xt "135000,16000,138700,17000"
st "sda_rx(3)"
blo "135000,16800"
tm "WireNameMgr"
)
)
on &708
)
*1420 (Wire
uid 166750,0
shape (OrthoPolyLine
uid 166751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,25000,143250,25000"
pts [
"134000,25000"
"143250,25000"
]
)
end &767
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166755,0
va (VaSet
)
xt "135000,24000,139600,25000"
st "sck_t(b+4)"
blo "135000,24800"
tm "WireNameMgr"
)
)
on &372
)
*1421 (Wire
uid 166885,0
optionalChildren [
*1422 (BdJunction
uid 166891,0
ps "OnConnectorStrategy"
shape (Circle
uid 166892,0
va (VaSet
vasetType 1
)
xt "161600,42601,162400,43401"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166886,0
va (VaSet
vasetType 3
)
xt "154750,43000,174000,43000"
pts [
"154750,43000"
"174000,43000"
]
)
start &814
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166890,0
va (VaSet
)
xt "164000,42000,173200,43000"
st "ibemon_convstt_no(0)"
blo "164000,42800"
tm "WireNameMgr"
)
)
on &149
)
*1423 (Wire
uid 166893,0
shape (OrthoPolyLine
uid 166894,0
va (VaSet
vasetType 3
)
xt "160750,43001,162000,44000"
pts [
"160750,44000"
"162000,44000"
"162000,43001"
]
)
start &823
end &1422
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166896,0
va (VaSet
isHidden 1
)
xt "162750,43000,171950,44000"
st "ibemon_convstt_no(0)"
blo "162750,43800"
tm "WireNameMgr"
)
)
on &149
)
*1424 (Wire
uid 166897,0
optionalChildren [
*1425 (BdJunction
uid 166903,0
ps "OnConnectorStrategy"
shape (Circle
uid 166904,0
va (VaSet
vasetType 1
)
xt "161600,45600,162400,46400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 166898,0
va (VaSet
vasetType 3
)
xt "154750,46000,174000,46000"
pts [
"154750,46000"
"174000,46000"
]
)
start &818
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166902,0
va (VaSet
)
xt "164000,45000,173200,46000"
st "ibemon_convstt_no(1)"
blo "164000,45800"
tm "WireNameMgr"
)
)
on &149
)
*1426 (Wire
uid 166905,0
shape (OrthoPolyLine
uid 166906,0
va (VaSet
vasetType 3
)
xt "160750,46000,162000,47000"
pts [
"162000,46000"
"162000,47000"
"160750,47000"
]
)
start &1425
end &828
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166908,0
va (VaSet
isHidden 1
)
xt "155000,45000,164200,46000"
st "ibemon_convstt_no(1)"
blo "155000,45800"
tm "WireNameMgr"
)
)
on &149
)
*1427 (Wire
uid 166913,0
shape (OrthoPolyLine
uid 166914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,46000,143250,46000"
pts [
"134000,46000"
"143250,46000"
]
)
end &815
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166920,0
va (VaSet
)
xt "135000,45000,139700,46000"
st "sda_tx(10)"
blo "135000,45800"
tm "WireNameMgr"
)
)
on &675
)
*1428 (Wire
uid 166921,0
shape (OrthoPolyLine
uid 166922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,44000,143250,44000"
pts [
"134000,44000"
"143250,44000"
]
)
end &813
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166928,0
va (VaSet
)
xt "135000,43000,138600,44000"
st "sck_t(10)"
blo "135000,43800"
tm "WireNameMgr"
)
)
on &372
)
*1429 (Wire
uid 166929,0
shape (OrthoPolyLine
uid 166930,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,43000,143250,43000"
pts [
"134000,43000"
"143250,43000"
]
)
end &812
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166936,0
va (VaSet
)
xt "135000,42000,137800,43000"
st "sck(10)"
blo "135000,42800"
tm "WireNameMgr"
)
)
on &371
)
*1430 (Wire
uid 166937,0
shape (OrthoPolyLine
uid 166938,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,48000,143250,48000"
pts [
"134000,48000"
"143250,48000"
]
)
end &817
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166944,0
va (VaSet
)
xt "135000,47000,138700,48000"
st "sda_t(10)"
blo "135000,47800"
tm "WireNameMgr"
)
)
on &370
)
*1431 (Wire
uid 166945,0
shape (OrthoPolyLine
uid 166946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,47000,143250,47000"
pts [
"143250,47000"
"134000,47000"
]
)
start &816
es 0
sat 32
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 166951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166952,0
va (VaSet
)
xt "135000,46000,139700,47000"
st "sda_rx(10)"
blo "135000,46800"
tm "WireNameMgr"
)
)
on &708
)
*1432 (Wire
uid 167506,0
shape (OrthoPolyLine
uid 167507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-47000,66000,-47000"
pts [
"55750,-47000"
"66000,-47000"
]
)
start &1050
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167511,0
va (VaSet
)
xt "57000,-48000,61100,-47000"
st "dbg_count"
blo "57000,-47200"
tm "WireNameMgr"
)
)
on &836
)
*1433 (Wire
uid 167512,0
shape (OrthoPolyLine
uid 167513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-20000,95000,-20000"
pts [
"82000,-20000"
"95000,-20000"
]
)
start &551
sat 32
eat 16
sty 1
sl "(7 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167519,0
va (VaSet
)
xt "88000,-21000,94100,-20000"
st "idc_p2_io(7:0)"
blo "88000,-20200"
tm "WireNameMgr"
)
)
on &156
)
*1434 (Wire
uid 167552,0
shape (OrthoPolyLine
uid 167553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-20000,77000,-20000"
pts [
"61000,-20000"
"77000,-20000"
]
)
end &549
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167559,0
va (VaSet
)
xt "62000,-21000,66100,-20000"
st "dbg_count"
blo "62000,-20200"
tm "WireNameMgr"
)
)
on &836
)
*1435 (Wire
uid 167616,0
shape (OrthoPolyLine
uid 167617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-6000,95000,-5000"
pts [
"82000,-6000"
"83000,-5000"
"95000,-5000"
]
)
start &840
sat 32
eat 16
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167621,0
va (VaSet
)
xt "88000,-6000,93900,-5000"
st "idc_p2_io(11)"
blo "88000,-5200"
tm "WireNameMgr"
)
)
on &156
)
*1436 (Wire
uid 167622,0
shape (OrthoPolyLine
uid 167623,0
va (VaSet
vasetType 3
)
xt "75000,-6000,77000,-6000"
pts [
"75000,-6000"
"77000,-6000"
]
)
end &838
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167629,0
va (VaSet
)
xt "76000,-7000,77100,-6000"
st "LO"
blo "76000,-6200"
tm "WireNameMgr"
)
)
on &75
)
*1437 (Wire
uid 167677,0
shape (OrthoPolyLine
uid 167678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,47000,76250,47000"
pts [
"62000,47000"
"76250,47000"
]
)
end &861
es 0
sat 16
eat 32
sty 1
sl "(30)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167684,0
va (VaSet
)
xt "63000,46000,68900,47000"
st "idc_p2_io(30)"
blo "63000,46800"
tm "WireNameMgr"
)
)
on &156
)
*1438 (Wire
uid 167689,0
shape (OrthoPolyLine
uid 167690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,48000,76250,48000"
pts [
"62000,48000"
"76250,48000"
]
)
end &862
sat 16
eat 32
sty 1
sl "(31)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167696,0
va (VaSet
)
xt "63000,47000,68900,48000"
st "idc_p2_io(31)"
blo "63000,47800"
tm "WireNameMgr"
)
)
on &156
)
*1439 (Wire
uid 167697,0
shape (OrthoPolyLine
uid 167698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-4000,95000,-3000"
pts [
"82000,-3000"
"83000,-4000"
"95000,-4000"
]
)
es 0
sat 16
eat 16
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167704,0
va (VaSet
)
xt "88000,-5000,93900,-4000"
st "idc_p2_io(12)"
blo "88000,-4200"
tm "WireNameMgr"
)
)
on &156
)
*1440 (Wire
uid 167796,0
optionalChildren [
*1441 (BdJunction
uid 167802,0
ps "OnConnectorStrategy"
shape (Circle
uid 167803,0
va (VaSet
vasetType 1
)
xt "93600,-16399,94400,-15599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 167797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85750,-16000,95000,-12000"
pts [
"85750,-12000"
"87000,-16000"
"95000,-16000"
]
)
start &873
ss 0
sat 32
eat 16
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167801,0
va (VaSet
)
xt "88000,-17000,93400,-16000"
st "idc_p2_io(8)"
blo "88000,-16200"
tm "WireNameMgr"
)
)
on &156
)
*1442 (Wire
uid 167804,0
shape (OrthoPolyLine
uid 167805,0
va (VaSet
vasetType 3
)
xt "91750,-15999,94000,-15000"
pts [
"91750,-15000"
"94000,-15000"
"94000,-15999"
]
)
start &878
end &1441
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167807,0
va (VaSet
isHidden 1
)
xt "94750,-16000,100150,-15000"
st "idc_p2_io(8)"
blo "94750,-15200"
tm "WireNameMgr"
)
)
on &156
)
*1443 (Wire
uid 167808,0
optionalChildren [
*1444 (BdJunction
uid 167814,0
ps "OnConnectorStrategy"
shape (Circle
uid 167815,0
va (VaSet
vasetType 1
)
xt "93600,-12399,94400,-11599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 167809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85750,-16000,95000,-12000"
pts [
"85750,-16000"
"87000,-12000"
"95000,-12000"
]
)
start &869
sat 32
eat 16
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167813,0
va (VaSet
)
xt "88000,-13000,93400,-12000"
st "idc_p2_io(9)"
blo "88000,-12200"
tm "WireNameMgr"
)
)
on &156
)
*1445 (Wire
uid 167816,0
shape (OrthoPolyLine
uid 167817,0
va (VaSet
vasetType 3
)
xt "91750,-11999,94000,-11000"
pts [
"91750,-11000"
"94000,-11000"
"94000,-11999"
]
)
start &883
end &1444
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167819,0
va (VaSet
isHidden 1
)
xt "94750,-11000,100150,-10000"
st "idc_p2_io(9)"
blo "94750,-10200"
tm "WireNameMgr"
)
)
on &156
)
*1446 (Wire
uid 167820,0
shape (OrthoPolyLine
uid 167821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-16000,74250,-16000"
pts [
"61000,-16000"
"74250,-16000"
]
)
end &867
sat 16
eat 32
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167825,0
va (VaSet
)
xt "62000,-17000,64800,-16000"
st "sck(12)"
blo "62000,-16200"
tm "WireNameMgr"
)
)
on &371
)
*1447 (Wire
uid 167826,0
shape (OrthoPolyLine
uid 167827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-12000,74250,-12000"
pts [
"74250,-12000"
"61000,-12000"
]
)
start &871
ss 0
es 0
sat 32
eat 16
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167831,0
va (VaSet
)
xt "62000,-13000,66700,-12000"
st "sda_rx(12)"
blo "62000,-12200"
tm "WireNameMgr"
)
)
on &708
)
*1448 (Wire
uid 167832,0
shape (OrthoPolyLine
uid 167833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-11000,74250,-11000"
pts [
"61000,-11000"
"74250,-11000"
]
)
end &872
sat 16
eat 32
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167837,0
va (VaSet
)
xt "62000,-12000,65700,-11000"
st "sda_t(12)"
blo "62000,-11200"
tm "WireNameMgr"
)
)
on &370
)
*1449 (Wire
uid 167838,0
shape (OrthoPolyLine
uid 167839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-13000,74250,-13000"
pts [
"61000,-13000"
"74250,-13000"
]
)
end &870
sat 16
eat 32
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167843,0
va (VaSet
)
xt "62000,-14000,66700,-13000"
st "sda_tx(12)"
blo "62000,-13200"
tm "WireNameMgr"
)
)
on &675
)
*1450 (Wire
uid 167844,0
shape (OrthoPolyLine
uid 167845,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,-15000,74250,-15000"
pts [
"61000,-15000"
"74250,-15000"
]
)
end &868
sat 16
eat 32
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167849,0
va (VaSet
)
xt "62000,-16000,65600,-15000"
st "sck_t(12)"
blo "62000,-15200"
tm "WireNameMgr"
)
)
on &372
)
*1451 (Wire
uid 167852,0
shape (OrthoPolyLine
uid 167853,0
va (VaSet
vasetType 3
)
xt "85750,47000,96000,47000"
pts [
"85750,47000"
"96000,47000"
]
)
start &860
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167859,0
va (VaSet
)
xt "86000,46000,90400,47000"
st "clk_p2_pll"
blo "86000,46800"
tm "WireNameMgr"
)
)
on &887
)
*1452 (Wire
uid 167898,0
shape (OrthoPolyLine
uid 167899,0
va (VaSet
vasetType 3
)
xt "-85000,-115000,-75750,-115000"
pts [
"-85000,-115000"
"-75750,-115000"
]
)
end &102
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167905,0
va (VaSet
)
xt "-84000,-116000,-79600,-115000"
st "clk_p2_pll"
blo "-84000,-115200"
tm "WireNameMgr"
)
)
on &887
)
*1453 (Wire
uid 168576,0
shape (OrthoPolyLine
uid 168577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-85000,137250,-85000"
pts [
"121000,-85000"
"137250,-85000"
]
)
end &907
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 168582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168583,0
va (VaSet
)
xt "122000,-86000,123200,-85000"
st "reg"
blo "122000,-85200"
tm "WireNameMgr"
)
)
on &445
)
*1454 (Wire
uid 168584,0
shape (OrthoPolyLine
uid 168585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,-83000,137250,-83000"
pts [
"121000,-83000"
"137250,-83000"
]
)
end &898
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 168590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168591,0
va (VaSet
)
xt "122000,-84000,124800,-83000"
st "rawsigs"
blo "122000,-83200"
tm "WireNameMgr"
)
)
on &441
)
*1455 (Wire
uid 168592,0
shape (OrthoPolyLine
uid 168593,0
va (VaSet
vasetType 3
)
xt "132000,-77000,137250,-77000"
pts [
"132000,-77000"
"137250,-77000"
]
)
end &913
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 168598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168599,0
va (VaSet
)
xt "133000,-78000,135800,-77000"
st "rst_drv"
blo "133000,-77200"
tm "WireNameMgr"
)
)
on &701
)
*1456 (Wire
uid 169746,0
shape (OrthoPolyLine
uid 169747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,0,95000,0"
pts [
"86000,0"
"95000,0"
]
)
start &919
sat 2
eat 16
sty 1
sl "(23 downto 16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169751,0
va (VaSet
)
xt "88000,-1000,95100,0"
st "idc_p2_io(23:16)"
blo "88000,-200"
tm "WireNameMgr"
)
)
on &156
)
*1457 (Wire
uid 169752,0
shape (OrthoPolyLine
uid 169753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,0,73000,0"
pts [
"61000,0"
"73000,0"
]
)
end &919
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169757,0
va (VaSet
)
xt "62000,-1000,66800,0"
st "clocky_leds"
blo "62000,-200"
tm "WireNameMgr"
)
)
on &917
)
*1458 (Wire
uid 169765,0
shape (OrthoPolyLine
uid 169766,0
va (VaSet
vasetType 3
)
xt "75000,-5000,77000,-5000"
pts [
"75000,-5000"
"77000,-5000"
]
)
end &849
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169772,0
va (VaSet
)
xt "76000,-6000,77100,-5000"
st "LO"
blo "76000,-5200"
tm "WireNameMgr"
)
)
on &75
)
*1459 (Wire
uid 169787,0
shape (OrthoPolyLine
uid 169788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-45000,67000,-45000"
pts [
"55750,-45000"
"67000,-45000"
]
)
start &1051
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169792,0
va (VaSet
)
xt "57000,-46000,61800,-45000"
st "clocky_leds"
blo "57000,-45200"
tm "WireNameMgr"
)
)
on &917
)
*1460 (Wire
uid 169793,0
shape (OrthoPolyLine
uid 169794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,-4000,95000,-3000"
pts [
"58750,-4000"
"82000,-4000"
"83000,-3000"
"95000,-3000"
]
)
start &929
es 0
sat 32
eat 16
sty 1
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169800,0
va (VaSet
)
xt "88000,-4000,93900,-3000"
st "idc_p2_io(13)"
blo "88000,-3200"
tm "WireNameMgr"
)
)
on &156
)
*1461 (Wire
uid 169842,0
shape (OrthoPolyLine
uid 169843,0
va (VaSet
vasetType 3
)
xt "19000,-108000,30250,-108000"
pts [
"30250,-108000"
"19000,-108000"
]
)
start &1052
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169847,0
va (VaSet
)
xt "20000,-109000,23200,-108000"
st "lemo_clk"
blo "20000,-108200"
tm "WireNameMgr"
)
)
on &924
)
*1462 (Wire
uid 169850,0
shape (OrthoPolyLine
uid 169851,0
va (VaSet
vasetType 3
)
xt "-85000,-116000,-75750,-116000"
pts [
"-75750,-116000"
"-85000,-116000"
]
)
start &101
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169857,0
va (VaSet
)
xt "-84000,-117000,-80800,-116000"
st "lemo_clk"
blo "-84000,-116200"
tm "WireNameMgr"
)
)
on &924
)
*1463 (Wire
uid 169866,0
shape (OrthoPolyLine
uid 169867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55250,-85000,-46000,-85000"
pts [
"-55250,-85000"
"-46000,-85000"
]
)
start &103
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169871,0
va (VaSet
)
xt "-54000,-86000,-48400,-85000"
st "stat_clks_top"
blo "-54000,-85200"
tm "WireNameMgr"
)
)
on &925
)
*1464 (Wire
uid 169945,0
shape (OrthoPolyLine
uid 169946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,1000,73000,1000"
pts [
"61000,1000"
"73000,1000"
]
)
end &919
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169952,0
va (VaSet
)
xt "62000,0,64700,1000"
st "tog_pll"
blo "62000,800"
tm "WireNameMgr"
)
)
on &926
)
*1465 (Wire
uid 169955,0
shape (OrthoPolyLine
uid 169956,0
va (VaSet
vasetType 3
)
xt "19000,-107000,30250,-107000"
pts [
"19000,-107000"
"30250,-107000"
]
)
end &1053
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169962,0
va (VaSet
)
xt "20000,-108000,24400,-107000"
st "clk_p2_pll"
blo "20000,-107200"
tm "WireNameMgr"
)
)
on &887
)
*1466 (Wire
uid 169975,0
shape (OrthoPolyLine
uid 169976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,-93000,30250,-93000"
pts [
"19000,-93000"
"30250,-93000"
]
)
end &1054
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 169981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169982,0
va (VaSet
)
xt "20000,-94000,25600,-93000"
st "stat_clks_top"
blo "20000,-93200"
tm "WireNameMgr"
)
)
on &925
)
*1467 (Wire
uid 173915,0
shape (OrthoPolyLine
uid 173916,0
va (VaSet
vasetType 3
)
xt "132000,-59000,137250,-59000"
pts [
"132000,-59000"
"137250,-59000"
]
)
end &663
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 173920,0
va (VaSet
)
xt "133000,-60000,134100,-59000"
st "LO"
blo "133000,-59200"
tm "WireNameMgr"
)
)
on &75
)
*1468 (Wire
uid 173923,0
shape (OrthoPolyLine
uid 173924,0
va (VaSet
vasetType 3
)
xt "132000,-29000,137250,-29000"
pts [
"132000,-29000"
"137250,-29000"
]
)
end &628
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 173928,0
va (VaSet
)
xt "133000,-30000,134100,-29000"
st "LO"
blo "133000,-29200"
tm "WireNameMgr"
)
)
on &75
)
*1469 (Wire
uid 177478,0
shape (OrthoPolyLine
uid 177479,0
va (VaSet
vasetType 3
)
xt "42000,-2000,49250,-2000"
pts [
"42000,-2000"
"49250,-2000"
]
)
start &943
end &931
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177483,0
va (VaSet
)
xt "44000,-3000,48900,-2000"
st "strobe40_n"
blo "44000,-2200"
tm "WireNameMgr"
)
)
on &939
)
*1470 (Wire
uid 177490,0
shape (OrthoPolyLine
uid 177491,0
va (VaSet
vasetType 3
)
xt "43000,-1000,49250,-1000"
pts [
"43000,-1000"
"49250,-1000"
]
)
end &934
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177495,0
va (VaSet
)
xt "44000,-2000,45000,-1000"
st "rst"
blo "44000,-1200"
tm "WireNameMgr"
)
)
on &707
)
*1471 (Wire
uid 177496,0
shape (OrthoPolyLine
uid 177497,0
va (VaSet
vasetType 3
)
xt "43000,-4000,49250,-4000"
pts [
"43000,-4000"
"49250,-4000"
]
)
end &932
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177501,0
va (VaSet
)
xt "44000,-5000,44800,-4000"
st "HI"
blo "44000,-4200"
tm "WireNameMgr"
)
)
on &448
)
*1472 (Wire
uid 177502,0
optionalChildren [
*1473 (BdJunction
uid 177562,0
ps "OnConnectorStrategy"
shape (Circle
uid 177563,0
va (VaSet
vasetType 1
)
xt "36600,-3400,37400,-2600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 177503,0
va (VaSet
vasetType 3
)
xt "29000,-3000,49250,-3000"
pts [
"29000,-3000"
"49250,-3000"
]
)
end &930
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177507,0
va (VaSet
)
xt "30000,-4000,33400,-3000"
st "strobe40"
blo "30000,-3200"
tm "WireNameMgr"
)
)
on &447
)
*1474 (Wire
uid 177508,0
shape (OrthoPolyLine
uid 177509,0
va (VaSet
vasetType 3
)
xt "43000,-5000,49250,-5000"
pts [
"43000,-5000"
"49250,-5000"
]
)
end &928
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177513,0
va (VaSet
)
xt "44000,-6000,46000,-5000"
st "clk80"
blo "44000,-5200"
tm "WireNameMgr"
)
)
on &79
)
*1475 (Wire
uid 177514,0
shape (OrthoPolyLine
uid 177515,0
va (VaSet
vasetType 3
)
xt "43000,0,49250,0"
pts [
"43000,0"
"49250,0"
]
)
end &933
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177519,0
va (VaSet
)
xt "44000,-1000,45100,0"
st "LO"
blo "44000,-200"
tm "WireNameMgr"
)
)
on &75
)
*1476 (Wire
uid 177558,0
shape (OrthoPolyLine
uid 177559,0
va (VaSet
vasetType 3
)
xt "37000,-3000,37000,-2000"
pts [
"37000,-3000"
"37000,-2000"
]
)
start &1473
end &941
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 177560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177561,0
va (VaSet
)
xt "44000,-4000,47400,-3000"
st "strobe40"
blo "44000,-3200"
tm "WireNameMgr"
)
)
on &447
)
*1477 (Wire
uid 180354,0
shape (OrthoPolyLine
uid 180355,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,18000,103000,18000"
pts [
"93750,18000"
"103000,18000"
]
)
start &966
sat 32
eat 16
sty 1
sl "(24)"
st 0
sf 1
si 0
tg (WTG
uid 180358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180359,0
va (VaSet
)
xt "95000,17000,103800,18000"
st "idc_p2_io(24) : (31:0)"
blo "95000,17800"
tm "WireNameMgr"
)
)
on &156
)
*1478 (Wire
uid 180360,0
shape (OrthoPolyLine
uid 180361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,19000,103000,19000"
pts [
"93750,19000"
"103000,19000"
]
)
start &967
sat 32
eat 16
sty 1
sl "(25)"
st 0
sf 1
si 0
tg (WTG
uid 180364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180365,0
va (VaSet
)
xt "95000,18000,103800,19000"
st "idc_p2_io(25) : (31:0)"
blo "95000,18800"
tm "WireNameMgr"
)
)
on &156
)
*1479 (Wire
uid 180366,0
shape (OrthoPolyLine
uid 180367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,23000,103000,23000"
pts [
"93750,23000"
"103000,23000"
]
)
start &974
ss 0
sat 32
eat 16
sty 1
sl "(15)"
st 0
sf 1
si 0
tg (WTG
uid 180370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180371,0
va (VaSet
)
xt "95000,22000,103800,23000"
st "idc_p2_io(15) : (31:0)"
blo "95000,22800"
tm "WireNameMgr"
)
)
on &156
)
*1480 (Wire
uid 180372,0
shape (OrthoPolyLine
uid 180373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,22000,103000,22000"
pts [
"93750,22000"
"103000,22000"
]
)
start &973
ss 0
sat 32
eat 16
sty 1
sl "(14)"
st 0
sf 1
si 0
tg (WTG
uid 180376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180377,0
va (VaSet
)
xt "95000,21000,103800,22000"
st "idc_p2_io(14) : (31:0)"
blo "95000,21800"
tm "WireNameMgr"
)
)
on &156
)
*1481 (Wire
uid 180378,0
shape (OrthoPolyLine
uid 180379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,27000,75250,27000"
pts [
"65750,27000"
"75250,27000"
]
)
end &953
sat 16
eat 32
sty 1
sl "(26)"
st 0
sf 1
si 0
tg (WTG
uid 180382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180383,0
va (VaSet
)
xt "67000,26000,75800,27000"
st "idc_p2_io(26) : (31:0)"
blo "67000,26800"
tm "WireNameMgr"
)
)
on &156
)
*1482 (Wire
uid 180384,0
shape (OrthoPolyLine
uid 180385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,28000,75250,28000"
pts [
"65750,28000"
"75250,28000"
]
)
end &954
sat 16
eat 32
sty 1
sl "(27)"
st 0
sf 1
si 0
tg (WTG
uid 180388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180389,0
va (VaSet
)
xt "67000,27000,75800,28000"
st "idc_p2_io(27) : (31:0)"
blo "67000,27800"
tm "WireNameMgr"
)
)
on &156
)
*1483 (Wire
uid 180390,0
shape (OrthoPolyLine
uid 180391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,31000,75250,31000"
pts [
"65750,31000"
"75250,31000"
]
)
end &960
es 0
sat 16
eat 32
sty 1
sl "(28)"
st 0
sf 1
si 0
tg (WTG
uid 180394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180395,0
va (VaSet
)
xt "67000,30000,75800,31000"
st "idc_p2_io(28) : (31:0)"
blo "67000,30800"
tm "WireNameMgr"
)
)
on &156
)
*1484 (Wire
uid 180396,0
shape (OrthoPolyLine
uid 180397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,32000,75250,32000"
pts [
"65750,32000"
"75250,32000"
]
)
end &961
sat 16
eat 32
sty 1
sl "(29)"
st 0
sf 1
si 0
tg (WTG
uid 180400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180401,0
va (VaSet
)
xt "67000,31000,75800,32000"
st "idc_p2_io(29) : (31:0)"
blo "67000,31800"
tm "WireNameMgr"
)
)
on &156
)
*1485 (Wire
uid 180410,0
shape (OrthoPolyLine
uid 180411,0
va (VaSet
vasetType 3
)
xt "65000,18000,84250,18000"
pts [
"65000,18000"
"84250,18000"
]
)
end &968
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 180412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180413,0
va (VaSet
)
xt "66000,17000,68700,18000"
st "tlu_tclk"
blo "66000,17800"
tm "WireNameMgr"
)
)
on &979
)
*1486 (Wire
uid 180414,0
shape (OrthoPolyLine
uid 180415,0
va (VaSet
vasetType 3
)
xt "65000,22000,84250,22000"
pts [
"65000,22000"
"84250,22000"
]
)
end &975
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 180416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180417,0
va (VaSet
)
xt "66000,21000,69100,22000"
st "tlu_busy"
blo "66000,21800"
tm "WireNameMgr"
)
)
on &980
)
*1487 (Wire
uid 180418,0
shape (OrthoPolyLine
uid 180419,0
va (VaSet
vasetType 3
)
xt "84750,27000,104000,27000"
pts [
"84750,27000"
"104000,27000"
]
)
start &952
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 180420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180421,0
va (VaSet
)
xt "87000,26000,89400,27000"
st "tlu_rst"
blo "87000,26800"
tm "WireNameMgr"
)
)
on &982
)
*1488 (Wire
uid 180422,0
shape (OrthoPolyLine
uid 180423,0
va (VaSet
vasetType 3
)
xt "84750,31000,104000,31000"
pts [
"84750,31000"
"104000,31000"
]
)
start &959
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 180424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180425,0
va (VaSet
)
xt "87000,30000,89700,31000"
st "tlu_trig"
blo "87000,30800"
tm "WireNameMgr"
)
)
on &981
)
*1489 (Wire
uid 181063,0
shape (OrthoPolyLine
uid 181064,0
va (VaSet
vasetType 3
)
xt "55750,-39000,64000,-39000"
pts [
"55750,-39000"
"64000,-39000"
]
)
start &1055
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 181069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181070,0
va (VaSet
)
xt "57000,-40000,59700,-39000"
st "tlu_trig"
blo "57000,-39200"
tm "WireNameMgr"
)
)
on &981
)
*1490 (Wire
uid 181071,0
shape (OrthoPolyLine
uid 181072,0
va (VaSet
vasetType 3
)
xt "57000,-36000,64000,-36000"
pts [
"57000,-36000"
"64000,-36000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 181077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181078,0
va (VaSet
)
xt "59000,-37000,61400,-36000"
st "tlu_rst"
blo "59000,-36200"
tm "WireNameMgr"
)
)
on &982
)
*1491 (Wire
uid 181079,0
shape (OrthoPolyLine
uid 181080,0
va (VaSet
vasetType 3
)
xt "55750,-38000,64000,-38000"
pts [
"55750,-38000"
"64000,-38000"
]
)
start &1056
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 181085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181086,0
va (VaSet
)
xt "57000,-39000,59700,-38000"
st "tlu_tclk"
blo "57000,-38200"
tm "WireNameMgr"
)
)
on &979
)
*1492 (Wire
uid 181087,0
shape (OrthoPolyLine
uid 181088,0
va (VaSet
vasetType 3
)
xt "55750,-37000,64000,-37000"
pts [
"55750,-37000"
"64000,-37000"
]
)
start &1057
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 181093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181094,0
va (VaSet
)
xt "57000,-38000,60100,-37000"
st "tlu_busy"
blo "57000,-37200"
tm "WireNameMgr"
)
)
on &980
)
*1493 (Wire
uid 183009,0
shape (OrthoPolyLine
uid 183010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-115000,-29750,-115000"
pts [
"-42000,-115000"
"-29750,-115000"
]
)
end &986
es 0
sat 16
eat 32
sty 1
sl "(R_BCO_DC)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183014,0
va (VaSet
)
xt "-41000,-116000,-32900,-115000"
st "db_wr(R_BCO_DC)"
blo "-41000,-115200"
tm "WireNameMgr"
)
)
on &999
)
*1494 (Wire
uid 183015,0
shape (OrthoPolyLine
uid 183016,0
va (VaSet
vasetType 3
)
xt "-42000,-127000,-29750,-127000"
pts [
"-42000,-127000"
"-29750,-127000"
]
)
end &993
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183020,0
va (VaSet
)
xt "-41000,-128000,-38500,-127000"
st "clk125"
blo "-41000,-127200"
tm "WireNameMgr"
)
)
on &78
)
*1495 (Wire
uid 183021,0
shape (OrthoPolyLine
uid 183022,0
va (VaSet
vasetType 3
)
xt "-42000,-121000,-29750,-121000"
pts [
"-42000,-121000"
"-29750,-121000"
]
)
end &985
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183026,0
va (VaSet
)
xt "-41000,-122000,-34800,-121000"
st "clks_top_ready"
blo "-41000,-121200"
tm "WireNameMgr"
)
)
on &142
)
*1496 (Wire
uid 183027,0
shape (OrthoPolyLine
uid 183028,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-117000,-29750,-117000"
pts [
"-42000,-117000"
"-29750,-117000"
]
)
end &990
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183032,0
va (VaSet
)
xt "-41000,-118000,-39800,-117000"
st "reg"
blo "-41000,-117200"
tm "WireNameMgr"
)
)
on &445
)
*1497 (Wire
uid 183033,0
shape (OrthoPolyLine
uid 183034,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-114000,-29750,-114000"
pts [
"-42000,-114000"
"-29750,-114000"
]
)
end &991
sat 16
eat 32
sty 1
sl "(R_TWIN_DELAY)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183038,0
va (VaSet
)
xt "-41000,-115000,-31100,-114000"
st "db_wr(R_TWIN_DELAY)"
blo "-41000,-114200"
tm "WireNameMgr"
)
)
on &999
)
*1498 (Wire
uid 183039,0
shape (OrthoPolyLine
uid 183040,0
va (VaSet
vasetType 3
)
xt "-42000,-126000,-29750,-126000"
pts [
"-42000,-126000"
"-29750,-126000"
]
)
end &994
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 183043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183044,0
va (VaSet
)
xt "-41000,-127000,-38500,-126000"
st "rst125"
blo "-41000,-126200"
tm "WireNameMgr"
)
)
on &449
)
*1499 (Wire
uid 183045,0
shape (OrthoPolyLine
uid 183046,0
va (VaSet
vasetType 3
)
xt "-42000,-119000,-29750,-119000"
pts [
"-42000,-119000"
"-29750,-119000"
]
)
end &987
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 183049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183050,0
va (VaSet
)
xt "-41000,-120000,-39000,-119000"
st "clk80"
blo "-41000,-119200"
tm "WireNameMgr"
)
)
on &79
)
*1500 (Wire
uid 183051,0
shape (OrthoPolyLine
uid 183052,0
va (VaSet
vasetType 3
)
xt "-42000,-118000,-29750,-118000"
pts [
"-42000,-118000"
"-29750,-118000"
]
)
end &988
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 183055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183056,0
va (VaSet
)
xt "-41000,-119000,-40000,-118000"
st "rst"
blo "-41000,-118200"
tm "WireNameMgr"
)
)
on &707
)
*1501 (Wire
uid 183057,0
shape (OrthoPolyLine
uid 183058,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8250,-125000,2000,-125000"
pts [
"-8250,-125000"
"2000,-125000"
]
)
start &992
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 183061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183062,0
va (VaSet
)
xt "-7000,-126000,1400,-125000"
st "stat_clks_main : (3:0)"
blo "-7000,-125200"
tm "WireNameMgr"
)
)
on &1000
)
*1502 (Wire
uid 183069,0
shape (OrthoPolyLine
uid 183070,0
va (VaSet
vasetType 3
)
xt "-8250,-113000,2000,-113000"
pts [
"-8250,-113000"
"2000,-113000"
]
)
start &995
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 183073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183074,0
va (VaSet
)
xt "-7000,-114000,-3600,-113000"
st "clk160ps"
blo "-7000,-113200"
tm "WireNameMgr"
)
)
on &1001
)
*1503 (Wire
uid 183113,0
shape (OrthoPolyLine
uid 183114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,-92000,30250,-92000"
pts [
"19000,-92000"
"30250,-92000"
]
)
end &1059
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 183119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183120,0
va (VaSet
)
xt "20000,-93000,28400,-92000"
st "stat_clks_main : (3:0)"
blo "20000,-92200"
tm "WireNameMgr"
)
)
on &1000
)
*1504 (Wire
uid 183121,0
shape (OrthoPolyLine
uid 183122,0
va (VaSet
vasetType 3
)
xt "-42000,-123000,-29750,-123000"
pts [
"-42000,-123000"
"-29750,-123000"
]
)
end &989
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 183125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183126,0
va (VaSet
)
xt "-41000,-124000,-39000,-123000"
st "clk40"
blo "-41000,-123200"
tm "WireNameMgr"
)
)
on &258
)
*1505 (Wire
uid 183127,0
shape (OrthoPolyLine
uid 183128,0
va (VaSet
vasetType 3
)
xt "19000,-105000,30250,-105000"
pts [
"19000,-105000"
"30250,-105000"
]
)
end &1058
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 183131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183132,0
va (VaSet
)
xt "20000,-106000,22500,-105000"
st "clk160"
blo "20000,-105200"
tm "WireNameMgr"
)
)
on &452
)
*1506 (Wire
uid 183133,0
shape (OrthoPolyLine
uid 183134,0
va (VaSet
vasetType 3
)
xt "19000,-104000,30250,-104000"
pts [
"19000,-104000"
"30250,-104000"
]
)
end &1061
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 183137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183138,0
va (VaSet
)
xt "20000,-105000,23400,-104000"
st "clk160ps"
blo "20000,-104200"
tm "WireNameMgr"
)
)
on &1001
)
*1507 (Wire
uid 183139,0
shape (OrthoPolyLine
uid 183140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-105000,65000,-105000"
pts [
"55750,-105000"
"65000,-105000"
]
)
start &1060
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 183143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183144,0
va (VaSet
)
xt "57000,-106000,62800,-105000"
st "db_wr : (31:0)"
blo "57000,-105200"
tm "WireNameMgr"
)
)
on &999
)
*1508 (Wire
uid 183147,0
shape (OrthoPolyLine
uid 183148,0
va (VaSet
vasetType 3
)
xt "-8250,-120000,2000,-120000"
pts [
"-8250,-120000"
"2000,-120000"
]
)
start &984
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 183151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183152,0
va (VaSet
)
xt "-7000,-121000,-400,-120000"
st "clks_main_ready"
blo "-7000,-120200"
tm "WireNameMgr"
)
)
on &1002
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1509 (PackageList
uid 2412,0
stg "VerticalLayoutStrategy"
textVec [
*1510 (Text
uid 2413,0
va (VaSet
font "courier,8,1"
)
xt "-115000,-12900,-108500,-12000"
st "Package List"
blo "-115000,-12200"
)
*1511 (MLText
uid 2414,0
va (VaSet
)
xt "-115000,-12000,-102900,-1000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2415,0
stg "VerticalLayoutStrategy"
textVec [
*1512 (Text
uid 2416,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,84375,29200,85375"
st "Compiler Directives"
blo "21000,85175"
)
*1513 (Text
uid 2417,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,85375,30500,86375"
st "Pre-module directives:"
blo "21000,86175"
)
*1514 (MLText
uid 2418,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,86375,31000,87975"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1515 (Text
uid 2419,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,88375,31000,89375"
st "Post-module directives:"
blo "21000,89175"
)
*1516 (MLText
uid 2420,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,84375,21000,84375"
tm "BdCompilerDirectivesTextMgr"
)
*1517 (Text
uid 2421,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,89375,30600,90375"
st "End-module directives:"
blo "21000,90175"
)
*1518 (MLText
uid 2422,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21000,90375,21000,90375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,3,1428,789"
viewArea "-148052,-146429,265140,55212"
cachedDiagramExtent "-249750,-141600,489500,190600"
pageSetupInfo (PageSetupInfo
ptrCmd "kprinter"
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-143000,-114000"
lastUid 185284,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1519 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,3200,5600,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*1520 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,4400,5200,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1521 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,5600,3600,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1522 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1523 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1524 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1525 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1526 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1527 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1528 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1529 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1530 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1531 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1532 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1533 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1534 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1535 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-150,-1300,15550,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1536 (Text
va (VaSet
font "helvetica,10,1"
)
xt "10800,20000,21000,21200"
st "Frame Declarations"
blo "10800,21000"
)
*1537 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "10800,21200,10800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-50,-1300,9650,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1538 (Text
va (VaSet
font "helvetica,10,1"
)
xt "10800,20000,21000,21200"
st "Frame Declarations"
blo "10800,21000"
)
*1539 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "10800,21200,10800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-141000,-6600,-135500,-5600"
st "Declarations"
blo "-141000,-5800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-141000,-5600,-138600,-4600"
st "Ports:"
blo "-141000,-4800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-141000,188600,-137300,189600"
st "Pre User:"
blo "-141000,189400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-141000,-6600,-121000,-600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-141000,189600,-133800,190600"
st "Diagram Signals:"
blo "-141000,190400"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "-141000,-5600,-136300,-4600"
st "Post User:"
blo "-141000,-4800"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "-139000,-4600,-117900,-1000"
st "attribute KEEP : string;
attribute KEEP of lemo_clk : signal is \"true\";
attribute KEEP of clk_p2_pll : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 1935,0
usingSuid 1
emptyRow *1540 (LEmptyRow
)
uid 2425,0
optionalChildren [
*1541 (RefLabelRowHdr
)
*1542 (TitleRowHdr
)
*1543 (FilterRowHdr
)
*1544 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1545 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1546 (GroupColHdr
tm "GroupColHdrMgr"
)
*1547 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1548 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1549 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1550 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1551 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1552 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1553 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 2118,0
)
*1554 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 2120,0
)
*1555 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
)
uid 2258,0
)
*1556 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
)
uid 2260,0
)
*1557 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
)
uid 2266,0
)
*1558 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
)
uid 2268,0
)
*1559 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
)
uid 2276,0
)
*1560 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
)
uid 2278,0
)
*1561 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
)
uid 2280,0
)
*1562 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
)
uid 2284,0
)
*1563 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
)
uid 2286,0
)
*1564 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 20
suid 122,0
)
)
uid 2360,0
)
*1565 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 21
suid 123,0
)
)
uid 2362,0
)
*1566 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 22
suid 124,0
)
)
uid 2364,0
)
*1567 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 23
suid 125,0
)
)
uid 2366,0
)
*1568 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 24
suid 126,0
)
)
uid 2368,0
)
*1569 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 19
suid 154,0
)
)
uid 3017,0
)
*1570 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 160,0
)
)
uid 3622,0
)
*1571 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 161,0
)
)
uid 3624,0
)
*1572 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 175,0
)
)
uid 6432,0
)
*1573 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 176,0
)
)
uid 6434,0
)
*1574 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 177,0
)
)
uid 6436,0
)
*1575 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 178,0
)
)
uid 6438,0
)
*1576 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 30
suid 179,0
)
)
uid 6905,0
)
*1577 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 25
suid 180,0
)
)
uid 6907,0
)
*1578 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 29
suid 181,0
)
)
uid 6909,0
)
*1579 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "sf_sda_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 26
suid 182,0
)
)
uid 6911,0
)
*1580 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 27
suid 184,0
)
)
uid 6915,0
)
*1581 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 28
suid 185,0
)
)
uid 6917,0
)
*1582 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 31
suid 278,0
)
)
uid 8495,0
)
*1583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 140
suid 279,0
)
)
uid 9063,0
)
*1584 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 32
suid 389,0
)
)
uid 14154,0
)
*1585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 139
suid 558,0
)
)
uid 38778,0
)
*1586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_ulogic"
o 145
suid 559,0
)
)
uid 39394,0
)
*1587 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 824,0
)
)
uid 52757,0
)
*1588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 148
suid 997,0
)
)
uid 71545,0
)
*1589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 147
suid 998,0
)
)
uid 71547,0
)
*1590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 149
suid 1114,0
)
)
uid 82007,0
)
*1591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 150
suid 1129,0
)
)
uid 82521,0
)
*1592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 151
suid 1133,0
)
)
uid 82529,0
)
*1593 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 33
suid 1136,0
)
)
uid 83227,0
)
*1594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_ext_sel"
t "std_logic"
o 152
suid 1166,0
)
)
uid 85536,0
)
*1595 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sf_sda_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 154
suid 1194,0
)
)
uid 89917,0
)
*1596 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sf_sda_t"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 155
suid 1195,0
)
)
uid 89919,0
)
*1597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "marv_md_out"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 156
suid 1199,0
)
)
uid 90032,0
)
*1598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "marv_md_t"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 157
suid 1200,0
)
)
uid 90034,0
)
*1599 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 34
suid 1201,0
)
)
uid 90054,0
)
*1600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_usb_ready"
t "std_logic"
o 153
suid 1202,0
)
)
uid 90253,0
)
*1601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready"
t "std_logic"
o 158
suid 1213,0
)
)
uid 90498,0
)
*1602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_not_ready"
t "std_logic"
o 159
suid 1214,0
)
)
uid 90500,0
)
*1603 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibemon_convstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 1237,0
)
)
uid 92112,0
)
*1604 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 37
suid 1249,0
)
)
uid 92136,0
)
*1605 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 38
suid 1250,0
)
)
uid 92138,0
)
*1606 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 39
suid 1251,0
)
)
uid 92140,0
)
*1607 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 40
suid 1252,0
)
)
uid 92142,0
)
*1608 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 41
suid 1266,0
)
)
uid 92170,0
)
*1609 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 42
suid 1267,0
)
)
uid 92172,0
)
*1610 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 43
suid 1282,0
)
)
uid 92284,0
)
*1611 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 44
suid 1283,0
)
)
uid 92286,0
)
*1612 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 45
suid 1284,0
)
)
uid 92288,0
)
*1613 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 47
suid 1289,0
)
)
uid 96634,0
)
*1614 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 46
suid 1290,0
)
)
uid 96636,0
)
*1615 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sf_sda_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 138
suid 1291,0
)
)
uid 96859,0
)
*1616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk0a"
t "std_logic"
o 141
suid 1296,0
)
)
uid 96942,0
)
*1617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk1a"
t "std_logic"
o 144
suid 1297,0
)
)
uid 96944,0
)
*1618 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 49
suid 1298,0
)
)
uid 96946,0
)
*1619 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 48
suid 1299,0
)
)
uid 96948,0
)
*1620 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 50
suid 1310,0
)
)
uid 97845,0
)
*1621 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 51
suid 1311,0
)
)
uid 97847,0
)
*1622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_clk200"
t "std_logic"
o 146
suid 1312,0
)
)
uid 97867,0
)
*1623 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 53
suid 1327,0
)
)
uid 101888,0
)
*1624 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 52
suid 1328,0
)
)
uid 101890,0
)
*1625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk0b"
t "std_logic"
o 142
suid 1329,0
)
)
uid 101892,0
)
*1626 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 55
suid 1333,0
)
)
uid 101961,0
)
*1627 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 54
suid 1334,0
)
)
uid 101963,0
)
*1628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk1b"
t "std_logic"
o 143
suid 1335,0
)
)
uid 101965,0
)
*1629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 163
suid 1336,0
)
)
uid 102148,0
)
*1630 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 56
suid 1338,0
)
)
uid 102631,0
)
*1631 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_rx_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 57
suid 1339,0
)
)
uid 102633,0
)
*1632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_mod_abs_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 58
suid 1340,0
)
)
uid 102635,0
)
*1633 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_tx_fault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 59
suid 1341,0
)
)
uid 102637,0
)
*1634 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 60
suid 1342,0
)
)
uid 102639,0
)
*1635 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 164
suid 1343,0
)
)
uid 103542,0
)
*1636 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_spi_clk"
t "std_logic"
o 160
suid 1351,0
)
)
uid 106081,0
)
*1637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_spi_com"
t "std_logic"
o 161
suid 1352,0
)
)
uid 106083,0
)
*1638 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_spita_clk_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 65
suid 1355,0
)
)
uid 106087,0
)
*1639 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_spita_clk_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 63
suid 1356,0
)
)
uid 106089,0
)
*1640 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_spita_com_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 61
suid 1357,0
)
)
uid 106091,0
)
*1641 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_spita_com_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 66
suid 1358,0
)
)
uid 106093,0
)
*1642 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_spi_do"
t "std_ulogic"
o 165
suid 1362,0
)
)
uid 106142,0
)
*1643 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_spita_do_pi"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 62
suid 1363,0
)
)
uid 106160,0
)
*1644 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_spita_do_mi"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 64
suid 1364,0
)
)
uid 106162,0
)
*1645 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 169
suid 1379,0
)
)
uid 108129,0
)
*1646 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ok"
t "std_logic"
o 170
suid 1380,0
)
)
uid 108131,0
)
*1647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ok"
t "std_logic"
o 166
suid 1381,0
)
)
uid 108133,0
)
*1648 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 168
suid 1382,0
)
)
uid 108135,0
)
*1649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 167
suid 1384,0
)
)
uid 108137,0
)
*1650 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibemon_convst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 1423,0
)
)
uid 113062,0
)
*1651 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 171
suid 1432,0
)
)
uid 120873,0
)
*1652 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 172
suid 1435,0
)
)
uid 120879,0
)
*1653 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 173
suid 1437,0
)
)
uid 120883,0
)
*1654 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "DDR_DQ"
t "std_logic_vector"
b "(15 downto 0)"
o 67
suid 1451,0
)
)
uid 122944,0
)
*1655 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "DDR_LDQS"
t "std_logic"
o 68
suid 1452,0
)
)
uid 122946,0
)
*1656 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "DDR_UDQS"
t "std_logic"
o 69
suid 1453,0
)
)
uid 122948,0
)
*1657 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_BA"
t "std_logic_vector"
b "(1 downto 0)"
o 70
suid 1454,0
)
)
uid 122950,0
)
*1658 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_ADDR"
t "std_logic_vector"
b "(12 downto 0)"
o 71
suid 1455,0
)
)
uid 122952,0
)
*1659 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CK"
t "std_logic"
o 72
suid 1456,0
)
)
uid 122954,0
)
*1660 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CS_n"
t "std_logic"
o 74
suid 1458,0
)
)
uid 122958,0
)
*1661 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CE"
t "std_logic"
o 75
suid 1459,0
)
)
uid 122960,0
)
*1662 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_RAS_n"
t "std_logic"
o 76
suid 1460,0
)
)
uid 122962,0
)
*1663 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CAS_n"
t "std_logic"
o 77
suid 1461,0
)
)
uid 122964,0
)
*1664 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_WE_n"
t "std_logic"
o 78
suid 1462,0
)
)
uid 122966,0
)
*1665 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_LDM"
t "std_logic"
o 79
suid 1463,0
)
)
uid 122968,0
)
*1666 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_UDM"
t "std_logic"
o 80
suid 1464,0
)
)
uid 122970,0
)
*1667 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CLKE"
t "std_logic"
o 81
suid 1471,0
)
)
uid 122972,0
)
*1668 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_CLK_n"
t "std_logic"
o 73
suid 1472,0
)
)
uid 123156,0
)
*1669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lls"
t "t_llsrc"
o 177
suid 1479,0
)
)
uid 124379,0
)
*1670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lld"
t "std_logic"
o 176
suid 1480,0
)
)
uid 124381,0
)
*1671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
posAdd 0
o 175
suid 1482,0
)
)
uid 125010,0
)
*1672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lld"
t "std_logic"
o 178
suid 1484,0
)
)
uid 125038,0
)
*1673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 179
suid 1514,0
)
)
uid 128623,0
)
*1674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 180
suid 1565,0
)
)
uid 134332,0
)
*1675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_abc"
t "std_logic"
o 181
suid 1566,0
)
)
uid 134334,0
)
*1676 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 182
suid 1574,0
)
)
uid 135217,0
)
*1677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 183
suid 1603,0
)
)
uid 138152,0
)
*1678 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst125"
t "std_logic"
o 184
suid 1604,0
)
)
uid 138924,0
)
*1679 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 185
suid 1622,0
)
)
uid 140591,0
)
*1680 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 186
suid 1624,0
)
)
uid 141464,0
)
*1681 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 187
suid 1626,0
)
)
uid 141845,0
)
*1682 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_ext_on"
t "std_logic"
o 188
suid 1652,0
)
)
uid 145824,0
)
*1683 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 82
suid 1658,0
)
)
uid 149721,0
)
*1684 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 83
suid 1659,0
)
)
uid 149723,0
)
*1685 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 84
suid 1660,0
)
)
uid 149725,0
)
*1686 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 85
suid 1661,0
)
)
uid 149727,0
)
*1687 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 86
suid 1662,0
)
)
uid 149729,0
)
*1688 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 87
suid 1663,0
)
)
uid 149731,0
)
*1689 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 88
suid 1664,0
)
)
uid 149733,0
)
*1690 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 89
suid 1665,0
)
)
uid 149735,0
)
*1691 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 90
suid 1666,0
)
)
uid 149737,0
)
*1692 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 91
suid 1667,0
)
)
uid 149739,0
)
*1693 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 92
suid 1668,0
)
)
uid 149741,0
)
*1694 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 93
suid 1670,0
)
)
uid 149743,0
)
*1695 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 94
suid 1671,0
)
)
uid 149745,0
)
*1696 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 95
suid 1672,0
)
)
uid 149747,0
)
*1697 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 96
suid 1673,0
)
)
uid 149749,0
)
*1698 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 97
suid 1674,0
)
)
uid 149751,0
)
*1699 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 98
suid 1675,0
)
)
uid 149753,0
)
*1700 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 99
suid 1676,0
)
)
uid 149755,0
)
*1701 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 100
suid 1677,0
)
)
uid 149757,0
)
*1702 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 101
suid 1678,0
)
)
uid 149759,0
)
*1703 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 102
suid 1679,0
)
)
uid 149761,0
)
*1704 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 103
suid 1680,0
)
)
uid 149763,0
)
*1705 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp1_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 104
suid 1681,0
)
)
uid 149765,0
)
*1706 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 105
suid 1682,0
)
)
uid 149767,0
)
*1707 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 106
suid 1683,0
)
)
uid 149769,0
)
*1708 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 107
suid 1684,0
)
)
uid 149771,0
)
*1709 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp1_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 108
suid 1685,0
)
)
uid 149773,0
)
*1710 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp1_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 109
suid 1686,0
)
)
uid 149775,0
)
*1711 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 110
suid 1687,0
)
)
uid 149777,0
)
*1712 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp1_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 111
suid 1688,0
)
)
uid 149779,0
)
*1713 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 112
suid 1689,0
)
)
uid 149781,0
)
*1714 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 113
suid 1690,0
)
)
uid 149783,0
)
*1715 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 114
suid 1691,0
)
)
uid 149785,0
)
*1716 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 115
suid 1692,0
)
)
uid 149787,0
)
*1717 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 116
suid 1693,0
)
)
uid 149789,0
)
*1718 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 117
suid 1694,0
)
)
uid 149791,0
)
*1719 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp0_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 118
suid 1695,0
)
)
uid 149793,0
)
*1720 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp0_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 119
suid 1696,0
)
)
uid 149795,0
)
*1721 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 120
suid 1697,0
)
)
uid 149797,0
)
*1722 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 121
suid 1698,0
)
)
uid 149799,0
)
*1723 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 122
suid 1699,0
)
)
uid 149801,0
)
*1724 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 123
suid 1700,0
)
)
uid 149803,0
)
*1725 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp0_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 124
suid 1701,0
)
)
uid 149805,0
)
*1726 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibepp0_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 125
suid 1702,0
)
)
uid 149807,0
)
*1727 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 126
suid 1703,0
)
)
uid 149809,0
)
*1728 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 127
suid 1704,0
)
)
uid 149811,0
)
*1729 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 128
suid 1705,0
)
)
uid 149813,0
)
*1730 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 129
suid 1706,0
)
)
uid 149815,0
)
*1731 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 190
suid 1729,0
)
)
uid 153034,0
)
*1732 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 191
suid 1730,0
)
)
uid 153036,0
)
*1733 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 192
suid 1731,0
)
)
uid 153060,0
)
*1734 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 193
suid 1732,0
)
)
uid 153062,0
)
*1735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 194
suid 1733,0
)
)
uid 153064,0
)
*1736 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 196
suid 1757,0
)
)
uid 155103,0
)
*1737 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 197
suid 1760,0
)
)
uid 155238,0
)
*1738 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 199
suid 1766,0
)
)
uid 155302,0
)
*1739 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_tx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 174
suid 1795,0
)
)
uid 156789,0
)
*1740 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_top"
t "std_logic"
o 200
suid 1805,0
)
)
uid 156908,0
)
*1741 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_dxin"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 201
suid 1806,0
)
)
uid 156995,0
)
*1742 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 195
suid 1807,0
)
)
uid 157731,0
)
*1743 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 198
suid 1808,0
)
)
uid 157733,0
)
*1744 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 202
suid 1811,0
)
)
uid 160248,0
)
*1745 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_drv"
t "std_logic"
o 203
suid 1814,0
)
)
uid 161465,0
)
*1746 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 204
suid 1832,0
)
)
uid 163947,0
)
*1747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_rx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 205
suid 1835,0
)
)
uid 166780,0
)
*1748 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 133
suid 1841,0
)
)
uid 166790,0
)
*1749 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 132
suid 1840,0
)
)
uid 166792,0
)
*1750 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 131
suid 1838,0
)
)
uid 166796,0
)
*1751 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 1837,0
)
)
uid 166798,0
)
*1752 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibewire_scl_o"
t "std_logic"
o 136
suid 1872,0
)
)
uid 166969,0
)
*1753 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibewire_sda_io"
t "std_logic"
o 134
suid 1873,0
)
)
uid 166971,0
)
*1754 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibewire_sdat_io"
t "std_logic"
o 137
suid 1874,0
)
)
uid 166973,0
)
*1755 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibewire_sclt_o"
t "std_logic"
o 135
suid 1875,0
)
)
uid 166975,0
)
*1756 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 206
suid 1879,0
)
)
uid 167630,0
)
*1757 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_p2_pll"
t "std_logic"
o 189
suid 1883,0
)
)
uid 167908,0
)
*1758 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clocky_leds"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 207
suid 1885,0
)
)
uid 169760,0
)
*1759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_clk"
t "std_logic"
o 208
suid 1888,0
)
)
uid 169858,0
)
*1760 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_top"
t "std_logic_vector"
b "(7 downto 0)"
o 209
suid 1891,0
)
)
uid 169878,0
)
*1761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog_pll"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 210
suid 1895,0
)
)
uid 169953,0
)
*1762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40_n"
t "std_logic"
o 211
suid 1909,0
)
)
uid 177528,0
)
*1763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst156"
t "std_logic"
o 162
suid 1915,0
)
)
uid 178816,0
)
*1764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_tclk"
t "std_logic"
o 212
suid 1924,0
)
)
uid 181055,0
)
*1765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_busy"
t "std_logic"
o 213
suid 1925,0
)
)
uid 181057,0
)
*1766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_trig"
t "std_logic"
o 215
suid 1926,0
)
)
uid 181059,0
)
*1767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_rst"
t "std_logic"
o 214
suid 1927,0
)
)
uid 181061,0
)
*1768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 216
suid 1928,0
)
)
uid 183085,0
)
*1769 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 217
suid 1931,0
)
)
uid 183091,0
)
*1770 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160ps"
t "std_logic"
o 218
suid 1932,0
)
)
uid 183093,0
)
*1771 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_main_ready"
t "std_logic"
o 219
suid 1935,0
)
)
uid 183155,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2438,0
optionalChildren [
*1772 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1773 (MRCItem
litem &1540
pos 219
dimension 20
)
uid 2440,0
optionalChildren [
*1774 (MRCItem
litem &1541
pos 0
dimension 20
uid 2441,0
)
*1775 (MRCItem
litem &1542
pos 1
dimension 23
uid 2442,0
)
*1776 (MRCItem
litem &1543
pos 2
hidden 1
dimension 20
uid 2443,0
)
*1777 (MRCItem
litem &1553
pos 2
dimension 20
uid 2119,0
)
*1778 (MRCItem
litem &1554
pos 3
dimension 20
uid 2121,0
)
*1779 (MRCItem
litem &1555
pos 9
dimension 20
uid 2259,0
)
*1780 (MRCItem
litem &1556
pos 10
dimension 20
uid 2261,0
)
*1781 (MRCItem
litem &1557
pos 14
dimension 20
uid 2267,0
)
*1782 (MRCItem
litem &1558
pos 13
dimension 20
uid 2269,0
)
*1783 (MRCItem
litem &1559
pos 18
dimension 20
uid 2277,0
)
*1784 (MRCItem
litem &1560
pos 19
dimension 20
uid 2279,0
)
*1785 (MRCItem
litem &1561
pos 21
dimension 20
uid 2281,0
)
*1786 (MRCItem
litem &1562
pos 23
dimension 20
uid 2285,0
)
*1787 (MRCItem
litem &1563
pos 24
dimension 20
uid 2287,0
)
*1788 (MRCItem
litem &1564
pos 41
dimension 20
uid 2361,0
)
*1789 (MRCItem
litem &1565
pos 42
dimension 20
uid 2363,0
)
*1790 (MRCItem
litem &1566
pos 43
dimension 20
uid 2365,0
)
*1791 (MRCItem
litem &1567
pos 44
dimension 20
uid 2367,0
)
*1792 (MRCItem
litem &1568
pos 45
dimension 20
uid 2369,0
)
*1793 (MRCItem
litem &1569
pos 31
dimension 20
uid 3018,0
)
*1794 (MRCItem
litem &1570
pos 15
dimension 20
uid 3623,0
)
*1795 (MRCItem
litem &1571
pos 12
dimension 20
uid 3625,0
)
*1796 (MRCItem
litem &1572
pos 17
dimension 20
uid 6433,0
)
*1797 (MRCItem
litem &1573
pos 16
dimension 20
uid 6435,0
)
*1798 (MRCItem
litem &1574
pos 22
dimension 20
uid 6437,0
)
*1799 (MRCItem
litem &1575
pos 11
dimension 20
uid 6439,0
)
*1800 (MRCItem
litem &1576
pos 37
dimension 20
uid 6906,0
)
*1801 (MRCItem
litem &1577
pos 32
dimension 20
uid 6908,0
)
*1802 (MRCItem
litem &1578
pos 36
dimension 20
uid 6910,0
)
*1803 (MRCItem
litem &1579
pos 33
dimension 20
uid 6912,0
)
*1804 (MRCItem
litem &1580
pos 34
dimension 20
uid 6916,0
)
*1805 (MRCItem
litem &1581
pos 35
dimension 20
uid 6918,0
)
*1806 (MRCItem
litem &1582
pos 38
dimension 20
uid 8496,0
)
*1807 (MRCItem
litem &1583
pos 142
dimension 20
uid 9064,0
)
*1808 (MRCItem
litem &1584
pos 20
dimension 20
uid 14153,0
)
*1809 (MRCItem
litem &1585
pos 138
dimension 20
uid 38779,0
)
*1810 (MRCItem
litem &1586
pos 137
dimension 20
uid 39395,0
)
*1811 (MRCItem
litem &1587
pos 8
dimension 20
uid 52758,0
)
*1812 (MRCItem
litem &1588
pos 151
dimension 20
uid 71546,0
)
*1813 (MRCItem
litem &1589
pos 150
dimension 20
uid 71548,0
)
*1814 (MRCItem
litem &1590
pos 143
dimension 20
uid 82008,0
)
*1815 (MRCItem
litem &1591
pos 152
dimension 20
uid 82522,0
)
*1816 (MRCItem
litem &1592
pos 147
dimension 20
uid 82530,0
)
*1817 (MRCItem
litem &1593
pos 40
dimension 20
uid 83228,0
)
*1818 (MRCItem
litem &1594
pos 139
dimension 20
uid 85537,0
)
*1819 (MRCItem
litem &1595
pos 148
dimension 20
uid 89918,0
)
*1820 (MRCItem
litem &1596
pos 149
dimension 20
uid 89920,0
)
*1821 (MRCItem
litem &1597
pos 144
dimension 20
uid 90033,0
)
*1822 (MRCItem
litem &1598
pos 145
dimension 20
uid 90035,0
)
*1823 (MRCItem
litem &1599
pos 29
dimension 20
uid 90055,0
)
*1824 (MRCItem
litem &1600
pos 146
dimension 20
uid 90254,0
)
*1825 (MRCItem
litem &1601
pos 141
dimension 20
uid 90499,0
)
*1826 (MRCItem
litem &1602
pos 140
dimension 20
uid 90501,0
)
*1827 (MRCItem
litem &1603
pos 25
dimension 20
uid 92113,0
)
*1828 (MRCItem
litem &1604
pos 4
dimension 20
uid 92137,0
)
*1829 (MRCItem
litem &1605
pos 5
dimension 20
uid 92139,0
)
*1830 (MRCItem
litem &1606
pos 6
dimension 20
uid 92141,0
)
*1831 (MRCItem
litem &1607
pos 7
dimension 20
uid 92143,0
)
*1832 (MRCItem
litem &1608
pos 39
dimension 20
uid 92171,0
)
*1833 (MRCItem
litem &1609
pos 30
dimension 20
uid 92173,0
)
*1834 (MRCItem
litem &1610
pos 26
dimension 20
uid 92285,0
)
*1835 (MRCItem
litem &1611
pos 27
dimension 20
uid 92287,0
)
*1836 (MRCItem
litem &1612
pos 28
dimension 20
uid 92289,0
)
*1837 (MRCItem
litem &1613
pos 1
dimension 20
uid 96635,0
)
*1838 (MRCItem
litem &1614
pos 0
dimension 20
uid 96637,0
)
*1839 (MRCItem
litem &1615
pos 153
dimension 20
uid 96860,0
)
*1840 (MRCItem
litem &1616
pos 154
dimension 20
uid 96943,0
)
*1841 (MRCItem
litem &1617
pos 155
dimension 20
uid 96945,0
)
*1842 (MRCItem
litem &1618
pos 46
dimension 20
uid 96947,0
)
*1843 (MRCItem
litem &1619
pos 47
dimension 20
uid 96949,0
)
*1844 (MRCItem
litem &1620
pos 48
dimension 20
uid 97846,0
)
*1845 (MRCItem
litem &1621
pos 49
dimension 20
uid 97848,0
)
*1846 (MRCItem
litem &1622
pos 156
dimension 20
uid 97868,0
)
*1847 (MRCItem
litem &1623
pos 50
dimension 20
uid 101889,0
)
*1848 (MRCItem
litem &1624
pos 51
dimension 20
uid 101891,0
)
*1849 (MRCItem
litem &1625
pos 157
dimension 20
uid 101893,0
)
*1850 (MRCItem
litem &1626
pos 52
dimension 20
uid 101962,0
)
*1851 (MRCItem
litem &1627
pos 53
dimension 20
uid 101964,0
)
*1852 (MRCItem
litem &1628
pos 158
dimension 20
uid 101966,0
)
*1853 (MRCItem
litem &1629
pos 159
dimension 20
uid 102149,0
)
*1854 (MRCItem
litem &1630
pos 54
dimension 20
uid 102632,0
)
*1855 (MRCItem
litem &1631
pos 55
dimension 20
uid 102634,0
)
*1856 (MRCItem
litem &1632
pos 56
dimension 20
uid 102636,0
)
*1857 (MRCItem
litem &1633
pos 57
dimension 20
uid 102638,0
)
*1858 (MRCItem
litem &1634
pos 58
dimension 20
uid 102640,0
)
*1859 (MRCItem
litem &1635
pos 160
dimension 20
uid 103543,0
)
*1860 (MRCItem
litem &1636
pos 161
dimension 20
uid 106082,0
)
*1861 (MRCItem
litem &1637
pos 162
dimension 20
uid 106084,0
)
*1862 (MRCItem
litem &1638
pos 59
dimension 20
uid 106088,0
)
*1863 (MRCItem
litem &1639
pos 60
dimension 20
uid 106090,0
)
*1864 (MRCItem
litem &1640
pos 61
dimension 20
uid 106092,0
)
*1865 (MRCItem
litem &1641
pos 62
dimension 20
uid 106094,0
)
*1866 (MRCItem
litem &1642
pos 163
dimension 20
uid 106143,0
)
*1867 (MRCItem
litem &1643
pos 63
dimension 20
uid 106161,0
)
*1868 (MRCItem
litem &1644
pos 64
dimension 20
uid 106163,0
)
*1869 (MRCItem
litem &1645
pos 164
dimension 20
uid 108130,0
)
*1870 (MRCItem
litem &1646
pos 165
dimension 20
uid 108132,0
)
*1871 (MRCItem
litem &1647
pos 166
dimension 20
uid 108134,0
)
*1872 (MRCItem
litem &1648
pos 167
dimension 20
uid 108136,0
)
*1873 (MRCItem
litem &1649
pos 168
dimension 20
uid 108138,0
)
*1874 (MRCItem
litem &1650
pos 65
dimension 20
uid 113063,0
)
*1875 (MRCItem
litem &1651
pos 169
dimension 20
uid 120874,0
)
*1876 (MRCItem
litem &1652
pos 170
dimension 20
uid 120880,0
)
*1877 (MRCItem
litem &1653
pos 171
dimension 20
uid 120884,0
)
*1878 (MRCItem
litem &1654
pos 66
dimension 20
uid 122945,0
)
*1879 (MRCItem
litem &1655
pos 67
dimension 20
uid 122947,0
)
*1880 (MRCItem
litem &1656
pos 68
dimension 20
uid 122949,0
)
*1881 (MRCItem
litem &1657
pos 69
dimension 20
uid 122951,0
)
*1882 (MRCItem
litem &1658
pos 70
dimension 20
uid 122953,0
)
*1883 (MRCItem
litem &1659
pos 71
dimension 20
uid 122955,0
)
*1884 (MRCItem
litem &1660
pos 72
dimension 20
uid 122959,0
)
*1885 (MRCItem
litem &1661
pos 73
dimension 20
uid 122961,0
)
*1886 (MRCItem
litem &1662
pos 74
dimension 20
uid 122963,0
)
*1887 (MRCItem
litem &1663
pos 75
dimension 20
uid 122965,0
)
*1888 (MRCItem
litem &1664
pos 76
dimension 20
uid 122967,0
)
*1889 (MRCItem
litem &1665
pos 77
dimension 20
uid 122969,0
)
*1890 (MRCItem
litem &1666
pos 78
dimension 20
uid 122971,0
)
*1891 (MRCItem
litem &1667
pos 79
dimension 20
uid 122973,0
)
*1892 (MRCItem
litem &1668
pos 80
dimension 20
uid 123157,0
)
*1893 (MRCItem
litem &1669
pos 172
dimension 20
uid 124380,0
)
*1894 (MRCItem
litem &1670
pos 173
dimension 20
uid 124382,0
)
*1895 (MRCItem
litem &1671
pos 174
dimension 20
uid 125011,0
)
*1896 (MRCItem
litem &1672
pos 175
dimension 20
uid 125039,0
)
*1897 (MRCItem
litem &1673
pos 176
dimension 20
uid 128624,0
)
*1898 (MRCItem
litem &1674
pos 177
dimension 20
uid 134333,0
)
*1899 (MRCItem
litem &1675
pos 178
dimension 20
uid 134335,0
)
*1900 (MRCItem
litem &1676
pos 179
dimension 20
uid 135218,0
)
*1901 (MRCItem
litem &1677
pos 180
dimension 20
uid 138153,0
)
*1902 (MRCItem
litem &1678
pos 181
dimension 20
uid 138925,0
)
*1903 (MRCItem
litem &1679
pos 182
dimension 20
uid 140592,0
)
*1904 (MRCItem
litem &1680
pos 183
dimension 20
uid 141465,0
)
*1905 (MRCItem
litem &1681
pos 184
dimension 20
uid 141846,0
)
*1906 (MRCItem
litem &1682
pos 185
dimension 20
uid 145825,0
)
*1907 (MRCItem
litem &1683
pos 81
dimension 20
uid 149722,0
)
*1908 (MRCItem
litem &1684
pos 82
dimension 20
uid 149724,0
)
*1909 (MRCItem
litem &1685
pos 83
dimension 20
uid 149726,0
)
*1910 (MRCItem
litem &1686
pos 84
dimension 20
uid 149728,0
)
*1911 (MRCItem
litem &1687
pos 85
dimension 20
uid 149730,0
)
*1912 (MRCItem
litem &1688
pos 86
dimension 20
uid 149732,0
)
*1913 (MRCItem
litem &1689
pos 87
dimension 20
uid 149734,0
)
*1914 (MRCItem
litem &1690
pos 88
dimension 20
uid 149736,0
)
*1915 (MRCItem
litem &1691
pos 89
dimension 20
uid 149738,0
)
*1916 (MRCItem
litem &1692
pos 90
dimension 20
uid 149740,0
)
*1917 (MRCItem
litem &1693
pos 91
dimension 20
uid 149742,0
)
*1918 (MRCItem
litem &1694
pos 92
dimension 20
uid 149744,0
)
*1919 (MRCItem
litem &1695
pos 93
dimension 20
uid 149746,0
)
*1920 (MRCItem
litem &1696
pos 94
dimension 20
uid 149748,0
)
*1921 (MRCItem
litem &1697
pos 95
dimension 20
uid 149750,0
)
*1922 (MRCItem
litem &1698
pos 96
dimension 20
uid 149752,0
)
*1923 (MRCItem
litem &1699
pos 97
dimension 20
uid 149754,0
)
*1924 (MRCItem
litem &1700
pos 98
dimension 20
uid 149756,0
)
*1925 (MRCItem
litem &1701
pos 99
dimension 20
uid 149758,0
)
*1926 (MRCItem
litem &1702
pos 100
dimension 20
uid 149760,0
)
*1927 (MRCItem
litem &1703
pos 101
dimension 20
uid 149762,0
)
*1928 (MRCItem
litem &1704
pos 102
dimension 20
uid 149764,0
)
*1929 (MRCItem
litem &1705
pos 103
dimension 20
uid 149766,0
)
*1930 (MRCItem
litem &1706
pos 104
dimension 20
uid 149768,0
)
*1931 (MRCItem
litem &1707
pos 105
dimension 20
uid 149770,0
)
*1932 (MRCItem
litem &1708
pos 106
dimension 20
uid 149772,0
)
*1933 (MRCItem
litem &1709
pos 107
dimension 20
uid 149774,0
)
*1934 (MRCItem
litem &1710
pos 108
dimension 20
uid 149776,0
)
*1935 (MRCItem
litem &1711
pos 109
dimension 20
uid 149778,0
)
*1936 (MRCItem
litem &1712
pos 110
dimension 20
uid 149780,0
)
*1937 (MRCItem
litem &1713
pos 111
dimension 20
uid 149782,0
)
*1938 (MRCItem
litem &1714
pos 112
dimension 20
uid 149784,0
)
*1939 (MRCItem
litem &1715
pos 113
dimension 20
uid 149786,0
)
*1940 (MRCItem
litem &1716
pos 114
dimension 20
uid 149788,0
)
*1941 (MRCItem
litem &1717
pos 115
dimension 20
uid 149790,0
)
*1942 (MRCItem
litem &1718
pos 116
dimension 20
uid 149792,0
)
*1943 (MRCItem
litem &1719
pos 117
dimension 20
uid 149794,0
)
*1944 (MRCItem
litem &1720
pos 118
dimension 20
uid 149796,0
)
*1945 (MRCItem
litem &1721
pos 119
dimension 20
uid 149798,0
)
*1946 (MRCItem
litem &1722
pos 120
dimension 20
uid 149800,0
)
*1947 (MRCItem
litem &1723
pos 121
dimension 20
uid 149802,0
)
*1948 (MRCItem
litem &1724
pos 122
dimension 20
uid 149804,0
)
*1949 (MRCItem
litem &1725
pos 123
dimension 20
uid 149806,0
)
*1950 (MRCItem
litem &1726
pos 124
dimension 20
uid 149808,0
)
*1951 (MRCItem
litem &1727
pos 125
dimension 20
uid 149810,0
)
*1952 (MRCItem
litem &1728
pos 126
dimension 20
uid 149812,0
)
*1953 (MRCItem
litem &1729
pos 127
dimension 20
uid 149814,0
)
*1954 (MRCItem
litem &1730
pos 128
dimension 20
uid 149816,0
)
*1955 (MRCItem
litem &1731
pos 186
dimension 20
uid 153035,0
)
*1956 (MRCItem
litem &1732
pos 187
dimension 20
uid 153037,0
)
*1957 (MRCItem
litem &1733
pos 188
dimension 20
uid 153061,0
)
*1958 (MRCItem
litem &1734
pos 189
dimension 20
uid 153063,0
)
*1959 (MRCItem
litem &1735
pos 190
dimension 20
uid 153065,0
)
*1960 (MRCItem
litem &1736
pos 191
dimension 20
uid 155104,0
)
*1961 (MRCItem
litem &1737
pos 192
dimension 20
uid 155239,0
)
*1962 (MRCItem
litem &1738
pos 193
dimension 20
uid 155303,0
)
*1963 (MRCItem
litem &1739
pos 194
dimension 20
uid 156790,0
)
*1964 (MRCItem
litem &1740
pos 195
dimension 20
uid 156909,0
)
*1965 (MRCItem
litem &1741
pos 196
dimension 20
uid 156996,0
)
*1966 (MRCItem
litem &1742
pos 197
dimension 20
uid 157732,0
)
*1967 (MRCItem
litem &1743
pos 198
dimension 20
uid 157734,0
)
*1968 (MRCItem
litem &1744
pos 199
dimension 20
uid 160249,0
)
*1969 (MRCItem
litem &1745
pos 200
dimension 20
uid 161466,0
)
*1970 (MRCItem
litem &1746
pos 201
dimension 20
uid 163948,0
)
*1971 (MRCItem
litem &1747
pos 202
dimension 20
uid 166781,0
)
*1972 (MRCItem
litem &1748
pos 129
dimension 20
uid 166791,0
)
*1973 (MRCItem
litem &1749
pos 130
dimension 20
uid 166793,0
)
*1974 (MRCItem
litem &1750
pos 131
dimension 20
uid 166797,0
)
*1975 (MRCItem
litem &1751
pos 132
dimension 20
uid 166799,0
)
*1976 (MRCItem
litem &1752
pos 133
dimension 20
uid 166970,0
)
*1977 (MRCItem
litem &1753
pos 134
dimension 20
uid 166972,0
)
*1978 (MRCItem
litem &1754
pos 135
dimension 20
uid 166974,0
)
*1979 (MRCItem
litem &1755
pos 136
dimension 20
uid 166976,0
)
*1980 (MRCItem
litem &1756
pos 203
dimension 20
uid 167631,0
)
*1981 (MRCItem
litem &1757
pos 204
dimension 20
uid 167909,0
)
*1982 (MRCItem
litem &1758
pos 205
dimension 20
uid 169761,0
)
*1983 (MRCItem
litem &1759
pos 206
dimension 20
uid 169859,0
)
*1984 (MRCItem
litem &1760
pos 207
dimension 20
uid 169879,0
)
*1985 (MRCItem
litem &1761
pos 208
dimension 20
uid 169954,0
)
*1986 (MRCItem
litem &1762
pos 209
dimension 20
uid 177529,0
)
*1987 (MRCItem
litem &1763
pos 210
dimension 20
uid 178817,0
)
*1988 (MRCItem
litem &1764
pos 211
dimension 20
uid 181056,0
)
*1989 (MRCItem
litem &1765
pos 212
dimension 20
uid 181058,0
)
*1990 (MRCItem
litem &1766
pos 213
dimension 20
uid 181060,0
)
*1991 (MRCItem
litem &1767
pos 214
dimension 20
uid 181062,0
)
*1992 (MRCItem
litem &1768
pos 215
dimension 20
uid 183086,0
)
*1993 (MRCItem
litem &1769
pos 216
dimension 20
uid 183092,0
)
*1994 (MRCItem
litem &1770
pos 217
dimension 20
uid 183094,0
)
*1995 (MRCItem
litem &1771
pos 218
dimension 20
uid 183156,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2444,0
optionalChildren [
*1996 (MRCItem
litem &1544
pos 0
dimension 20
uid 2445,0
)
*1997 (MRCItem
litem &1546
pos 1
dimension 50
uid 2446,0
)
*1998 (MRCItem
litem &1547
pos 2
dimension 356
uid 2447,0
)
*1999 (MRCItem
litem &1548
pos 3
dimension 50
uid 2448,0
)
*2000 (MRCItem
litem &1549
pos 4
dimension 100
uid 2449,0
)
*2001 (MRCItem
litem &1550
pos 5
dimension 100
uid 2450,0
)
*2002 (MRCItem
litem &1551
pos 6
dimension 50
uid 2451,0
)
*2003 (MRCItem
litem &1552
pos 7
dimension 80
uid 2452,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2439,0
vaOverrides [
]
)
]
)
uid 2424,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *2004 (LEmptyRow
)
uid 2454,0
optionalChildren [
*2005 (RefLabelRowHdr
)
*2006 (TitleRowHdr
)
*2007 (FilterRowHdr
)
*2008 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*2009 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*2010 (GroupColHdr
tm "GroupColHdrMgr"
)
*2011 (NameColHdr
tm "GenericNameColHdrMgr"
)
*2012 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*2013 (InitColHdr
tm "GenericValueColHdrMgr"
)
*2014 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*2015 (EolColHdr
tm "GenericEolColHdrMgr"
)
*2016 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 48050,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2466,0
optionalChildren [
*2017 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *2018 (MRCItem
litem &2004
pos 1
dimension 20
)
uid 2468,0
optionalChildren [
*2019 (MRCItem
litem &2005
pos 0
dimension 20
uid 2469,0
)
*2020 (MRCItem
litem &2006
pos 1
dimension 23
uid 2470,0
)
*2021 (MRCItem
litem &2007
pos 2
hidden 1
dimension 20
uid 2471,0
)
*2022 (MRCItem
litem &2016
pos 0
dimension 20
uid 48051,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2472,0
optionalChildren [
*2023 (MRCItem
litem &2008
pos 0
dimension 20
uid 2473,0
)
*2024 (MRCItem
litem &2010
pos 1
dimension 50
uid 2474,0
)
*2025 (MRCItem
litem &2011
pos 2
dimension 100
uid 2475,0
)
*2026 (MRCItem
litem &2012
pos 3
dimension 100
uid 2476,0
)
*2027 (MRCItem
litem &2013
pos 4
dimension 50
uid 2477,0
)
*2028 (MRCItem
litem &2014
pos 5
dimension 50
uid 2478,0
)
*2029 (MRCItem
litem &2015
pos 6
dimension 80
uid 2479,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2467,0
vaOverrides [
]
)
]
)
uid 2453,0
type 1
)
activeModelName "BlockDiag"
frameCount 4
)
