{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706756252063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706756252065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 11:57:31 2024 " "Processing started: Thu Feb  1 11:57:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706756252065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756252065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756252065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706756253422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706756253423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706756270154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706756270248 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divFigure DigitalClock.v(37) " "Verilog HDL Always Construct warning at DigitalClock.v(37): inferring latch(es) for variable \"divFigure\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706756270258 "|DigitalClock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "switch_h DigitalClock.v(37) " "Verilog HDL Always Construct warning at DigitalClock.v(37): inferring latch(es) for variable \"switch_h\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706756270259 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_h DigitalClock.v(37) " "Inferred latch for \"switch_h\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270272 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[0\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[0\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270273 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[1\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[1\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270273 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[2\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[2\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270273 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[3\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[3\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270273 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[4\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[4\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[5\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[5\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[6\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[6\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[7\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[7\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[8\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[8\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[9\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[9\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270274 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[10\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[10\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270275 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[11\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[11\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270275 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[12\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[12\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270275 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[13\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[13\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270275 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[14\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[14\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270275 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[15\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[15\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270276 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[16\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[16\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270276 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[17\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[17\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270276 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[18\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[18\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270276 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[19\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[19\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270277 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[20\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[20\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270277 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[21\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[21\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270277 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[22\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[22\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756270277 "|DigitalClock"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[5\] divFigure\[4\] " "Duplicate LATCH primitive \"divFigure\[5\]\" merged with LATCH primitive \"divFigure\[4\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[19\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[19\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[20\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[20\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[21\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[21\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[15\] divFigure\[10\] " "Duplicate LATCH primitive \"divFigure\[15\]\" merged with LATCH primitive \"divFigure\[10\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[18\] divFigure\[16\] " "Duplicate LATCH primitive \"divFigure\[18\]\" merged with LATCH primitive \"divFigure\[16\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[22\] divFigure\[17\] " "Duplicate LATCH primitive \"divFigure\[22\]\" merged with LATCH primitive \"divFigure\[17\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756271719 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1706756271719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DLED\[6\] VCC " "Pin \"DLED\[6\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756271802 "|DigitalClock|DLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DLED\[7\] VCC " "Pin \"DLED\[7\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756271802 "|DigitalClock|DLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLED3\[1\] GND " "Pin \"SLED3\[1\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756271802 "|DigitalClock|SLED3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLED3\[7\] VCC " "Pin \"SLED3\[7\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756271802 "|DigitalClock|SLED3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706756271802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[4\] " "No output dependent on input pin \"TSW\[4\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756271981 "|DigitalClock|TSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[5\] " "No output dependent on input pin \"TSW\[5\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756271981 "|DigitalClock|TSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[6\] " "No output dependent on input pin \"TSW\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756271981 "|DigitalClock|TSW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706756271981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706756271982 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706756271982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706756271982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706756271982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706756272591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 11:57:52 2024 " "Processing ended: Thu Feb  1 11:57:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706756272591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706756272591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706756272591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756272591 ""}
