Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 29 06:40:01 2023
| Host         : gina-Lenovo-V14-ADA running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.161        0.000                      0                  122        0.167        0.000                      0                  122        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.161        0.000                      0                  122        0.167        0.000                      0                  122        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 rx_intf/opB_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.182ns (24.328%)  route 3.677ns (75.672%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.712     5.314    rx_intf/CLK
    SLICE_X86Y137        FDCE                                         r  rx_intf/opB_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.456     5.770 f  rx_intf/opB_reg_reg[6]/Q
                         net (fo=6, routed)           1.035     6.805    rx_intf/opB[6]
    SLICE_X85Y136        LUT4 (Prop_lut4_I1_O)        0.152     6.957 r  rx_intf/send_byte[5]_i_7/O
                         net (fo=1, routed)           0.792     7.749    rx_intf/send_byte[5]_i_7_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.326     8.075 r  rx_intf/send_byte[5]_i_3/O
                         net (fo=8, routed)           1.063     9.138    rx_intf/opCode_reg_reg[1]_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I1_O)        0.124     9.262 r  rx_intf/send_byte[1]_i_2/O
                         net (fo=1, routed)           0.787    10.049    rx_intf/send_byte[1]_i_2_n_0
    SLICE_X88Y135        LUT5 (Prop_lut5_I0_O)        0.124    10.173 r  rx_intf/send_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    10.173    uart_instance/tx_uart_instance/D[1]
    SLICE_X88Y135        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591    15.013    uart_instance/tx_uart_instance/CLK
    SLICE_X88Y135        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X88Y135        FDCE (Setup_fdce_C_D)        0.081    15.334    uart_instance/tx_uart_instance/send_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 rx_intf/opCode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.182ns (24.698%)  route 3.604ns (75.302%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.709     5.311    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDCE (Prop_fdce_C_Q)         0.456     5.767 r  rx_intf/opCode_reg_reg[1]/Q
                         net (fo=15, routed)          1.273     7.040    rx_intf/opCode_reg_reg[1]_1[0]
    SLICE_X84Y135        LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  rx_intf/send_byte[7]_i_10/O
                         net (fo=15, routed)          1.101     8.265    rx_intf/send_byte[7]_i_10_n_0
    SLICE_X87Y134        LUT3 (Prop_lut3_I1_O)        0.152     8.417 r  rx_intf/send_byte[7]_i_5/O
                         net (fo=4, routed)           0.879     9.296    rx_intf/send_byte[7]_i_5_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I0_O)        0.326     9.622 r  rx_intf/send_byte[4]_i_2/O
                         net (fo=1, routed)           0.351     9.973    rx_intf/send_byte[4]_i_2_n_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I0_O)        0.124    10.097 r  rx_intf/send_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    10.097    uart_instance/tx_uart_instance/D[4]
    SLICE_X86Y134        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y134        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[4]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X86Y134        FDCE (Setup_fdce_C_D)        0.029    15.265    uart_instance/tx_uart_instance/send_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.286ns (27.258%)  route 3.432ns (72.742%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y133        FDCE                                         r  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.419     5.727 f  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=27, routed)          1.423     7.150    rx_intf/state_reg_0[0]
    SLICE_X84Y136        LUT3 (Prop_lut3_I1_O)        0.299     7.449 r  rx_intf/send_byte[7]_i_11/O
                         net (fo=3, routed)           0.494     7.943    rx_intf/send_byte[7]_i_11_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.116     8.059 r  rx_intf/send_byte[7]_i_7/O
                         net (fo=5, routed)           0.706     8.766    rx_intf/send_byte[7]_i_7_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I4_O)        0.328     9.094 r  rx_intf/send_byte[3]_i_2/O
                         net (fo=1, routed)           0.809     9.902    rx_intf/send_byte[3]_i_2_n_0
    SLICE_X85Y134        LUT5 (Prop_lut5_I0_O)        0.124    10.026 r  rx_intf/send_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    10.026    uart_instance/tx_uart_instance/D[3]
    SLICE_X85Y134        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y134        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X85Y134        FDCE (Setup_fdce_C_D)        0.031    15.281    uart_instance/tx_uart_instance/send_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.704ns (15.701%)  route 3.780ns (84.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          1.367     8.577    uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[0]_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I4_O)        0.124     8.701 r  uart_instance/tx_uart_instance/send_byte[7]_i_1/O
                         net (fo=8, routed)           1.088     9.789    uart_instance/tx_uart_instance/send_byte_next
    SLICE_X87Y137        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y137        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.205    15.049    uart_instance/tx_uart_instance/send_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.856ns (20.547%)  route 3.310ns (79.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          0.656     7.866    uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]_2
    SLICE_X87Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_2/O
                         net (fo=6, routed)           0.808     8.798    rx_intf/FSM_sequential_uart_state_reg[0]_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I3_O)        0.152     8.950 r  rx_intf/opCode_reg[5]_i_1/O
                         net (fo=6, routed)           0.521     9.471    rx_intf/opCode_reg_next
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y136        FDCE (Setup_fdce_C_CE)      -0.413    14.822    rx_intf/opCode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.856ns (20.547%)  route 3.310ns (79.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          0.656     7.866    uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]_2
    SLICE_X87Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_2/O
                         net (fo=6, routed)           0.808     8.798    rx_intf/FSM_sequential_uart_state_reg[0]_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I3_O)        0.152     8.950 r  rx_intf/opCode_reg[5]_i_1/O
                         net (fo=6, routed)           0.521     9.471    rx_intf/opCode_reg_next
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y136        FDCE (Setup_fdce_C_CE)      -0.413    14.822    rx_intf/opCode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.856ns (20.547%)  route 3.310ns (79.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          0.656     7.866    uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]_2
    SLICE_X87Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_2/O
                         net (fo=6, routed)           0.808     8.798    rx_intf/FSM_sequential_uart_state_reg[0]_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I3_O)        0.152     8.950 r  rx_intf/opCode_reg[5]_i_1/O
                         net (fo=6, routed)           0.521     9.471    rx_intf/opCode_reg_next
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y136        FDCE (Setup_fdce_C_CE)      -0.413    14.822    rx_intf/opCode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.856ns (20.547%)  route 3.310ns (79.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          0.656     7.866    uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]_2
    SLICE_X87Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_2/O
                         net (fo=6, routed)           0.808     8.798    rx_intf/FSM_sequential_uart_state_reg[0]_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I3_O)        0.152     8.950 r  rx_intf/opCode_reg[5]_i_1/O
                         net (fo=6, routed)           0.521     9.471    rx_intf/opCode_reg_next
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[4]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y136        FDCE (Setup_fdce_C_CE)      -0.413    14.822    rx_intf/opCode_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.856ns (20.547%)  route 3.310ns (79.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          0.656     7.866    uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]_2
    SLICE_X87Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_2/O
                         net (fo=6, routed)           0.808     8.798    rx_intf/FSM_sequential_uart_state_reg[0]_0
    SLICE_X86Y134        LUT5 (Prop_lut5_I3_O)        0.152     8.950 r  rx_intf/opCode_reg[5]_i_1/O
                         net (fo=6, routed)           0.521     9.471    rx_intf/opCode_reg_next
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y136        FDCE (Setup_fdce_C_CE)      -0.413    14.822    rx_intf/opCode_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.286ns (27.636%)  route 3.367ns (72.364%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y133        FDCE                                         r  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.419     5.727 f  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=27, routed)          1.423     7.150    rx_intf/state_reg_0[0]
    SLICE_X84Y136        LUT3 (Prop_lut3_I1_O)        0.299     7.449 r  rx_intf/send_byte[7]_i_11/O
                         net (fo=3, routed)           0.494     7.943    rx_intf/send_byte[7]_i_11_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.116     8.059 r  rx_intf/send_byte[7]_i_7/O
                         net (fo=5, routed)           0.850     8.909    rx_intf/send_byte[7]_i_7_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.328     9.237 r  rx_intf/send_byte[0]_i_3/O
                         net (fo=1, routed)           0.600     9.838    rx_intf/send_byte[0]_i_3_n_0
    SLICE_X88Y135        LUT6 (Prop_lut6_I1_O)        0.124     9.962 r  rx_intf/send_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     9.962    uart_instance/tx_uart_instance/D[0]
    SLICE_X88Y135        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591    15.013    uart_instance/tx_uart_instance/CLK
    SLICE_X88Y135        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[0]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X88Y135        FDCE (Setup_fdce_C_D)        0.077    15.314    uart_instance/tx_uart_instance/send_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opA_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_instance/rx_uart_instance/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.113     1.771    rx_intf/opB_reg_reg[7]_1[7]
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    rx_intf/CLK
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[7]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X87Y136        FDCE (Hold_fdce_C_D)         0.072     1.603    rx_intf/opA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opA_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_instance/rx_uart_instance/b_reg_reg[1]/Q
                         net (fo=4, routed)           0.123     1.781    rx_intf/opB_reg_reg[7]_1[1]
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    rx_intf/CLK
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[1]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X87Y136        FDCE (Hold_fdce_C_D)         0.066     1.597    rx_intf/opA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_instance/rx_uart_instance/b_reg_reg[0]/Q
                         net (fo=3, routed)           0.127     1.785    rx_intf/opB_reg_reg[7]_1[0]
    SLICE_X86Y135        FDCE                                         r  rx_intf/opCode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    rx_intf/CLK
    SLICE_X86Y135        FDCE                                         r  rx_intf/opCode_reg_reg[0]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y135        FDCE (Hold_fdce_C_D)         0.070     1.601    rx_intf/opCode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opCode_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.699%)  route 0.130ns (44.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_instance/rx_uart_instance/b_reg_reg[3]/Q
                         net (fo=4, routed)           0.130     1.811    rx_intf/opB_reg_reg[7]_1[3]
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    rx_intf/CLK
    SLICE_X85Y136        FDCE                                         r  rx_intf/opCode_reg_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y136        FDCE (Hold_fdce_C_D)         0.070     1.622    rx_intf/opCode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/rx_uart_instance/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    uart_instance/rx_uart_instance/CLK
    SLICE_X83Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_instance/rx_uart_instance/n_reg_reg[0]/Q
                         net (fo=7, routed)           0.120     1.775    uart_instance/rx_uart_instance/n_reg[0]
    SLICE_X82Y132        LUT4 (Prop_lut4_I0_O)        0.048     1.823 r  uart_instance/rx_uart_instance/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uart_instance/rx_uart_instance/n_reg[2]_i_1_n_0
    SLICE_X82Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.029    uart_instance/rx_uart_instance/CLK
    SLICE_X82Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X82Y132        FDCE (Hold_fdce_C_D)         0.107     1.633    uart_instance/rx_uart_instance/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opB_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_instance/rx_uart_instance/b_reg_reg[4]/Q
                         net (fo=4, routed)           0.128     1.809    rx_intf/opB_reg_reg[7]_1[4]
    SLICE_X84Y136        FDCE                                         r  rx_intf/opB_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    rx_intf/CLK
    SLICE_X84Y136        FDCE                                         r  rx_intf/opB_reg_reg[4]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y136        FDCE (Hold_fdce_C_D)         0.063     1.615    rx_intf/opB_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/rx_uart_instance/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.076%)  route 0.121ns (38.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    uart_instance/rx_uart_instance/CLK
    SLICE_X82Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_instance/rx_uart_instance/n_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     1.776    uart_instance/rx_uart_instance/n_reg[1]
    SLICE_X83Y132        LUT5 (Prop_lut5_I2_O)        0.049     1.825 r  uart_instance/rx_uart_instance/n_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart_instance/rx_uart_instance/n_reg[3]_i_1_n_0
    SLICE_X83Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.029    uart_instance/rx_uart_instance/CLK
    SLICE_X83Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X83Y132        FDCE (Hold_fdce_C_D)         0.104     1.630    uart_instance/rx_uart_instance/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_intf/opA_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.327%)  route 0.122ns (42.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_instance/rx_uart_instance/b_reg_reg[5]/Q
                         net (fo=4, routed)           0.122     1.803    rx_intf/opB_reg_reg[7]_1[5]
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    rx_intf/CLK
    SLICE_X87Y136        FDCE                                         r  rx_intf/opA_reg_reg[5]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X87Y136        FDCE (Hold_fdce_C_D)         0.070     1.601    rx_intf/opA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/rx_uart_instance/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    uart_instance/rx_uart_instance/CLK
    SLICE_X83Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_instance/rx_uart_instance/n_reg_reg[0]/Q
                         net (fo=7, routed)           0.120     1.775    uart_instance/rx_uart_instance/n_reg[0]
    SLICE_X82Y132        LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  uart_instance/rx_uart_instance/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart_instance/rx_uart_instance/n_reg[1]_i_1_n_0
    SLICE_X82Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.029    uart_instance/rx_uart_instance/CLK
    SLICE_X82Y132        FDCE                                         r  uart_instance/rx_uart_instance/n_reg_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X82Y132        FDCE (Hold_fdce_C_D)         0.091     1.617    uart_instance/rx_uart_instance/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_instance/rx_uart_instance/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDCE (Prop_fdce_C_Q)         0.148     1.662 r  uart_instance/rx_uart_instance/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.088     1.751    uart_instance/rx_uart_instance/s_reg[1]
    SLICE_X88Y132        LUT6 (Prop_lut6_I3_O)        0.098     1.849 r  uart_instance/rx_uart_instance/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_instance/rx_uart_instance/s_reg[2]_i_1_n_0
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X88Y132        FDCE (Hold_fdce_C_D)         0.121     1.635    uart_instance/rx_uart_instance/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y136   rx_intf/opA_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y136   rx_intf/opA_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y136   rx_intf/opA_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y136   rx_intf/opA_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y136   rx_intf/opA_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y136   rx_intf/opA_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y134   rx_intf/opA_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y136   rx_intf/opA_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y136   rx_intf/opA_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y133   rx_intf/FSM_sequential_uart_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y136   rx_intf/opA_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y136   rx_intf/opA_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y136   rx_intf/opA_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/counter_instance/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_sent_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.568ns  (logic 4.256ns (36.788%)  route 7.313ns (63.212%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.703     5.305    uart_instance/counter_instance/CLK
    SLICE_X86Y129        FDCE                                         r  uart_instance/counter_instance/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uart_instance/counter_instance/counter_reg[6]/Q
                         net (fo=5, routed)           1.325     7.087    uart_instance/counter_instance/counter_reg[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  uart_instance/counter_instance/data_sent_led_OBUF_inst_i_2/O
                         net (fo=13, routed)          1.175     8.385    uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[0]_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I1_O)        0.124     8.509 r  uart_instance/tx_uart_instance/data_sent_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.813    13.322    data_sent_led_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.552    16.874 r  data_sent_led_OBUF_inst/O
                         net (fo=0)                   0.000    16.874    data_sent_led
    T8                                                                r  data_sent_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_uart_instance/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.011ns (68.269%)  route 1.864ns (31.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.310    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y133        FDPE                                         r  uart_instance/tx_uart_instance/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  uart_instance/tx_uart_instance/tx_reg_reg/Q
                         net (fo=1, routed)           1.864     7.631    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.186 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.186    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_uart_instance/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.397ns (77.205%)  route 0.412ns (22.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y133        FDPE                                         r  uart_instance/tx_uart_instance/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  uart_instance/tx_uart_instance/tx_reg_reg/Q
                         net (fo=1, routed)           0.412     2.069    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.325 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_sent_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.439ns (41.283%)  route 2.046ns (58.717%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y133        FDCE                                         r  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_instance/tx_uart_instance/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.337     1.993    uart_instance/tx_uart_instance/state_reg[0]
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.045     2.038 r  uart_instance/tx_uart_instance/data_sent_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.709     3.746    data_sent_led_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.253     4.999 r  data_sent_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.999    data_sent_led
    T8                                                                r  data_sent_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_intf/opB_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 1.491ns (22.104%)  route 5.256ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.256     6.747    rx_intf/AR[0]
    SLICE_X86Y137        FDCE                                         f  rx_intf/opB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.014    rx_intf/CLK
    SLICE_X86Y137        FDCE                                         r  rx_intf/opB_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_intf/opB_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 1.491ns (22.104%)  route 5.256ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.256     6.747    rx_intf/AR[0]
    SLICE_X86Y137        FDCE                                         f  rx_intf/opB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.014    rx_intf/CLK
    SLICE_X86Y137        FDCE                                         r  rx_intf/opB_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_intf/opB_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 1.491ns (22.104%)  route 5.256ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.256     6.747    rx_intf/AR[0]
    SLICE_X86Y137        FDCE                                         f  rx_intf/opB_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.014    rx_intf/CLK
    SLICE_X86Y137        FDCE                                         r  rx_intf/opB_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx_intf/opB_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 1.491ns (22.104%)  route 5.256ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.256     6.747    rx_intf/AR[0]
    SLICE_X86Y137        FDCE                                         f  rx_intf/opB_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.014    rx_intf/CLK
    SLICE_X86Y137        FDCE                                         r  rx_intf/opB_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_uart_instance/send_byte_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 1.491ns (22.118%)  route 5.251ns (77.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.251     6.743    uart_instance/tx_uart_instance/AR[0]
    SLICE_X87Y137        FDCE                                         f  uart_instance/tx_uart_instance/send_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.014    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y137        FDCE                                         r  uart_instance/tx_uart_instance/send_byte_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.491ns (23.068%)  route 4.974ns (76.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.974     6.465    uart_instance/rx_uart_instance/AR[0]
    SLICE_X89Y136        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591     5.013    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.491ns (23.068%)  route 4.974ns (76.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.974     6.465    uart_instance/rx_uart_instance/AR[0]
    SLICE_X89Y136        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591     5.013    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.491ns (23.068%)  route 4.974ns (76.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.974     6.465    uart_instance/rx_uart_instance/AR[0]
    SLICE_X88Y136        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591     5.013    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.491ns (23.068%)  route 4.974ns (76.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.974     6.465    uart_instance/rx_uart_instance/AR[0]
    SLICE_X88Y136        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591     5.013    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.491ns (23.068%)  route 4.974ns (76.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.974     6.465    uart_instance/rx_uart_instance/AR[0]
    SLICE_X88Y136        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.591     5.013    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.257ns (42.671%)  route 0.346ns (57.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.346     0.603    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y136        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_intf/FSM_sequential_uart_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.302ns (31.544%)  route 0.656ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.656     0.914    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X86Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.959 r  uart_instance/rx_uart_instance/FSM_sequential_uart_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.959    rx_intf/FSM_sequential_uart_state_reg[1]_0
    SLICE_X86Y133        FDCE                                         r  rx_intf/FSM_sequential_uart_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    rx_intf/CLK
    SLICE_X86Y133        FDCE                                         r  rx_intf/FSM_sequential_uart_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.297%)  route 0.664ns (68.703%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.664     0.921    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y132        LUT5 (Prop_lut5_I0_O)        0.045     0.966 r  uart_instance/rx_uart_instance/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.966    uart_instance/rx_uart_instance/s_reg[3]_i_2_n_0
    SLICE_X87Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X87Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.302ns (29.711%)  route 0.716ns (70.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=12, routed)          0.716     0.973    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X86Y133        LUT5 (Prop_lut5_I2_O)        0.045     1.018 r  uart_instance/rx_uart_instance/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    uart_instance/rx_uart_instance/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X86Y133        FDCE                                         r  uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y133        FDCE                                         r  uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_intf/FSM_sequential_uart_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.302ns (29.415%)  route 0.726ns (70.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.726     0.983    rx_intf/rx_IBUF
    SLICE_X86Y133        LUT5 (Prop_lut5_I3_O)        0.045     1.028 r  rx_intf/FSM_sequential_uart_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.028    rx_intf/FSM_sequential_uart_state[0]_i_1_n_0
    SLICE_X86Y133        FDCE                                         r  rx_intf/FSM_sequential_uart_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    rx_intf/CLK
    SLICE_X86Y133        FDCE                                         r  rx_intf/FSM_sequential_uart_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.302ns (28.150%)  route 0.772ns (71.850%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.772     1.029    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.074 r  uart_instance/rx_uart_instance/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.074    uart_instance/rx_uart_instance/s_reg[2]_i_1_n_0
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_intf/opA_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.302ns (28.136%)  route 0.773ns (71.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.693     0.950    rx_intf/rx_IBUF
    SLICE_X86Y134        LUT5 (Prop_lut5_I2_O)        0.045     0.995 r  rx_intf/opA_reg[7]_i_1/O
                         net (fo=8, routed)           0.080     1.075    rx_intf/opA_reg_next
    SLICE_X87Y134        FDCE                                         r  rx_intf/opA_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    rx_intf/CLK
    SLICE_X87Y134        FDCE                                         r  rx_intf/opA_reg_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.301ns (27.953%)  route 0.777ns (72.047%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.777     1.034    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.044     1.078 r  uart_instance/rx_uart_instance/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.078    uart_instance/rx_uart_instance/s_reg[1]_i_1_n_0
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.302ns (28.020%)  route 0.777ns (71.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=12, routed)          0.777     1.034    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X88Y132        LUT4 (Prop_lut4_I3_O)        0.045     1.079 r  uart_instance/rx_uart_instance/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.079    uart_instance/rx_uart_instance/s_reg[0]_i_1_n_0
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.302ns (26.916%)  route 0.821ns (73.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=12, routed)          0.633     0.890    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y132        LUT6 (Prop_lut6_I3_O)        0.045     0.935 r  uart_instance/rx_uart_instance/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.188     1.124    uart_instance/rx_uart_instance/s_next
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y132        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/C





