<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 2ï¸âƒ£</h1>

<p align="center"><img src="./ASSETS/29.jpeg" width="500" alt="image 1"/></p>

---

<div align="center">

# ğŸš€ Week 2 â€” Functional Modeling & BabySoC Simulation

ğŸŒŸ This is **Week 2** of the **VSD RISC-V SoC Tapeout Program** â€”  
I explored **SoC fundamentals**, studied the **BabySoC architecture**,  
understood the concept of **functional modeling**,  
and performed **simulations using Icarus Verilog and GTKWave** to observe BabySoC behavior.

</div>

---



<details>
<summary><h2> What is a System on a Chip (SoC)?</h2> </summary>


<p align="center"><img src="./ASSETS/1.png" width="700" alt="image 1"/></p>

A **System on a Chip (SoC)** is like fitting an entire computer onto a single microchip. Instead of using many separate components like CPU, memory, input/output controllers, graphics, and connectivity chips, an SoC packs most (or all) of them into one compact silicon chip. This makes devices smaller, faster, and more power efficientâ€”perfect for smartphones, wearables, smart appliances, and even cars.

---

## **Main Components Inside an SoC (with explanations)**

## 1. CPU (Central Processing Unit)ğŸ§ 

<p align="center"><img src="./ASSETS/2.png" width="700" alt="image 2"/></p>

The CPU is the **main decision-maker** inside an SoC. Think of it as the *manager* that handles all general tasks. Here's what it does:

- Executes instructions from the operating system and apps.
- Performs arithmetic, logic, and control operations.
- Manages scheduling, multitasking, and system coordination.
- Often comes as multi-core (e.g., quad-core, octa-core) to handle multiple tasks at once.

---

## 2. GPU (Graphics Processing Unit)

<p align="center"><img src="./ASSETS/3.jpeg" width="700" alt="image 3"/></p>

The GPU is designed for **heavy visual and parallel processing tasks**. Itâ€™s like the *artist + accelerator* of the chip.

- Renders UI, videos, animations, and games.
- Handles 2D and 3D graphics efficiently.
- In newer SoCs, it's also used for AI, image processing, and machine learning computations.

---

## 3. Memory (RAM, Cache, and Storage Controllers)ğŸ’¾

<p align="center"><img src="./ASSETS/4.jpg" width="700" alt="image 4"/></p>

Memory helps the CPU and GPU work quickly by storing data temporarily.

- **RAM** holds apps and active processes for quick access.
- **Cache** is small but ultra-fast memory near the CPU for frequently used data.
- **Storage interfaces** (like eMMC, UFS, or flash controllers) manage long-term data.

---

## 4. DSP (Digital Signal Processor)

<p align="center"><img src="./ASSETS/5.png" width="700" alt="image 5"/></p>


A DSP is a **specialized mini-processor** optimized for handling continuous signals like audio, video, and sensors.

- Used in voice assistants, image enhancement, and audio processing.
- Performs real-time encoding, decoding, and filtering.
- Reduces CPU load by offloading media-related work.

---

## 5. Connectivity Units

<p align="center"><img src="./ASSETS/6.jpg" width="400" alt="image 6"/></p>

These blocks make the device capable of communicating wirelessly or wired.

- Includes **Wi-Fi, Bluetooth, GPS, NFC, LTE, and 5G modules**.
- Uses dedicated modems and RF circuits.
- Enables location services, internet access, device pairing, etc.

---

## 6. I/O InterfacesğŸ”Œ

<p align="center"><img src="./ASSETS/7.gif" width="500" alt="image 7"/></p>

<p align="center"><img src="./ASSETS/9.jpeg" width="500" alt="image 9"/></p>

These are the **communication bridges** between the SoC and external components.

Common interfaces include:

- **USB, HDMI, PCIe** â€“ for display, storage, and external devices
- **UART, SPI, IÂ²C** â€“ for sensors, controllers, and debugging
- **GPIO pins** â€“ for general-purpose connections

---

## 7. Power Management Unit (PMU)

The PMU ensures the SoC **uses power efficiently** without overheating or draining the battery.

- Regulates voltage and power delivery to different blocks.
- Handles sleep modes, wake-up events, and charging logic.
- Extends device battery life while balancing performance.

---

## 8. Security Blocks ğŸ”

<p align="center"><img src="./ASSETS/10.jpg" width="600" alt="image 10"/></p>

Security modules protect the system from unauthorized access and attacks.

- Includes **Secure Boot**, **cryptographic engines**, and **Trusted Execution Environments (TEE)**.
- Handles encryption, biometric processing, and data protection.
- Prevents tampering, malware, and firmware modification.

---

## 9. AI / Neural Processing Units (NPUs or TPUs)

<p align="center"><img src="./ASSETS/11.png" width="600" alt="image 11"/></p>

Modern SoCs often integrate dedicated AI engines.

- Accelerates tasks like face recognition, object detection, and voice AI.
- Performs matrix multiplications faster than CPUs/GPUs.
- Saves power by offloading machine learning workloads.

---

## **Why SoCs Are So ImpressiveğŸŒŸ**

<p align="center"><img src="./ASSETS/12.jpg" width="600" alt="image 12"/></p>

Hereâ€™s why SoCs are game-changers:

- **Compact Size:** Multiple components on a single chip â†’ smaller devices.
- **Low Power Consumption:** Ideal for mobile and battery-based gadgets.
- **High Performance:** Components communicate faster within one chip.
- **Cost Efficient:** Fewer components â†’ cheaper manufacturing and assembly.
- **Less Heat & Better Integration:** Everything is designed to work together.

---

## **Devices and Places Where SoCs Are Used**

<p align="center"><img src="./ASSETS/13.gif" width="400" alt="image 13"/></p>

SoCs are everywhere! Some common use cases:

- **Smartphones & Tablets**
- **Smartwatches & Fitness Bands**
- **Smart TVs and Streaming Devices**
- **IoT and Smart Home Gadgets**
- **Drones & Robotics**
- **Automotive Systems (ADAS, infotainment)**
- **Gaming Consoles & Handhelds**
- **Medical and Industrial Devices**

---

## **Well-Known SoC ExamplesğŸ“±**

<p align="center"><img src="./ASSETS/14.png" width="600" alt="image 14"/></p>

Here are well-known examples:

- **Apple A-Series / M-Series** â€“ iPhones, iPads, Macs
- **Qualcomm Snapdragon** â€“ Android phones, AR/VR devices
- **MediaTek Dimensity / Helio** â€“ Smartphones and smart TVs
- **Samsung Exynos** â€“ Samsung mobile devices
- **NVIDIA Tegra / Orin** â€“ Automotive, gaming, embedded AI
- **Broadcom BCM chips** â€“ Raspberry Pi boards, routers
- **AMD/Xilinx Zynq SoCs** â€“ FPGA + ARM for embedded systems

---

## **âš ï¸ Difficulties and Limitations of SoCs**

<p align="center"><img src="./ASSETS/15.jpg" width="600" alt="image 15"/></p>

Even though theyâ€™re powerful, SoCs come with some issues:

- **Design Complexity:** Integrating many subsystems on one chip is difficult.
- **High Development Cost:** Requires advanced tools and long design cycles.
- **Limited Upgradeability:** You canâ€™t replace individual parts like CPU or GPU.
- **Thermal Management Issues:** High performance in compact space means more heat.
- **Customization Limits:** Harder to tailor compared to modular PCB-based systems.

---





</details>

<details>
<summary><h2>VSDBabySoC</h2></summary>


<p align="center"><img src="./ASSETS/16.png" width="700" alt="image 16"/></p>

VSDBabySoC is a compact (small-scale) SoC intended primarily as a **testbed / learning platform**. The goals include:

- **Simultaneously test multiple open-source IP cores** (digital, analog, mixed) in one design environment.
- **Analog calibration** and validation, e.g. of PLLs, DACs, clocking circuits.
- **Bridging digital and analog domains** â€” not just a pure digital SoC.
- **Interfacing with external analog devices** like TVs, phones (through analog outputs) as proof-of-concept to show how digital â†’ analog conversion can drive real-world interfaces.

From your description, the major blocks are:

1. **RVMYTH** â€” a small RISC-V microprocessor core, which drives digital logic and controls peripherals.
2. **PLL (8Ã— PLL block)** â€” for clock generation and distribution.
3. **10-bit DAC** â€” converts digital output (from RVMYTH) to analog signal, which is exposed at an output pin (or net â€œOUTâ€).

These together make the SoC both digital and analog, with a mixed-signal flavor.

---

## Key Components

Here is a breakdown of important sub-blocks and their design challenges you might consider or expect in the code / hardware design:

## **1. RVMYTH (RISC-V CPU Core) ğŸ§ **

<p align="center"><img src="./ASSETS/17.png" width="400" alt="image 17"/></p>

### ğŸ” What is it?

RVMYTH is a lightweight, open-source **RISC-V microprocessor core**. It implements the **RV32I instruction set**, providing the essential integer instructions for embedded and educational use. Being **modular and free**, RISC-V cores like RVMYTH are easy to integrate, customize, and study. Despite its simplicity, it reflects all real CPU stages (fetch, decode, execute, memory access, write-back), making it an excellent teaching and SoC-integration processor.

### âš™ï¸ Functionality

- Acts as the CPU of the SoC.
- Executes programs stored in memory or provided via instruction streams.
- Generates digital values (e.g., in register r17) to feed the DAC.
- Controls SoC components like DAC enable/disable and clock interaction.

### ğŸŒŸ Specialty

- Fully open-source, minimal, and educational.
- Simple enough to learn, yet realistic enough for practical use.

### ğŸ§© Types

- RV32I ISA-based.
- Pipelined or non-pipelined versions depending on integration.

### ğŸ¯ Why in BabySoC?

- Serves as the â€œbrainâ€ of the SoC.
- Generates test data for DAC conversion.
- Demonstrates computation + mixed-signal output.

### âš ï¸ Challenges

- Handling pipeline hazards.
- Efficient memory/I/O interfacing.
- Clock synchronization with PLL.
- Maintaining small area and low power.

---

## **2. Phase-Locked Loop (PLL)**

<p align="center"><img src="./ASSETS/18.png" width="700" alt="image 18"/></p>
### ğŸ” What is it?

A **Phase-Locked Loop (PLL)** is a feedback-based circuit that generates an output clock synchronized in **frequency and phase** with a reference clock. BabySoC uses an **8Ã— PLL** to multiply the reference clock for high-speed operation, ensuring system-wide synchronization.

### âš™ï¸ Functionality

- Produces a stable, high-frequency clock.
- Synchronizes all SoC parts.
- Multiplies reference clock Ã—8 in BabySoC.

### ğŸŒŸ Specialty

- Ensures synchronization of all blocks.
- Reduces jitter and timing mismatches.
- Enables multiple frequency domains.

### ğŸ§© Types

- Analog PLL.
- Digital PLL (DPLL).
- All-Digital PLL (ADPLL).

### ğŸ¯ Why in BabySoC?

- Provides realistic clock generation.
- Ensures RVMYTH and DAC operate in sync.
- Overcomes limitations of external clocks.

### âš ï¸ Challenges

- Designing stable VCO, loop filters, phase detectors.
- Managing jitter and noise coupling.
- Ensuring correct lock times and stability.

---

## **3. Digital-to-Analog Converter (DAC â€“ 10-bit)**

<p align="center"><img src="./ASSETS/19.jpg" width="700" alt="image 19"/></p>
### ğŸ” What is it?

A **DAC (Digital-to-Analog Converter)** converts binary data into continuous analog signals (voltage or current). It is the **gateway from digital logic to the real world**. BabySoCâ€™s 10-bit DAC supports **1024 discrete levels**, ideal for multimedia and analog testing.

### âš™ï¸ Functionality

- Converts RVMYTHâ€™s 10-bit data to analog output.
- Produces waveforms for external use or lab testing.
- Enables mixed-signal demonstration.

### ğŸŒŸ Specialty

- Direct bridge between digital and analog domains.
- 10-bit resolution (1024 steps).
- Key for multimedia and sensor applications.

### ğŸ§© Types

- Weighted Resistor DAC.
- R-2R Ladder DAC.

<p align="center"><img src="./ASSETS/20.png" width="500" alt="image 20"/></p>

- Sigma-Delta DAC.

<p align="center"><img src="./ASSETS/21.jpg" width="600" alt="image 21"/></p>

### ğŸ¯ Why in BabySoC?

- Demonstrates digital â†’ analog conversion.
- Makes computation outputs observable as real signals.
- Useful for audio tones, waveform demos.

### âš ï¸ Challenges

- Maintaining accuracy and linearity.
- Fast settling for high-speed operation.
- Precise resistor matching.
- Designing output buffers for loads.

---

## **4. Clock & Reset / Domain Management**

<p align="center"><img src="./ASSETS/22.jpeg" width="700" alt="image 22"/></p>

### ğŸ” What is it?

The **Clock & Reset subsystem** coordinates system startup, timing, and domain synchronization. It ensures safe initialization by holding blocks in reset until clocks are stable, and it saves power through clock gating.

### âš™ï¸ Functionality

- Provides reset signals during startup or recovery.
- Enables/disables PLLs and DACs.
- Manages multiple clock domains.

### ğŸŒŸ Specialty

- Backbone of SoC timing.
- Ensures safe and reliable operation.
- Essential for low-power design.

### ğŸ§© Types

- Single-domain (same clock for all).
- Multi-domain (different clocks per block).

### ğŸ¯ Why in BabySoC?

- Ensures CPU and DAC start only after PLL locks.
- Manages synchronization across domains.
- Prevents undefined startup states.

### âš ï¸ Challenges

- Designing reset sequencing.
- Avoiding metastability in crossings.
- Balancing power vs. performance.

---

## **5. Memory / Peripherals**

<p align="center"><img src="./ASSETS/23.jpg" width="700" alt="image 23"/></p>
### ğŸ” What is it?

Memory and peripherals provide the **support system** for the CPU. Memory stores instructions/data, while peripherals (like buses or I/O) enable communication between CPU and SoC components.

### âš™ï¸ Functionality

- Stores data and instructions.
- Interfaces CPU with I/O devices (e.g., DAC).

### ğŸŒŸ Specialty

- Makes CPU communication efficient.
- Provides memory-mapped control of peripherals.

### ğŸ§© Types

- ROM/RAM.
- APB, AHB, AXI-lite buses.

### ğŸ¯ Why in BabySoC?

- Optional, but enhances realism of the SoC.
- Supports expanded functionality.

### âš ï¸ Challenges

- Correct address decoding.
- Timing closure across buses.
- Setup/hold requirements in memory cells.

---

## **6. Analog / Mixed-Signal Interface**

### ğŸ” What is it?

The **AMS interface** isolates sensitive analog blocks (DAC, PLL) from digital switching noise generated by the CPU. It uses **guard rings, isolation wells, and biasing circuits** to ensure analog performance is not degraded.

### âš™ï¸ Functionality

- Protects analog circuits from digital noise.
- Maintains clean references and supplies.

### ğŸŒŸ Specialty

- Ensures reliable mixed-signal integration.
- Protects analog precision against crosstalk.

### ğŸ§© Types

- Guard rings & isolation.
- Bias/reference circuits.

### ğŸ¯ Why in BabySoC?

- Prevents DAC errors due to CPU noise.
- Maintains PLL stability.

### âš ï¸ Challenges

- Noise, crosstalk, and coupling control.
- Strict layout constraints.
- Stable reference/biasing.

---

## Design follow & Physical Implementation

<p align="center"><img src="./ASSETS/24.png" width="700" alt="image 24"/></p>

</details>


--- 
# Project Structure

```
RISC-V-SoC-Tapeout_Week-2
â”œâ”€â”€ ASSETS
â”œâ”€â”€ gls_model
â”‚   â”œâ”€â”€ primitives.v
â”‚   â””â”€â”€ sky130_fd_sc_hd.v
â”œâ”€â”€ include
â”‚   â”œâ”€â”€ sandpiper.vh
â”‚   â”œâ”€â”€ sandpiper_gen.vh
â”‚   â”œâ”€â”€ sp_default.vh
â”‚   â””â”€â”€ sp_verilog.vh
â”œâ”€â”€ lef
â”‚   â”œâ”€â”€ avsddac.lef
â”‚   â””â”€â”€ avsdpll.lef
â”œâ”€â”€ lib
â”‚   â”œâ”€â”€ avsddac.lib
â”‚   â”œâ”€â”€ avsdpll.lib
â”‚   â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
â”œâ”€â”€ module
â”‚   â”œâ”€â”€ avsddac.v
â”‚   â”œâ”€â”€ avsdpll.v
â”‚   â”œâ”€â”€ clk_gate.v
â”‚   â”œâ”€â”€ primitives.v
â”‚   â”œâ”€â”€ pseudo_rand.sv
â”‚   â”œâ”€â”€ pseudo_rand_gen.sv
â”‚   â”œâ”€â”€ rvmyth.tlv
â”‚   â”œâ”€â”€ rvmyth.v
â”‚   â”œâ”€â”€ rvmyth_gen.v
â”‚   â”œâ”€â”€ sky130_fd_sc_hd.v
â”‚   â”œâ”€â”€ testbench.rvmyth.post-routing.v
â”‚   â”œâ”€â”€ testbench.v
â”‚   â”œâ”€â”€ vsdbabysoc.synth.v
â”‚   â””â”€â”€ vsdbabysoc.v
â”œâ”€â”€ output
â”‚   â”œâ”€â”€ post_synth_sim
â”‚   â”‚   â”œâ”€â”€ post_synth_sim.out
â”‚   â”‚   â””â”€â”€ post_synth_sim.vcd
â”‚   â””â”€â”€ pre_synth_sim
â”‚       â”œâ”€â”€ pre_synth_sim.out
â”‚       â””â”€â”€ pre_synth_sim.vcd
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md

```

# project Cloning 

ğŸ‘‰ Follow the commands below to setup project essentials 
```
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/

maddy@Madhavan-shree:~/Desktop/open_source_tapout/VLSI/VSDBabySoC$ls
images  LICENSE  Makefile  README.md  src

maddy@Madhavan-shree:~/Desktop/open_source_tapout/VLSI/VSDBabySoC$ cd src/module

maddy@Madhavan-shree:~/Desktop/open_source_tapout/VLSI/VSDBabySoC$ ls
avsddac.v   pseudo_rand_gen.sv  testbench.rvmyth.post-routing.v
avsdpll.v   pseudo_rand.sv      testbench.v
clk_gate.v  rvmyth.tlv          vsdbabysoc.v

```
# Cnverstion of TL-Verilog -> Verilog

â— At the beginning, youâ€™ll only find the rvmyth.tlv file inside the src/module/ directory, because the RVMYTH core is implemented in TL-Verilog. To run simulations, this needs to be transformed into a .v file. 
Follow the steps below to perform the TL-Verilog to Verilog conversion:


**Step 1 â€“ Set up Python environment tools**

Make sure you have `python3-venv` installed. If not, update your package list and install it along with `pip`:

```bash
sudo apt update
sudo apt install python3-venv python3-pip

```

**Step 2 â€“ Build and activate a virtual environment**

Navigate into your project directory and create a Python virtual environment called `sp_env`. Then activate it:

```bash
cd VSDBabySoC/
python3 -m venv sp_env
source sp_env/bin/activate

```

**Step 3 â€“ Add SandPiper-SaaS**

Within the virtual environment, install the necessary Python packages including SandPiper-SaaS:

```bash
pip install pyyaml click sandpiper-saas

```
<p align="center"><img src="./ASSETS/25.png" width="700" alt="image 25"/></p>

**Step 4 â€“ Perform TL-Verilog to Verilog conversion**

Finally, run SandPiper to translate the TLV file (`rvmyth.tlv`) into a Verilog file (`rvmyth.v`):

```bash
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/

```
<p align="center"><img src="./ASSETS/26.png" width="700" alt="image 26"/></p>
---

<details>

<summary><h2> 1ï¸âƒ£ Pre-Synthesis Simulation</h2></summary>

### ğŸ› ï¸ RTL Compilation with Icarus Verilog

- ğŸ”¸ **Macro Used:** `DPRE_SYNTH_SIM`
- ğŸ”¸**Why:** To check the RTL design behavior before moving to synthesis.
- ğŸ”¸**Result:** An executable simulation file (`pre_synth_sim.out`) along with a `.vcd` waveform file inside `output/pre_synth_sim/`.

â—Before going to the simulation part, ensure that your project diectory like this

```
VSDBabySoC
â”œâ”€â”€ images
â”œâ”€â”€ LICENSE
â”œâ”€â”€ Makefile
â”œâ”€â”€ output
â”‚   â”œâ”€â”€ pre_synth_sim
â”œâ”€â”€ README.md
â”œâ”€â”€ sp_env
â”œâ”€â”€ src

```
- If not like this create the folder accordingly.

ğŸ‘‰ Use the following command to launch the pre-synthesis simulation:

```bash
iverilog -o output/pre_synth_sim/pre_synth_sim.out   -DPRE_SYNTH_SIM   -I src/include   -I src/module   src/module/testbench.v

cd output/pre_synth_sim

ls

```

<p align="center"><img src="./ASSETS/27.png" width="700" alt="image 27"/></p>
<br><br>

ğŸ‘‰ Then to produce ```.vcd``` file and to see the waveform in ```Gtkwave``` follow the commands
```
./pre_synth_sim.out

gtkwave pre_synth_sim.vcd

```

<p align="center"><img src="./ASSETS/28.png" width="700" alt="image 28"/></p>
---

## **Measured observations**

### **1) Reset â€” behavior & effect** 

**Measured:** **reset asserted at 20 ns and deasserted at 120 ns (80 ns pulse).**

**Observed:** while reset is high, instruction fetch is disabled and register file entries are set to known index values (SandPiper reset behavior). After reset deassertion, fetch resumes and **PC** increments by 4.

**report:**

> â€œReset asserted from 20 ns to 120 ns. Fetch disabled and register file initialized during reset; normal execution resumes after release.â€ ğŸ”
> 

---

### **2) Clock â€” generation & period** 

**Expected (RTL):** `avsdpll.v` initial period = **25 ns â†’ 40 MHz**.

**Measured:** using two GTKWave cursors on consecutive rising edges â†’ **â‰ˆ 25 ns (40 MHz)**.

**Implication:** core registers and pipeline stages are clocked as intended.

**report:**

> â€œMeasured clock period â‰ˆ 25 ns â†’ 40 MHz (two cursors on successive CLK rising edges).â€
> 

---

### **3) Data path: CPU â†’ DAC â†’ OUT (numeric check)** 

**DAC transfer (from `avsddac.v`):**

```verilog
OUT = VREFL + (Dext / 1023.0) * (VREFH - VREFL)
where Dext = {1'b0, D}

```

**Observed sample:** **RV_TO_DAC = 225 â†’ OUT â‰ˆ 0.72 V** in waveform.

**Calculated:** **(225 / 1023) * 3.3 â‰ˆ 0.726 V** (testbench uses `VREFH = 3.3`, `VREFL = 0.0`).

**Conclusion:** observed analog **OUT** matches predicted value â€” the CPU â†’ DAC mapping is correct.

**report:**

> â€œRV_TO_DAC = 225 â†’ OUT â‰ˆ 0.72 V; matches expected OUT â‰ˆ 0.726 V per DAC formula.â€
> 

---

## **GTKWave: steps to analyze waveform**

1. `gtkwave pre_synth_sim.vcd`
2. Add signals: `uut` â†’ `core` â†’ **`RV_TO_DAC[9:0]`**, **`OUT`**, **`CLK`**, **`reset`**, and desired **`CPU_*`** internals.
3. Set bus radix to decimal: right-click **`RV_TO_DAC`** â†’ **Radix** â†’ **Unsigned (decimal)**.
4. Measure clock: zoom on **`CLK`**, place cursor A on a rising edge and cursor B on the next rising edge; read **Î”T** (status bar).
5. Measure reset window: place cursor on reset rising and cursor on reset falling; read **Î”T**.
6. Verify DAC mapping: hover **`RV_TO_DAC`** (decimal) and **`OUT`** at the same time and compare with **(code/1023)*VREFH**.

---

**The pre-synthesis run confirms correct reset behavior, a stable 40 MHz PLL clock, and accurate CPUâ†’DAC mapping (digital codes produce expected analog voltages).** 


</details>
---




<details>

<summary><h2>2ï¸âƒ£RTL Synthesis</h2></summary>

### ğŸ› ï¸ systhesis using yosys 


â—Before going to the synthesis part, make ensure that your in the ```VSDBabySoC``` diectory

```
maddy@Madhavan-shree:~/Desktop/open_source_tapout/VLSI/VSDBabySoC$ pwd
/home/maddy/Desktop/open_source_tapout/VLSI/VSDBabySoC

```

- After that open yosys environment and follow the commands below 

```
yosys> read_verilog  -sv -I src/include/ -I src/module/ src/module/vsdbabysoc.v src/module/clk_gate.v src/module/rvmyth.v

yosys> read_liberty -lib src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

yosys> read_liberty -lib src/lib/avsddac.lib
 
yosys> read_liberty -lib src/lib/avsdpll.lib

yosys> read_liberty -lib src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

yosys> synth -top vsdbabysoc

yosys> write_verilog vsdbabysoc_synth_net.v

yosys> show vsdbabysoc
```

<p align="center"><img src="./ASSETS/30.png" width="700" alt="image 30"/></p>

### ğŸ“Œ Synthesis Report 

```
=== clk_gate ===


    +----------Local Count, excluding submodules.
    |
    5 wires
    5 wire bits
    5 public wires
    5 public wire bits
    5 ports
    5 port bits



=== rvmyth ===


    +----------Local Count, excluding submodules.
    |
 3945 wires
 6632 wire bits
  269 public wires
 2941 public wire bits
    3 ports
   12 port bits
 5155 cells
 1411   $_ANDNOT_
  174   $_AND_
  239   $_DFF_P_
  513   $_MUX_
   42   $_NAND_
   98   $_NOR_
   49   $_NOT_
   73   $_ORNOT_
 1322   $_OR_
  962   $_SDFFE_PP0P_
   64   $_SDFFE_PP1P_
    8   $_SDFF_PP0_
   71   $_XNOR_
  129   $_XOR_
    7 submodules
    7   clk_gate



=== vsdbabysoc ===


    +----------Local Count, excluding submodules.
    |
    9 wires
   18 wire bits
    9 public wires
   18 public wire bits
    7 ports
    7 port bits
    2 cells
    1   avsddac
    1   avsdpll
    1 submodules
    1   rvmyth



=== design hierarchy ===
```

</details>
---

<details>

<summary><h2>3ï¸âƒ£Post-Synthesis Simulation</h2></summary>

â—Before going to the Post-Synthesis Simulation part, make ensure that your in the ```VSDBabySoC``` diectory

- follow the commads below

```
iverilog -o output/post_synth_sim/post_synth_sim.out -DPOST_SYNTH_SIM  -I src/include/ -I src/module/ src/module/testbench.v

cd output/post_synth_sim

 gtkwave post_synth_sim.out

```

<p align="center"><img src="./ASSETS/31.png" width="600" alt="image 31"/></p>

</details>

--- 
## ğŸ“’ Key Learnings â€” Week 2

### ğŸ”§ SoC Integration, Synthesis & Post-Synth Debug

---

### **ğŸ“Œ** Integrating RISC-V Core with SoC Peripherals

- Combined **rvmyth RISC-V core** with
    - `avsdpll` (PLL)
    - `avsddac` (DAC)
    - `clk_gate` module
- Set up proper hierarchy & module connections
- Understood **signal interfacing** & dependency of include files (`vh`, `tlv`, `sv`)

---

### **ğŸ“Œ** Library, Include & Hierarchy Fixes

- Resolved missing `sp_verilog.vh` & include paths using `I`
- Loaded timing libraries:
    
    âœ… `sky130_fd_sc_hd__tt_025C_1v80.lib`
    
    âœ… `avsddac.lib`, `avsdpll.lib`
    
- Fixed syntax compatibility for synthesis (`real` â†’ unsupported in Yosys)

---

### **ğŸ“Œ** Synthesizing the Complete SoC

- Successfully ran:
    
    ```
    read_liberty
    read_verilog (all modules)
    synth -top vsdbabysoc
    
    ```
    
- Performed:
    
    âœ” `opt_clean`, `hierarchy`, `flatten`, `check`
    
- Observed:
    - 5157 total cells
    - rvmyth auto-expanded memories to registers
- Generated:
    
    âœ… `vsdbabysoc_synth_net.v`
    

---

### **ğŸ“Œ** Post-Synthesis Simulation

- Compiled with:
    
    ```
    iverilog -DPOST_SYNTH_SIM ...
    
    ```
    
- Testbench updated to include synthesized netlist
- Simulated `.out` using `vvp`
- Generated:
    
    âœ… `post_synth_sim.vcd`
    

---

### **ğŸ“Œ** Debugging VCD & Netlist View

- GTKWave error:
    
    âŒ â€œUnknown VCD identifierâ€
    
    â Result of malformed `$dumpvars` or missing timescale/signals
    
- Fixed by:
    
    âœ… Re-exporting VCD with correct dump commands
    
- Tried visualizing netlist using `yosys show`
    
    â Needed selecting only the **top module**
    

---

## ğŸ› ï¸ Tools in Action

âœ” Yosys â†’ Full SoC synthesis

âœ” Icarus Verilog â†’ RTL & netlist simulation

âœ” GTKWave â†’ VCD waveform debug

âœ” Sky130 libs â†’ Standard cell mapping

âœ” Graphviz (Yosys show) â†’ Netlist structure

---

> ğŸ’¡ â€œWeek 2 pushed synthesis to the SoC level â€” from isolated RTL to a full hierarchical build with peripherals, includes, libraries, and netlists. Faced errors, fixed them, and learned the *real* debug workflow beyond just coding!â€ ğŸš€
>

---
## ğŸ™ Special Thanks ğŸ‘  
I sincerely thank all the organizations and their key members for making this program possible ğŸ’¡:  

- ğŸ§‘â€ğŸ« **VLSI System Design (VSD)** â€“ [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentorship and vision.  
- ğŸ¤ **Efabless** â€“ [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) & [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.  
- ğŸ­ **[Semiconductor Laboratory (SCL)](https://www.scl.gov.in/)** â€“ for PDK & foundry support.  
- ğŸ“ **[IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in)** â€“ for on-site training & project facilitation.  
- ğŸ› ï¸ **Synopsys** â€“ [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.  

--- 
ğŸ‘‰ Main Repo Link :  
[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)
