#-----------------------------------------------------------
# Vivado v2022.1.1 (64-bit)
# SW Build 3557992 on Fri Jun  3 09:58:00 MDT 2022
# IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
# Start of session at: Sun Aug  7 21:39:32 2022
# Process ID: 18312
# Current directory: D:/codeworkplace/Vivado/EdgeAccelerator/test2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21560 D:\codeworkplace\Vivado\EdgeAccelerator\test2\test2.xpr
# Log file: D:/codeworkplace/Vivado/EdgeAccelerator/test2/vivado.log
# Journal file: D:/codeworkplace/Vivado/EdgeAccelerator/test2\vivado.jou
# Running On: DESKTOP-FG9SUD2, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 68448 MB
#-----------------------------------------------------------
start_gui
open_project D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.xpr
WARNING: [Board 49-91] Board repository path 'D:/codeworkplace/Vivado/lib_board' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-91] Board repository path 'D:/codeworkplace/Vivado/lib_board' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/codeworkplace/Vivado/lib_board'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for seeedstudio.com:spartanedgeacceleratorboard1v0:part0:2.42X. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/codeworkplace/Vivado/vivado-library-zmod-v2-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.141 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v] -no_script -reset -force -quiet
remove_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/design_1
file delete -force d:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/design_1
add_files -fileset constrs_1 -norecurse D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc
add_files -norecurse D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v
create_bd_design "test2_design"
Wrote  : <D:\codeworkplace\Vivado\EdgeAccelerator\test2\test2.srcs\sources_1\bd\test2_design\test2_design.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
Wrote  : <D:\codeworkplace\Vivado\EdgeAccelerator\test2\test2.srcs\sources_1\bd\test2_design\test2_design.bd> 
Wrote  : <D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/ui/bd_e036c71d.ui> 
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/sim/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hdl/test2_design_wrapper.v
Exporting to file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hw_handoff/test2_design.hwh
Generated Hardware Definition File D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.hwdef
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property synth_checkpoint_mode Singular [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
INFO: [BD 41-1662] The design 'test2_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/ui/bd_e036c71d.ui> 
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/sim/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hdl/test2_design_wrapper.v
Exporting to file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hw_handoff/test2_design.hwh
Generated Hardware Definition File D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.hwdef
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
launch_runs test2_design_synth_1 -jobs 10
[Sun Aug  7 21:51:16 2022] Launched test2_design_synth_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/test2_design_synth_1/runme.log
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1/test.dcp to D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 10
[Sun Aug  7 21:52:56 2022] Launched synth_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Aug  7 21:53:39 2022] Launched synth_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Aug  7 21:54:25 2022] Launched impl_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/runme.log
delete_ip_run [get_files -of_objects [get_fileset test2_design] D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
INFO: [Project 1-386] Moving file 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd' from fileset 'test2_design' to fileset 'sources_1'.
set_property synth_checkpoint_mode None [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
generate_target all [get_files  D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd]
INFO: [BD 41-1662] The design 'test2_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/sim/test2_design.v
Verilog Output written to : D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hdl/test2_design_wrapper.v
Exporting to file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/hw_handoff/test2_design.hwh
Generated Hardware Definition File D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.gen/sources_1/bd/test2_design/synth/test2_design.hwdef
export_ip_user_files -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/bd/test2_design/test2_design.bd] -directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/sim_scripts -ip_user_files_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files -ipstatic_source_dir D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/modelsim} {questa=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/questa} {riviera=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/riviera} {activehdl=D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: test2
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.863 ; gain = 386.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test2' [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'test2' (0#1) [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:3]
WARNING: [Synth 8-3848] Net led_l2 in module/entity test2 does not have driver. [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:7]
WARNING: [Synth 8-7129] Port led_l2 in module test2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.844 ; gain = 466.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.844 ; gain = 466.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.844 ; gain = 466.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2432.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2512.902 ; gain = 546.359
5 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2512.902 ; gain = 595.938
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Program_Files/IDE/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_Files/IDE/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/IDE/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test2_behav -key {Behavioral:sim_1:Functional:test2} -tclbatch {test2.tcl} -protoinst "protoinst_files/test2_design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/test2_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/test2_design.protoinst for the following reason(s):
There are no instances of module "test2_design" in the design.

Time resolution is 1 ps
source test2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.012 ; gain = 41.664
refresh_design
ERROR: [Synth 8-9917] port 'led' must not be declared to be an array [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:6]
ERROR: [Synth 8-2671] single value range is not allowed in this mode of verilog [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:6]
INFO: [Synth 8-8750] module 'test2' ignored due to previous errors [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:24]
Failed to read verilog 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-9917] port 'led' must not be declared to be an array [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:6]
Failed to read verilog 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-9917] port 'led' must not be declared to be an array [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:6]
ERROR: [Synth 8-2577] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:14]
ERROR: [Synth 8-2577] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:16]
ERROR: [Synth 8-2577] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:19]
ERROR: [Synth 8-2577] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:21]
INFO: [Synth 8-8750] module 'test2' ignored due to previous errors [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:23]
Failed to read verilog 'D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test2' [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'test2' (0#1) [D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.324 ; gain = 77.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2694.305 ; gain = 78.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2694.305 ; gain = 78.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc]
Finished Parsing XDC File [D:/codeworkplace/Vivado/EdgeAccelerator/test2.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2711.742 ; gain = 95.762
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/utils_1/imports/synth_1/test.dcp with file D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1/test2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun Aug  7 22:06:51 2022] Launched synth_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Aug  7 22:07:24 2022] Launched impl_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.742 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2847.277 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2847.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2847.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1.1
  **** Build date : Jun  3 2022 at 10:16:03
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2919.465 ; gain = 13.535
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Aug  7 22:09:16 2022] Launched impl_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Aug  7 22:09:51 2022] Launched impl_1...
Run output will be captured here: D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.runs/impl_1/test2.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  7 22:25:10 2022...
