#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Aug 29 15:09:00 2022
# Process ID: 13644
# Current directory: C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs open
# Log file: C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src/vivado.log
# Journal file: C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src\vivado.jou
#-----------------------------------------------------------
source run.tcl
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 1572865"
# set project PROJEKT_UEC2
# set top_module top_level
# set target xc7a35tcpg236-1
# set bitstream_file build/${project}.runs/impl_1/${top_module}.bit
# proc usage {} {
# puts "===========================================================================\n
# usage: vivado -mode tcl -source [info script] -tclargs \[open/rebuild/sim/bit/prog\]\n
# \topen    - open project and start gui\n
# \trebuild - clear build directory and create the project again from sources, then open gui\n
# \tsim     - run simulation\n
# \tbit     - generate bitstream\n
# \tprog    - load bitstream to FPGA\n
# If a project is already created in the build directory, run.tcl opens it. Otherwise, creates a new one.
# ==========================================================================="
# }
# proc create_new_project {project target top_module} {
#     file mkdir build
#     create_project ${project} build -part ${target} -force
#     
#     # Specify .xdc files location             -- EDIT
#     read_xdc {
#         constraints/project_constraints.xdc
# 		
#     }
# 
#     # Specify verilog design files location   -- EDIT
#     read_verilog {
# 		rtl/ov7670_fr/RGB.v
# 		rtl/ov7670_fr/address_Generator.v
# 		#rtl/AR_58276_2013_3_MMCM/MMCME2_ADV.v
# 		rtl/basys3_ov7670/clocking.v
# 		rtl/basys3_ov7670/clocking_clk_wiz.v
# 		#rtl/ov7670_fr/ov7670_capture.v
# 		#rtl/ov7670_fr/debounce.v
#     }
#     
#     # Specify vhdl design files location      -- EDIT
#     read_vhdl {
# 		rtl/ov7670_fr/ov7670_capture.vhd
# 		rtl/ov7670_fr/debounce.vhd
# 		rtl/ov7670_fr/i3c2.vhd
# 		rtl/ov7670_fr/ov7670_controller.vhd
# 		rtl/ov7670_fr/top_level.vhd
# 		rtl/ov7670_fr/vga.vhd
# 		
# 		rtl/basys3_ov7670/i2c_sender.vhd
# 		rtl/basys3_ov7670/ov7670_registers.vhd
#     }
#     
#     # Specify files for memory initialization -- EDIT
#     #read_mem {
#         #./image_rom.data
#     #}
# 
#     # Specify simulation files location       -- EDIT
#     #add_files -fileset sim_1 {
#     #    sim/testbench.v
# 	#	sim/tiff_writer.v
# 	#	sim/draw_rect_ctl_tb.v
# 	#	sim/draw_rect_ctl_test.v
# 	#	sim/delay_test.v
#     #}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
#     update_compile_order -fileset sim_1
# }
# proc open_existing_project {project} {
#     open_project build/$project.xpr
#     update_compile_order -fileset sources_1
#     update_compile_order -fileset sim_1
# }
# proc open_or_create_project {project target top_module} {
#     if {[file exists build/$project.xpr] == 1} {
#         open_existing_project $project 
#     } else {
#         create_new_project $project $target $top_module
#     }
# }
# proc program_fpga {bitstream_file} {
#     if {[file exists $bitstream_file] == 0} {
#         puts "ERROR: No bitstream found"
#     } else {
#         open_hw_manager
#         connect_hw_server
#         current_hw_target [get_hw_targets *]
#         open_hw_target
#         current_hw_device [lindex [get_hw_devices] 0]
#         refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
# 
#         set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
#         set_property FULL_PROBES.FILE {} [lindex [get_hw_devices] 0]
#         set_property PROGRAM.FILE ${bitstream_file} [lindex [get_hw_devices] 0]
# 
#         program_hw_devices [lindex [get_hw_devices] 0]
#         refresh_hw_device [lindex [get_hw_devices] 0]
#     }
# }
# proc simulation {} {
#     launch_simulation
#     # run all
# }
# proc bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
#     
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# if {$argc == 1} {
#     switch $argv {
#         open {
#             open_or_create_project $project $target $top_module    
#             start_gui
#         }
#         rebuild {
#             create_new_project $project $target $top_module    
#             start_gui
#         }
#         sim {
#             open_or_create_project $project $target $top_module    
#             simulation
#             start_gui
#         }
#         bit {
#             open_or_create_project $project $target $top_module    
#             bitstream
#             exit
#         }
#         prog {
#             program_fpga $bitstream_file
#             exit
#         }
#         default {
#             usage
#             exit 1
#         }
#     }
# } else {
#     usage
#     exit 1
# }
INFO: [Project 1-313] Project file moved from 'C:/Users/bened/Desktop/Proj/uec2_projekt/src/build' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 252.684 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 29 15:10:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/runme.log
[Mon Aug 29 15:10:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/impl_1/runme.log
add_files -norecurse C:/Users/Jerzy/Desktop/git_projekt/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v
update_compile_order -fileset sources_1
