
LED On.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032c8  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003560  08003560  00013560  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080035c0  080035c0  000135c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080035c8  080035c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080035cc  080035cc  000135cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  080035d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000010  080035e0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000070  08003640  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  200000d0  080036a0  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000060c  080036a0  0002060c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000610c  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001a741  00000000  00000000  0002620a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002d4e  00000000  00000000  0004094b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000a78  00000000  00000000  000436a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000fb0  00000000  00000000  00044118  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00008ca5  00000000  00000000  000450c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00005f37  00000000  00000000  0004dd6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  00053ca4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d68  00000000  00000000  00053d20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	200000d0 	.word	0x200000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003548 	.word	0x08003548

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	200000d4 	.word	0x200000d4
 80002d4:	08003548 	.word	0x08003548

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b97a 	b.w	80005e4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	468c      	mov	ip, r1
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	9e08      	ldr	r6, [sp, #32]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d151      	bne.n	80003bc <__udivmoddi4+0xb4>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d96d      	bls.n	80003fa <__udivmoddi4+0xf2>
 800031e:	fab2 fe82 	clz	lr, r2
 8000322:	f1be 0f00 	cmp.w	lr, #0
 8000326:	d00b      	beq.n	8000340 <__udivmoddi4+0x38>
 8000328:	f1ce 0c20 	rsb	ip, lr, #32
 800032c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000330:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000334:	fa02 f70e 	lsl.w	r7, r2, lr
 8000338:	ea4c 0c05 	orr.w	ip, ip, r5
 800033c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000340:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000344:	0c25      	lsrs	r5, r4, #16
 8000346:	fbbc f8fa 	udiv	r8, ip, sl
 800034a:	fa1f f987 	uxth.w	r9, r7
 800034e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000352:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000356:	fb08 f309 	mul.w	r3, r8, r9
 800035a:	42ab      	cmp	r3, r5
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x6c>
 800035e:	19ed      	adds	r5, r5, r7
 8000360:	f108 32ff 	add.w	r2, r8, #4294967295
 8000364:	f080 8123 	bcs.w	80005ae <__udivmoddi4+0x2a6>
 8000368:	42ab      	cmp	r3, r5
 800036a:	f240 8120 	bls.w	80005ae <__udivmoddi4+0x2a6>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aed      	subs	r5, r5, r3
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb5 f0fa 	udiv	r0, r5, sl
 800037c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000384:	fb00 f909 	mul.w	r9, r0, r9
 8000388:	45a1      	cmp	r9, r4
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x98>
 800038c:	19e4      	adds	r4, r4, r7
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	f080 810a 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8107 	bls.w	80005aa <__udivmoddi4+0x2a2>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 0409 	sub.w	r4, r4, r9
 80003a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a8:	2100      	movs	r1, #0
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d061      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80003b2:	2300      	movs	r3, #0
 80003b4:	6034      	str	r4, [r6, #0]
 80003b6:	6073      	str	r3, [r6, #4]
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	428b      	cmp	r3, r1
 80003be:	d907      	bls.n	80003d0 <__udivmoddi4+0xc8>
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d054      	beq.n	800046e <__udivmoddi4+0x166>
 80003c4:	2100      	movs	r1, #0
 80003c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80003ca:	4608      	mov	r0, r1
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	fab3 f183 	clz	r1, r3
 80003d4:	2900      	cmp	r1, #0
 80003d6:	f040 808e 	bne.w	80004f6 <__udivmoddi4+0x1ee>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xdc>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80fa 	bhi.w	80005d8 <__udivmoddi4+0x2d0>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb65 0503 	sbc.w	r5, r5, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	46ac      	mov	ip, r5
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	d03f      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	b912      	cbnz	r2, 8000402 <__udivmoddi4+0xfa>
 80003fc:	2701      	movs	r7, #1
 80003fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000402:	fab7 fe87 	clz	lr, r7
 8000406:	f1be 0f00 	cmp.w	lr, #0
 800040a:	d134      	bne.n	8000476 <__udivmoddi4+0x16e>
 800040c:	1beb      	subs	r3, r5, r7
 800040e:	0c3a      	lsrs	r2, r7, #16
 8000410:	fa1f fc87 	uxth.w	ip, r7
 8000414:	2101      	movs	r1, #1
 8000416:	fbb3 f8f2 	udiv	r8, r3, r2
 800041a:	0c25      	lsrs	r5, r4, #16
 800041c:	fb02 3318 	mls	r3, r2, r8, r3
 8000420:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000424:	fb0c f308 	mul.w	r3, ip, r8
 8000428:	42ab      	cmp	r3, r5
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x134>
 800042c:	19ed      	adds	r5, r5, r7
 800042e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x132>
 8000434:	42ab      	cmp	r3, r5
 8000436:	f200 80d1 	bhi.w	80005dc <__udivmoddi4+0x2d4>
 800043a:	4680      	mov	r8, r0
 800043c:	1aed      	subs	r5, r5, r3
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb5 f0f2 	udiv	r0, r5, r2
 8000444:	fb02 5510 	mls	r5, r2, r0, r5
 8000448:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800044c:	fb0c fc00 	mul.w	ip, ip, r0
 8000450:	45a4      	cmp	ip, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x15c>
 8000454:	19e4      	adds	r4, r4, r7
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x15a>
 800045c:	45a4      	cmp	ip, r4
 800045e:	f200 80b8 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 040c 	sub.w	r4, r4, ip
 8000468:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800046c:	e79d      	b.n	80003aa <__udivmoddi4+0xa2>
 800046e:	4631      	mov	r1, r6
 8000470:	4630      	mov	r0, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	f1ce 0420 	rsb	r4, lr, #32
 800047a:	fa05 f30e 	lsl.w	r3, r5, lr
 800047e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000482:	fa20 f804 	lsr.w	r8, r0, r4
 8000486:	0c3a      	lsrs	r2, r7, #16
 8000488:	fa25 f404 	lsr.w	r4, r5, r4
 800048c:	ea48 0803 	orr.w	r8, r8, r3
 8000490:	fbb4 f1f2 	udiv	r1, r4, r2
 8000494:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000498:	fb02 4411 	mls	r4, r2, r1, r4
 800049c:	fa1f fc87 	uxth.w	ip, r7
 80004a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004a4:	fb01 f30c 	mul.w	r3, r1, ip
 80004a8:	42ab      	cmp	r3, r5
 80004aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x1bc>
 80004b0:	19ed      	adds	r5, r5, r7
 80004b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b6:	f080 808a 	bcs.w	80005ce <__udivmoddi4+0x2c6>
 80004ba:	42ab      	cmp	r3, r5
 80004bc:	f240 8087 	bls.w	80005ce <__udivmoddi4+0x2c6>
 80004c0:	3902      	subs	r1, #2
 80004c2:	443d      	add	r5, r7
 80004c4:	1aeb      	subs	r3, r5, r3
 80004c6:	fa1f f588 	uxth.w	r5, r8
 80004ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80004ce:	fb02 3310 	mls	r3, r2, r0, r3
 80004d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d6:	fb00 f30c 	mul.w	r3, r0, ip
 80004da:	42ab      	cmp	r3, r5
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x1e6>
 80004de:	19ed      	adds	r5, r5, r7
 80004e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e4:	d26f      	bcs.n	80005c6 <__udivmoddi4+0x2be>
 80004e6:	42ab      	cmp	r3, r5
 80004e8:	d96d      	bls.n	80005c6 <__udivmoddi4+0x2be>
 80004ea:	3802      	subs	r0, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	1aeb      	subs	r3, r5, r3
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	e78f      	b.n	8000416 <__udivmoddi4+0x10e>
 80004f6:	f1c1 0720 	rsb	r7, r1, #32
 80004fa:	fa22 f807 	lsr.w	r8, r2, r7
 80004fe:	408b      	lsls	r3, r1
 8000500:	fa05 f401 	lsl.w	r4, r5, r1
 8000504:	ea48 0303 	orr.w	r3, r8, r3
 8000508:	fa20 fe07 	lsr.w	lr, r0, r7
 800050c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000510:	40fd      	lsrs	r5, r7
 8000512:	ea4e 0e04 	orr.w	lr, lr, r4
 8000516:	fbb5 f9fc 	udiv	r9, r5, ip
 800051a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800051e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000522:	fa1f f883 	uxth.w	r8, r3
 8000526:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800052a:	fb09 f408 	mul.w	r4, r9, r8
 800052e:	42ac      	cmp	r4, r5
 8000530:	fa02 f201 	lsl.w	r2, r2, r1
 8000534:	fa00 fa01 	lsl.w	sl, r0, r1
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x244>
 800053a:	18ed      	adds	r5, r5, r3
 800053c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000540:	d243      	bcs.n	80005ca <__udivmoddi4+0x2c2>
 8000542:	42ac      	cmp	r4, r5
 8000544:	d941      	bls.n	80005ca <__udivmoddi4+0x2c2>
 8000546:	f1a9 0902 	sub.w	r9, r9, #2
 800054a:	441d      	add	r5, r3
 800054c:	1b2d      	subs	r5, r5, r4
 800054e:	fa1f fe8e 	uxth.w	lr, lr
 8000552:	fbb5 f0fc 	udiv	r0, r5, ip
 8000556:	fb0c 5510 	mls	r5, ip, r0, r5
 800055a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800055e:	fb00 f808 	mul.w	r8, r0, r8
 8000562:	45a0      	cmp	r8, r4
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x26e>
 8000566:	18e4      	adds	r4, r4, r3
 8000568:	f100 35ff 	add.w	r5, r0, #4294967295
 800056c:	d229      	bcs.n	80005c2 <__udivmoddi4+0x2ba>
 800056e:	45a0      	cmp	r8, r4
 8000570:	d927      	bls.n	80005c2 <__udivmoddi4+0x2ba>
 8000572:	3802      	subs	r0, #2
 8000574:	441c      	add	r4, r3
 8000576:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800057a:	eba4 0408 	sub.w	r4, r4, r8
 800057e:	fba0 8902 	umull	r8, r9, r0, r2
 8000582:	454c      	cmp	r4, r9
 8000584:	46c6      	mov	lr, r8
 8000586:	464d      	mov	r5, r9
 8000588:	d315      	bcc.n	80005b6 <__udivmoddi4+0x2ae>
 800058a:	d012      	beq.n	80005b2 <__udivmoddi4+0x2aa>
 800058c:	b156      	cbz	r6, 80005a4 <__udivmoddi4+0x29c>
 800058e:	ebba 030e 	subs.w	r3, sl, lr
 8000592:	eb64 0405 	sbc.w	r4, r4, r5
 8000596:	fa04 f707 	lsl.w	r7, r4, r7
 800059a:	40cb      	lsrs	r3, r1
 800059c:	431f      	orrs	r7, r3
 800059e:	40cc      	lsrs	r4, r1
 80005a0:	6037      	str	r7, [r6, #0]
 80005a2:	6074      	str	r4, [r6, #4]
 80005a4:	2100      	movs	r1, #0
 80005a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005aa:	4618      	mov	r0, r3
 80005ac:	e6f8      	b.n	80003a0 <__udivmoddi4+0x98>
 80005ae:	4690      	mov	r8, r2
 80005b0:	e6e0      	b.n	8000374 <__udivmoddi4+0x6c>
 80005b2:	45c2      	cmp	sl, r8
 80005b4:	d2ea      	bcs.n	800058c <__udivmoddi4+0x284>
 80005b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80005ba:	eb69 0503 	sbc.w	r5, r9, r3
 80005be:	3801      	subs	r0, #1
 80005c0:	e7e4      	b.n	800058c <__udivmoddi4+0x284>
 80005c2:	4628      	mov	r0, r5
 80005c4:	e7d7      	b.n	8000576 <__udivmoddi4+0x26e>
 80005c6:	4640      	mov	r0, r8
 80005c8:	e791      	b.n	80004ee <__udivmoddi4+0x1e6>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e7be      	b.n	800054c <__udivmoddi4+0x244>
 80005ce:	4601      	mov	r1, r0
 80005d0:	e778      	b.n	80004c4 <__udivmoddi4+0x1bc>
 80005d2:	3802      	subs	r0, #2
 80005d4:	443c      	add	r4, r7
 80005d6:	e745      	b.n	8000464 <__udivmoddi4+0x15c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e708      	b.n	80003ee <__udivmoddi4+0xe6>
 80005dc:	f1a8 0802 	sub.w	r8, r8, #2
 80005e0:	443d      	add	r5, r7
 80005e2:	e72b      	b.n	800043c <__udivmoddi4+0x134>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80005e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000620 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80005ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80005ee:	e003      	b.n	80005f8 <LoopCopyDataInit>

080005f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80005f0:	4b0c      	ldr	r3, [pc, #48]	; (8000624 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80005f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80005f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80005f6:	3104      	adds	r1, #4

080005f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80005f8:	480b      	ldr	r0, [pc, #44]	; (8000628 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80005fa:	4b0c      	ldr	r3, [pc, #48]	; (800062c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80005fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80005fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000600:	d3f6      	bcc.n	80005f0 <CopyDataInit>
  ldr  r2, =_sbss
 8000602:	4a0b      	ldr	r2, [pc, #44]	; (8000630 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000604:	e002      	b.n	800060c <LoopFillZerobss>

08000606 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000606:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000608:	f842 3b04 	str.w	r3, [r2], #4

0800060c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800060e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000610:	d3f9      	bcc.n	8000606 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000612:	f000 fab5 	bl	8000b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000616:	f002 ff6b 	bl	80034f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800061a:	f000 f869 	bl	80006f0 <main>
  bx  lr    
 800061e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000620:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000624:	080035d0 	.word	0x080035d0
  ldr  r0, =_sdata
 8000628:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800062c:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000630:	200000d0 	.word	0x200000d0
  ldr  r3, = _ebss
 8000634:	2000060c 	.word	0x2000060c

08000638 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000638:	e7fe      	b.n	8000638 <ADC3_IRQHandler>
	...

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b530      	push	{r4, r5, lr}
 800063e:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000640:	224c      	movs	r2, #76	; 0x4c
 8000642:	2100      	movs	r1, #0
 8000644:	a80a      	add	r0, sp, #40	; 0x28
 8000646:	f002 ff77 	bl	8003538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064a:	2220      	movs	r2, #32
 800064c:	2100      	movs	r1, #0
 800064e:	a802      	add	r0, sp, #8
 8000650:	f002 ff72 	bl	8003538 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000654:	22bc      	movs	r2, #188	; 0xbc
 8000656:	2100      	movs	r1, #0
 8000658:	a81d      	add	r0, sp, #116	; 0x74
 800065a:	f002 ff6d 	bl	8003538 <memset>

  /**Supply configuration update enable 
  */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 800065e:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <SystemClock_Config+0xac>)
 8000660:	68da      	ldr	r2, [r3, #12]
 8000662:	f022 0204 	bic.w	r2, r2, #4
 8000666:	60da      	str	r2, [r3, #12]
  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000668:	2200      	movs	r2, #0
 800066a:	9201      	str	r2, [sp, #4]
 800066c:	699a      	ldr	r2, [r3, #24]
 800066e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000672:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000676:	619a      	str	r2, [r3, #24]
 8000678:	699a      	ldr	r2, [r3, #24]
 800067a:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800067e:	9201      	str	r2, [sp, #4]
 8000680:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 8000682:	699a      	ldr	r2, [r3, #24]
 8000684:	0492      	lsls	r2, r2, #18
 8000686:	d5fc      	bpl.n	8000682 <SystemClock_Config+0x46>
    
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000688:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 24;
 800068c:	2218      	movs	r2, #24
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800068e:	2400      	movs	r4, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000690:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000692:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000694:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000696:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000698:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069c:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800069e:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006a0:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006a2:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006a4:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006a6:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006a8:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006aa:	950a      	str	r5, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006ac:	9515      	str	r5, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006ae:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006b0:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	f000 ff8b 	bl	80015cc <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b6:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006b8:	4629      	mov	r1, r5
 80006ba:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006bc:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c0:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006c2:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006c6:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006c8:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80006ca:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80006cc:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ce:	f001 fa63 	bl	8001b98 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <SystemClock_Config+0xb0>)
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006d4:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80006d6:	943a      	str	r4, [sp, #232]	; 0xe8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 80006d8:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80006da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80006de:	933e      	str	r3, [sp, #248]	; 0xf8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006e0:	f001 fc46 	bl	8001f70 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80006e4:	b04d      	add	sp, #308	; 0x134
 80006e6:	bd30      	pop	{r4, r5, pc}
 80006e8:	58024800 	.word	0x58024800
 80006ec:	00040002 	.word	0x00040002

080006f0 <main>:
{
 80006f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006f4:	b08c      	sub	sp, #48	; 0x30
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006f6:	2702      	movs	r7, #2
  HAL_Init();
 80006f8:	f000 fa98 	bl	8000c2c <HAL_Init>
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	ae07      	add	r6, sp, #28
  SystemClock_Config();
 8000700:	f7ff ff9c 	bl	800063c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	2214      	movs	r2, #20
 8000706:	2100      	movs	r1, #0
 8000708:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2501      	movs	r5, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f002 ff14 	bl	8003538 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	4b75      	ldr	r3, [pc, #468]	; (80008e8 <main+0x1f8>)
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000712:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000716:	4875      	ldr	r0, [pc, #468]	; (80008ec <main+0x1fc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000718:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800071c:	f04f 0880 	mov.w	r8, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000720:	f042 0204 	orr.w	r2, r2, #4
 8000724:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000728:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800072c:	f002 0204 	and.w	r2, r2, #4
 8000730:	9201      	str	r2, [sp, #4]
 8000732:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000734:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000738:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800073c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000740:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000744:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000748:	9202      	str	r2, [sp, #8]
 800074a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000750:	f042 0201 	orr.w	r2, r2, #1
 8000754:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000758:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800075c:	f002 0201 	and.w	r2, r2, #1
 8000760:	9203      	str	r2, [sp, #12]
 8000762:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000764:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000768:	f042 0202 	orr.w	r2, r2, #2
 800076c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000770:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000774:	f002 0202 	and.w	r2, r2, #2
 8000778:	9204      	str	r2, [sp, #16]
 800077a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800077c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000780:	f042 0208 	orr.w	r2, r2, #8
 8000784:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000788:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800078c:	f002 0208 	and.w	r2, r2, #8
 8000790:	9205      	str	r2, [sp, #20]
 8000792:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000794:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000798:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800079c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007a0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007aa:	9306      	str	r3, [sp, #24]
 80007ac:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007ae:	f000 fe6d 	bl	800148c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2140      	movs	r1, #64	; 0x40
 80007b6:	484e      	ldr	r0, [pc, #312]	; (80008f0 <main+0x200>)
 80007b8:	f000 fe68 	bl	800148c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007c0:	4631      	mov	r1, r6
 80007c2:	484c      	ldr	r0, [pc, #304]	; (80008f4 <main+0x204>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007c4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007c6:	4b4c      	ldr	r3, [pc, #304]	; (80008f8 <main+0x208>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007c8:	9709      	str	r7, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ca:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f000 fd6e 	bl	80012ac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80007d0:	f44f 4381 	mov.w	r3, #16512	; 0x4080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d4:	4631      	mov	r1, r6
 80007d6:	4845      	ldr	r0, [pc, #276]	; (80008ec <main+0x1fc>)
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80007d8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007da:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007de:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e0:	f000 fd64 	bl	80012ac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007e4:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007e6:	4631      	mov	r1, r6
 80007e8:	4841      	ldr	r0, [pc, #260]	; (80008f0 <main+0x200>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007ea:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f000 fd5b 	bl	80012ac <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007f6:	4631      	mov	r1, r6
 80007f8:	483d      	ldr	r0, [pc, #244]	; (80008f0 <main+0x200>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007fa:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007fe:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000802:	f000 fd53 	bl	80012ac <HAL_GPIO_Init>
  heth.Instance = ETH;
 8000806:	483d      	ldr	r0, [pc, #244]	; (80008fc <main+0x20c>)
 8000808:	4b3d      	ldr	r3, [pc, #244]	; (8000900 <main+0x210>)
  heth.Init.MACAddr = &MACAddr[0];
 800080a:	6046      	str	r6, [r0, #4]
  heth.Instance = ETH;
 800080c:	6003      	str	r3, [r0, #0]
  MACAddr[2] = 0xE1;
 800080e:	23e1      	movs	r3, #225	; 0xe1
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000810:	4e3c      	ldr	r6, [pc, #240]	; (8000904 <main+0x214>)
  MACAddr[2] = 0xE1;
 8000812:	f88d 301e 	strb.w	r3, [sp, #30]
  heth.Init.TxDesc = DMATxDscrTab;
 8000816:	4b3c      	ldr	r3, [pc, #240]	; (8000908 <main+0x218>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000818:	7205      	strb	r5, [r0, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800081a:	60c3      	str	r3, [r0, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800081c:	4b3b      	ldr	r3, [pc, #236]	; (800090c <main+0x21c>)
  MACAddr[0] = 0x00;
 800081e:	f88d 401c 	strb.w	r4, [sp, #28]
  heth.Init.RxDesc = DMARxDscrTab;
 8000822:	6103      	str	r3, [r0, #16]
  heth.Init.RxBuffLen = 1524;
 8000824:	f240 53f4 	movw	r3, #1524	; 0x5f4
  MACAddr[1] = 0x80;
 8000828:	f88d 801d 	strb.w	r8, [sp, #29]
  heth.Init.RxBuffLen = 1524;
 800082c:	6143      	str	r3, [r0, #20]
  MACAddr[3] = 0x00;
 800082e:	f88d 401f 	strb.w	r4, [sp, #31]
  MACAddr[4] = 0x00;
 8000832:	f88d 4020 	strb.w	r4, [sp, #32]
  MACAddr[5] = 0x00;
 8000836:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  if (HAL_ETH_Init(&heth) != HAL_OK)
 800083a:	f000 fbf7 	bl	800102c <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800083e:	4621      	mov	r1, r4
 8000840:	2234      	movs	r2, #52	; 0x34
 8000842:	4630      	mov	r0, r6
 8000844:	f002 fe78 	bl	8003538 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000848:	2321      	movs	r3, #33	; 0x21
  huart3.Instance = USART3;
 800084a:	4831      	ldr	r0, [pc, #196]	; (8000910 <main+0x220>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800084c:	6033      	str	r3, [r6, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800084e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  huart3.Init.BaudRate = 115200;
 8000852:	4a30      	ldr	r2, [pc, #192]	; (8000914 <main+0x224>)
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000854:	6173      	str	r3, [r6, #20]
  huart3.Init.BaudRate = 115200;
 8000856:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800085a:	6084      	str	r4, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800085c:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800085e:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000860:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000862:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000864:	6204      	str	r4, [r0, #32]
  huart3.Init.Prescaler = UART_PRESCALER_DIV1;
 8000866:	6244      	str	r4, [r0, #36]	; 0x24
  huart3.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 8000868:	6284      	str	r4, [r0, #40]	; 0x28
  huart3.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 800086a:	62c4      	str	r4, [r0, #44]	; 0x2c
  huart3.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 800086c:	6304      	str	r4, [r0, #48]	; 0x30
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800086e:	6344      	str	r4, [r0, #52]	; 0x34
  huart3.Init.BaudRate = 115200;
 8000870:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000874:	230c      	movs	r3, #12
 8000876:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000878:	f002 fcbc 	bl	80031f4 <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800087c:	4826      	ldr	r0, [pc, #152]	; (8000918 <main+0x228>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800087e:	2309      	movs	r3, #9
 8000880:	4926      	ldr	r1, [pc, #152]	; (800091c <main+0x22c>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000882:	60c7      	str	r7, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000884:	6187      	str	r7, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000886:	61c5      	str	r5, [r0, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000888:	6245      	str	r5, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800088a:	62c5      	str	r5, [r0, #44]	; 0x2c
	  if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 800088c:	4f19      	ldr	r7, [pc, #100]	; (80008f4 <main+0x204>)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800088e:	4d17      	ldr	r5, [pc, #92]	; (80008ec <main+0x1fc>)
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000890:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8000892:	6144      	str	r4, [r0, #20]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000894:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000896:	6284      	str	r4, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000898:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800089a:	e880 000a 	stmia.w	r0, {r1, r3}
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800089e:	f000 fdfe 	bl	800149e <HAL_PCD_Init>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80008a8:	4810      	ldr	r0, [pc, #64]	; (80008ec <main+0x1fc>)
 80008aa:	f000 fdef 	bl	800148c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80008ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008b2:	f000 f9dd 	bl	8000c70 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 80008b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ba:	4638      	mov	r0, r7
 80008bc:	f000 fde0 	bl	8001480 <HAL_GPIO_ReadPin>
 80008c0:	2801      	cmp	r0, #1
 80008c2:	4606      	mov	r6, r0
 80008c4:	d1ed      	bne.n	80008a2 <main+0x1b2>
		  if(flag)
 80008c6:	b944      	cbnz	r4, 80008da <main+0x1ea>
			  flag = true;
 80008c8:	4634      	mov	r4, r6
			  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 80008ca:	2180      	movs	r1, #128	; 0x80
 80008cc:	4628      	mov	r0, r5
 80008ce:	f000 fde2 	bl	8001496 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 80008d2:	20c8      	movs	r0, #200	; 0xc8
 80008d4:	f000 f9cc 	bl	8000c70 <HAL_Delay>
 80008d8:	e7e3      	b.n	80008a2 <main+0x1b2>
			  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80008da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008de:	4628      	mov	r0, r5
 80008e0:	f000 fdd9 	bl	8001496 <HAL_GPIO_TogglePin>
			  flag = false;
 80008e4:	2400      	movs	r4, #0
 80008e6:	e7f4      	b.n	80008d2 <main+0x1e2>
 80008e8:	58024400 	.word	0x58024400
 80008ec:	58020400 	.word	0x58020400
 80008f0:	58021800 	.word	0x58021800
 80008f4:	58020800 	.word	0x58020800
 80008f8:	11110000 	.word	0x11110000
 80008fc:	20000570 	.word	0x20000570
 8000900:	40028000 	.word	0x40028000
 8000904:	200005d8 	.word	0x200005d8
 8000908:	20000070 	.word	0x20000070
 800090c:	20000010 	.word	0x20000010
 8000910:	200000f0 	.word	0x200000f0
 8000914:	40004800 	.word	0x40004800
 8000918:	20000170 	.word	0x20000170
 800091c:	40080000 	.word	0x40080000

08000920 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000920:	4b07      	ldr	r3, [pc, #28]	; (8000940 <HAL_MspInit+0x20>)
{
 8000922:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000924:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8000928:	f042 0202 	orr.w	r2, r2, #2
 800092c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8000930:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000934:	f003 0302 	and.w	r3, r3, #2
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093c:	b002      	add	sp, #8
 800093e:	4770      	bx	lr
 8000940:	58024400 	.word	0x58024400

08000944 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	b08c      	sub	sp, #48	; 0x30
 8000948:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	2214      	movs	r2, #20
 800094c:	2100      	movs	r1, #0
 800094e:	a807      	add	r0, sp, #28
 8000950:	f002 fdf2 	bl	8003538 <memset>
  if(heth->Instance==ETH)
 8000954:	6822      	ldr	r2, [r4, #0]
 8000956:	4b42      	ldr	r3, [pc, #264]	; (8000a60 <HAL_ETH_MspInit+0x11c>)
 8000958:	429a      	cmp	r2, r3
 800095a:	d17f      	bne.n	8000a5c <HAL_ETH_MspInit+0x118>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800095c:	4b41      	ldr	r3, [pc, #260]	; (8000a64 <HAL_ETH_MspInit+0x120>)
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000960:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000962:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000964:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096a:	483f      	ldr	r0, [pc, #252]	; (8000a68 <HAL_ETH_MspInit+0x124>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800096c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000970:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000974:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000978:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800097c:	9200      	str	r2, [sp, #0]
 800097e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000980:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000984:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000988:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800098c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000990:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8000994:	9201      	str	r2, [sp, #4]
 8000996:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000998:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800099c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80009a0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80009a4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80009a8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80009ac:	9202      	str	r2, [sp, #8]
 80009ae:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009b4:	f042 0204 	orr.w	r2, r2, #4
 80009b8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009c0:	f002 0204 	and.w	r2, r2, #4
 80009c4:	9203      	str	r2, [sp, #12]
 80009c6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009cc:	f042 0201 	orr.w	r2, r2, #1
 80009d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009d8:	f002 0201 	and.w	r2, r2, #1
 80009dc:	9204      	str	r2, [sp, #16]
 80009de:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009e4:	f042 0202 	orr.w	r2, r2, #2
 80009e8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009f0:	f002 0202 	and.w	r2, r2, #2
 80009f4:	9205      	str	r2, [sp, #20]
 80009f6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80009f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000a00:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a08:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a0e:	950b      	str	r5, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a10:	9306      	str	r3, [sp, #24]
 8000a12:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000a14:	2332      	movs	r3, #50	; 0x32
 8000a16:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a18:	f000 fc48 	bl	80012ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000a1c:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	a907      	add	r1, sp, #28
 8000a20:	4812      	ldr	r0, [pc, #72]	; (8000a6c <HAL_ETH_MspInit+0x128>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000a22:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a24:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a2a:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2c:	f000 fc3e 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000a30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000a34:	a907      	add	r1, sp, #28
 8000a36:	480e      	ldr	r0, [pc, #56]	; (8000a70 <HAL_ETH_MspInit+0x12c>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000a38:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a40:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000a42:	f000 fc33 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000a46:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a4a:	a907      	add	r1, sp, #28
 8000a4c:	4809      	ldr	r0, [pc, #36]	; (8000a74 <HAL_ETH_MspInit+0x130>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000a4e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a50:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a56:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a58:	f000 fc28 	bl	80012ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000a5c:	b00c      	add	sp, #48	; 0x30
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	40028000 	.word	0x40028000
 8000a64:	58024400 	.word	0x58024400
 8000a68:	58020800 	.word	0x58020800
 8000a6c:	58020000 	.word	0x58020000
 8000a70:	58020400 	.word	0x58020400
 8000a74:	58021800 	.word	0x58021800

08000a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a78:	b510      	push	{r4, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	2214      	movs	r2, #20
 8000a80:	2100      	movs	r1, #0
 8000a82:	a803      	add	r0, sp, #12
 8000a84:	f002 fd58 	bl	8003538 <memset>
  if(huart->Instance==USART3)
 8000a88:	6822      	ldr	r2, [r4, #0]
 8000a8a:	4b14      	ldr	r3, [pc, #80]	; (8000adc <HAL_UART_MspInit+0x64>)
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d123      	bne.n	8000ad8 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a90:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a92:	a903      	add	r1, sp, #12
 8000a94:	4813      	ldr	r0, [pc, #76]	; (8000ae4 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a96:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000a9a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000a9e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000aa2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000aa6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000aaa:	9201      	str	r2, [sp, #4]
 8000aac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000ab2:	f042 0208 	orr.w	r2, r2, #8
 8000ab6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000abe:	f003 0308 	and.w	r3, r3, #8
 8000ac2:	9302      	str	r3, [sp, #8]
 8000ac4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ac6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000aca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ad0:	2307      	movs	r3, #7
 8000ad2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ad4:	f000 fbea 	bl	80012ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ad8:	b008      	add	sp, #32
 8000ada:	bd10      	pop	{r4, pc}
 8000adc:	40004800 	.word	0x40004800
 8000ae0:	58024400 	.word	0x58024400
 8000ae4:	58020c00 	.word	0x58020c00

08000ae8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ae8:	b510      	push	{r4, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	2214      	movs	r2, #20
 8000af0:	2100      	movs	r1, #0
 8000af2:	a803      	add	r0, sp, #12
 8000af4:	f002 fd20 	bl	8003538 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000af8:	6822      	ldr	r2, [r4, #0]
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <HAL_PCD_MspInit+0x78>)
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d12d      	bne.n	8000b5c <HAL_PCD_MspInit+0x74>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b00:	4c18      	ldr	r4, [pc, #96]	; (8000b64 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	a903      	add	r1, sp, #12
 8000b04:	4818      	ldr	r0, [pc, #96]	; (8000b68 <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000b0a:	f043 0301 	orr.w	r3, r3, #1
 8000b0e:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000b12:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	9301      	str	r3, [sp, #4]
 8000b1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b1e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000b22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b24:	2302      	movs	r3, #2
 8000b26:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000b28:	230a      	movs	r3, #10
 8000b2a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f000 fbbe 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b30:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000b34:	a903      	add	r1, sp, #12
 8000b36:	480c      	ldr	r0, [pc, #48]	; (8000b68 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b38:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f000 fbb4 	bl	80012ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000b44:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8000b48:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b4c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8000b50:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8000b54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b58:	9302      	str	r3, [sp, #8]
 8000b5a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000b5c:	b008      	add	sp, #32
 8000b5e:	bd10      	pop	{r4, pc}
 8000b60:	40080000 	.word	0x40080000
 8000b64:	58024400 	.word	0x58024400
 8000b68:	58020000 	.word	0x58020000

08000b6c <NMI_Handler>:
 8000b6c:	4770      	bx	lr

08000b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6e:	e7fe      	b.n	8000b6e <HardFault_Handler>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	e7fe      	b.n	8000b70 <MemManage_Handler>

08000b72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b72:	e7fe      	b.n	8000b72 <BusFault_Handler>

08000b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b74:	e7fe      	b.n	8000b74 <UsageFault_Handler>

08000b76 <SVC_Handler>:
 8000b76:	4770      	bx	lr

08000b78 <DebugMon_Handler>:
 8000b78:	4770      	bx	lr

08000b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b7c:	f000 b866 	b.w	8000c4c <HAL_IncTick>

08000b80 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b80:	4914      	ldr	r1, [pc, #80]	; (8000bd4 <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8000b82:	4815      	ldr	r0, [pc, #84]	; (8000bd8 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b84:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000b88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8000b8c:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8000b92:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <SystemInit+0x5c>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	f042 0201 	orr.w	r2, r2, #1
 8000b9a:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8000ba0:	681c      	ldr	r4, [r3, #0]
 8000ba2:	4020      	ands	r0, r4
 8000ba4:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ba6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ba8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000baa:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000bac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8000bae:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8000bb0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000bb2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000bb4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000bb6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000bb8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000bba:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8000bc2:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000bc4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <SystemInit+0x60>)
 8000bca:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	608b      	str	r3, [r1, #8]
 8000bd2:	bd10      	pop	{r4, pc}
 8000bd4:	e000ed00 	.word	0xe000ed00
 8000bd8:	eaf6ed7f 	.word	0xeaf6ed7f
 8000bdc:	58024400 	.word	0x58024400
 8000be0:	51008108 	.word	0x51008108

08000be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_InitTick+0x3c>)
{
 8000be8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bea:	4a0e      	ldr	r2, [pc, #56]	; (8000c24 <HAL_InitTick+0x40>)
 8000bec:	7818      	ldrb	r0, [r3, #0]
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	fbb3 f3f0 	udiv	r3, r3, r0
 8000bf6:	6810      	ldr	r0, [r2, #0]
 8000bf8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bfc:	f000 f89e 	bl	8000d3c <HAL_SYSTICK_Config>
 8000c00:	4604      	mov	r4, r0
 8000c02:	b958      	cbnz	r0, 8000c1c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c04:	2d0f      	cmp	r5, #15
 8000c06:	d809      	bhi.n	8000c1c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c08:	4602      	mov	r2, r0
 8000c0a:	4629      	mov	r1, r5
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	f000 f85c 	bl	8000ccc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c14:	4b04      	ldr	r3, [pc, #16]	; (8000c28 <HAL_InitTick+0x44>)
 8000c16:	4620      	mov	r0, r4
 8000c18:	601d      	str	r5, [r3, #0]
 8000c1a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000c1c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c1e:	bd38      	pop	{r3, r4, r5, pc}
 8000c20:	20000008 	.word	0x20000008
 8000c24:	20000000 	.word	0x20000000
 8000c28:	2000000c 	.word	0x2000000c

08000c2c <HAL_Init>:
{
 8000c2c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c2e:	2003      	movs	r0, #3
 8000c30:	f000 f83a 	bl	8000ca8 <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff ffd5 	bl	8000be4 <HAL_InitTick>
 8000c3a:	4604      	mov	r4, r0
 8000c3c:	b918      	cbnz	r0, 8000c46 <HAL_Init+0x1a>
  HAL_MspInit();
 8000c3e:	f7ff fe6f 	bl	8000920 <HAL_MspInit>
}
 8000c42:	4620      	mov	r0, r4
 8000c44:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000c46:	2401      	movs	r4, #1
 8000c48:	e7fb      	b.n	8000c42 <HAL_Init+0x16>
	...

08000c4c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c4c:	4a03      	ldr	r2, [pc, #12]	; (8000c5c <HAL_IncTick+0x10>)
 8000c4e:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_IncTick+0x14>)
 8000c50:	6811      	ldr	r1, [r2, #0]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	440b      	add	r3, r1
 8000c56:	6013      	str	r3, [r2, #0]
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	200000ec 	.word	0x200000ec
 8000c60:	20000008 	.word	0x20000008

08000c64 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c64:	4b01      	ldr	r3, [pc, #4]	; (8000c6c <HAL_GetTick+0x8>)
 8000c66:	6818      	ldr	r0, [r3, #0]
}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	200000ec 	.word	0x200000ec

08000c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c70:	b538      	push	{r3, r4, r5, lr}
 8000c72:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c74:	f7ff fff6 	bl	8000c64 <HAL_GetTick>
 8000c78:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c7a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	4b04      	ldrne	r3, [pc, #16]	; (8000c90 <HAL_Delay+0x20>)
 8000c80:	781b      	ldrbne	r3, [r3, #0]
 8000c82:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c84:	f7ff ffee 	bl	8000c64 <HAL_GetTick>
 8000c88:	1b40      	subs	r0, r0, r5
 8000c8a:	4284      	cmp	r4, r0
 8000c8c:	d8fa      	bhi.n	8000c84 <HAL_Delay+0x14>
  {
  }
}
 8000c8e:	bd38      	pop	{r3, r4, r5, pc}
 8000c90:	20000008 	.word	0x20000008

08000c94 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));  
 8000c94:	4a03      	ldr	r2, [pc, #12]	; (8000ca4 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 8000c96:	6853      	ldr	r3, [r2, #4]
 8000c98:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8000c9c:	4318      	orrs	r0, r3
 8000c9e:	6050      	str	r0, [r2, #4]
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	58000400 	.word	0x58000400

08000ca8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca8:	4a07      	ldr	r2, [pc, #28]	; (8000cc8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000caa:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cac:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000cae:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000cb6:	041b      	lsls	r3, r3, #16
 8000cb8:	0c1b      	lsrs	r3, r3, #16
 8000cba:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000cc2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000cc4:	60d3      	str	r3, [r2, #12]
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cce:	b530      	push	{r4, r5, lr}
 8000cd0:	68dc      	ldr	r4, [r3, #12]
 8000cd2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cda:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	bf28      	it	cs
 8000ce0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce8:	bf8c      	ite	hi
 8000cea:	3c03      	subhi	r4, #3
 8000cec:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cee:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8000cf2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf4:	f103 33ff 	add.w	r3, r3, #4294967295
 8000cf8:	ea01 0103 	and.w	r1, r1, r3
 8000cfc:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d00:	fa05 f404 	lsl.w	r4, r5, r4
 8000d04:	f104 34ff 	add.w	r4, r4, #4294967295
 8000d08:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	ea42 0201 	orr.w	r2, r2, r1
 8000d10:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 8000d14:	db07      	blt.n	8000d26 <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000d1a:	b2d2      	uxtb	r2, r2
 8000d1c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000d20:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000d24:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d26:	f000 000f 	and.w	r0, r0, #15
 8000d2a:	b2d2      	uxtb	r2, r2
 8000d2c:	4b02      	ldr	r3, [pc, #8]	; (8000d38 <HAL_NVIC_SetPriority+0x6c>)
 8000d2e:	541a      	strb	r2, [r3, r0]
 8000d30:	bd30      	pop	{r4, r5, pc}
 8000d32:	bf00      	nop
 8000d34:	e000ed00 	.word	0xe000ed00
 8000d38:	e000ed14 	.word	0xe000ed14

08000d3c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d42:	d20a      	bcs.n	8000d5a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d46:	21f0      	movs	r1, #240	; 0xf0
 8000d48:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d4c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d52:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d54:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d5a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e010 	.word	0xe000e010
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8000d68:	688b      	ldr	r3, [r1, #8]
 8000d6a:	680a      	ldr	r2, [r1, #0]
  uint32_t macregval;
  
  /*------------------------ MACCR Configuration --------------------*/  
  macregval =(macconf->InterPacketGapVal |
              macconf->SourceAddrControl |
                (uint32_t)(macconf->ChecksumOffload << 27) |  
 8000d6c:	f891 c004 	ldrb.w	ip, [r1, #4]
 8000d70:	431a      	orrs	r2, r3
                  (uint32_t)(macconf->GiantPacketSizeLimitControl << 23) |
                    (uint32_t)(macconf->Support2KPacket << 22) |
                      (uint32_t)(macconf->CRCStripTypePacket << 21) |
                        (uint32_t)(macconf->AutomaticPadCRCStrip << 20) | 
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8000d72:	7c0b      	ldrb	r3, [r1, #16]
 8000d74:	2b00      	cmp	r3, #0
{
 8000d76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8000d7a:	bf08      	it	eq
 8000d7c:	f44f 2300 	moveq.w	r3, #524288	; 0x80000
{
 8000d80:	b085      	sub	sp, #20
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8000d82:	bf18      	it	ne
 8000d84:	2300      	movne	r3, #0
                  (uint32_t)(macconf->GiantPacketSizeLimitControl << 23) |
 8000d86:	f891 e00c 	ldrb.w	lr, [r1, #12]
                    (uint32_t)(macconf->Support2KPacket << 22) |
 8000d8a:	7b4f      	ldrb	r7, [r1, #13]
                          (uint32_t)(!macconf->Watchdog << 19) | 
 8000d8c:	9300      	str	r3, [sp, #0]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8000d8e:	7c4b      	ldrb	r3, [r1, #17]
                      (uint32_t)(macconf->CRCStripTypePacket << 21) |
 8000d90:	7b8e      	ldrb	r6, [r1, #14]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8000d92:	2b00      	cmp	r3, #0
                        (uint32_t)(macconf->AutomaticPadCRCStrip << 20) | 
 8000d94:	7bcd      	ldrb	r5, [r1, #15]
                              (uint32_t)(macconf->JumboPacket << 16) |
 8000d96:	7c8c      	ldrb	r4, [r1, #18]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8000d98:	bf0c      	ite	eq
 8000d9a:	f44f 3300 	moveq.w	r3, #131072	; 0x20000
 8000d9e:	2300      	movne	r3, #0
                                macconf->Speed |
                                  macconf->DuplexMode | 
                                    (uint32_t)(macconf->LoopbackMode << 12) |
 8000da0:	f891 901c 	ldrb.w	r9, [r1, #28]
                            (uint32_t)(!macconf->Jabber << 17) | 
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	694b      	ldr	r3, [r1, #20]
                                      (uint32_t)(macconf->CarrierSenseBeforeTransmit << 11)|
 8000da8:	f891 b01d 	ldrb.w	fp, [r1, #29]
 8000dac:	431a      	orrs	r2, r3
 8000dae:	698b      	ldr	r3, [r1, #24]
 8000db0:	4313      	orrs	r3, r2
                                        (uint32_t)(!macconf->ReceiveOwn << 10)|
 8000db2:	7f8a      	ldrb	r2, [r1, #30]
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	bf0c      	ite	eq
 8000db8:	f44f 6280 	moveq.w	r2, #1024	; 0x400
 8000dbc:	2200      	movne	r2, #0
 8000dbe:	9202      	str	r2, [sp, #8]
                                          (uint32_t)(macconf->CarrierSenseDuringTransmit << 9)|
 8000dc0:	7fca      	ldrb	r2, [r1, #31]
 8000dc2:	9203      	str	r2, [sp, #12]
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 8000dc4:	f891 2020 	ldrb.w	r2, [r1, #32]
 8000dc8:	2a00      	cmp	r2, #0
                                              macconf->BackOffLimit | 
                                                (uint32_t)(macconf->DeferralCheck << 4)|
                                                  macconf->PreambleLength);
  
  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000dca:	6802      	ldr	r2, [r0, #0]
 8000dcc:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8000dce:	f8d2 a000 	ldr.w	sl, [r2]
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 8000dd2:	bf08      	it	eq
 8000dd4:	f44f 7880 	moveq.w	r8, #256	; 0x100
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000dd8:	ea43 0300 	orr.w	r3, r3, r0
 8000ddc:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8000dde:	f02a 4a7f 	bic.w	sl, sl, #4278190080	; 0xff000000
                                            (uint32_t)(!macconf->RetryTransmission << 8)| 
 8000de2:	bf18      	it	ne
 8000de4:	f04f 0800 	movne.w	r8, #0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000de8:	4303      	orrs	r3, r0
 8000dea:	9803      	ldr	r0, [sp, #12]
 8000dec:	f42a 0a7b 	bic.w	sl, sl, #16449536	; 0xfb0000
 8000df0:	f42a 4afe 	bic.w	sl, sl, #32512	; 0x7f00
 8000df4:	f02a 0a7c 	bic.w	sl, sl, #124	; 0x7c
 8000df8:	ea43 030a 	orr.w	r3, r3, sl
 8000dfc:	ea43 63cc 	orr.w	r3, r3, ip, lsl #27
 8000e00:	ea43 53ce 	orr.w	r3, r3, lr, lsl #23
 8000e04:	ea43 5387 	orr.w	r3, r3, r7, lsl #22
 8000e08:	ea43 5346 	orr.w	r3, r3, r6, lsl #21
 8000e0c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
 8000e10:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e14:	ea43 3309 	orr.w	r3, r3, r9, lsl #12
 8000e18:	ea43 23cb 	orr.w	r3, r3, fp, lsl #11
                                                (uint32_t)(macconf->DeferralCheck << 4)|
 8000e1c:	f891 b028 	ldrb.w	fp, [r1, #40]	; 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8000e20:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
 8000e24:	9800      	ldr	r0, [sp, #0]
 8000e26:	ea43 130b 	orr.w	r3, r3, fp, lsl #4
 8000e2a:	4303      	orrs	r3, r0
 8000e2c:	9801      	ldr	r0, [sp, #4]
 8000e2e:	4303      	orrs	r3, r0
 8000e30:	9802      	ldr	r0, [sp, #8]
 8000e32:	4303      	orrs	r3, r0
 8000e34:	ea43 0308 	orr.w	r3, r3, r8
 8000e38:	6013      	str	r3, [r2, #0]
  
  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8000e3a:	6bce      	ldr	r6, [r1, #60]	; 0x3c
               (uint32_t)(macconf->ExtendedInterPacketGap << 24)|
                 (uint32_t)(macconf->UnicastSlowProtocolPacketDetect << 18)|
                   (uint32_t)(macconf->SlowProtocolDetect << 17)|
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 8000e3c:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
               (uint32_t)(macconf->ExtendedInterPacketGap << 24)|
 8000e40:	f891 7038 	ldrb.w	r7, [r1, #56]	; 0x38
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 8000e44:	2b00      	cmp	r3, #0
                       macconf->GiantPacketSizeLimit);
  
  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e46:	6853      	ldr	r3, [r2, #4]
                 (uint32_t)(macconf->UnicastSlowProtocolPacketDetect << 18)|
 8000e48:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e4c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
                   (uint32_t)(macconf->SlowProtocolDetect << 17)|
 8000e50:	f891 4031 	ldrb.w	r4, [r1, #49]	; 0x31
                     (uint32_t)(!macconf->CRCCheckingRxPackets << 16) |
 8000e54:	bf0c      	ite	eq
 8000e56:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8000e5a:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e5c:	f423 23ef 	bic.w	r3, r3, #489472	; 0x77800
 8000e60:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000e64:	f023 0307 	bic.w	r3, r3, #7
 8000e68:	ea43 6346 	orr.w	r3, r3, r6, lsl #25
 8000e6c:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8000e6e:	4333      	orrs	r3, r6
  
  /*------------------------ MACTFCR Configuration --------------------*/  
  macregval = ((uint32_t)(macconf->TransmitFlowControl << 1) |
               macconf->PauseLowThreshold | 
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
                   (macconf->PauseTime << 16));
 8000e70:	6c8e      	ldr	r6, [r1, #72]	; 0x48
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e72:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8000e76:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
               macconf->PauseLowThreshold | 
 8000e7a:	6d0d      	ldr	r5, [r1, #80]	; 0x50
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e7c:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
  macregval = ((uint32_t)(macconf->TransmitFlowControl << 1) |
 8000e80:	f891 4054 	ldrb.w	r4, [r1, #84]	; 0x54
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e84:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 8000e86:	6c48      	ldr	r0, [r1, #68]	; 0x44
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8000e88:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 8000e8a:	68d3      	ldr	r3, [r2, #12]
 8000e8c:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8000e90:	f023 0301 	bic.w	r3, r3, #1
 8000e94:	4303      	orrs	r3, r0
  macregval = ((uint32_t)(macconf->ProgrammableWatchdog << 8) |
 8000e96:	f891 0040 	ldrb.w	r0, [r1, #64]	; 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);   
 8000e9a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8000e9e:	60d3      	str	r3, [r2, #12]
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
 8000ea0:	f891 304c 	ldrb.w	r3, [r1, #76]	; 0x4c
 8000ea4:	2b00      	cmp	r3, #0
  
  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8000ea6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000ea8:	f023 03f2 	bic.w	r3, r3, #242	; 0xf2
                 (uint32_t)(!macconf->ZeroQuantaPause << 7) |
 8000eac:	bf0c      	ite	eq
 8000eae:	2080      	moveq	r0, #128	; 0x80
 8000eb0:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8000eb2:	041b      	lsls	r3, r3, #16
 8000eb4:	0c1b      	lsrs	r3, r3, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	432b      	orrs	r3, r5
  /*------------------------ MTLTQOMR Configuration --------------------*/  
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
  
  /*------------------------ MTLRQOMR Configuration --------------------*/  
  macregval = (macconf->ReceiveQueueMode |
 8000ebc:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8000ebe:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
                 (uint32_t)(macconf->ForwardRxErrorPacket << 4) |
 8000ec2:	f891 4061 	ldrb.w	r4, [r1, #97]	; 0x61
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval); 
 8000ec6:	4303      	orrs	r3, r0
 8000ec8:	6713      	str	r3, [r2, #112]	; 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000eca:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8000ece:	f891 3056 	ldrb.w	r3, [r1, #86]	; 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000ed2:	f020 0003 	bic.w	r0, r0, #3
 8000ed6:	4303      	orrs	r3, r0
               (uint32_t)(macconf->UnicastPausePacketDetect << 1));
 8000ed8:	f891 0055 	ldrb.w	r0, [r1, #85]	; 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000edc:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8000ee0:	6d88      	ldr	r0, [r1, #88]	; 0x58
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8000ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8000ee6:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	; 0xd00
 8000eea:	f023 0372 	bic.w	r3, r3, #114	; 0x72
 8000eee:	4303      	orrs	r3, r0
 8000ef0:	f8c2 3d00 	str.w	r3, [r2, #3328]	; 0xd00
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 8000ef4:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
                   (uint32_t)(macconf->ForwardRxUndersizedGoodPacket << 3));
 8000ef8:	f891 1062 	ldrb.w	r1, [r1, #98]	; 0x62
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 8000efc:	2b00      	cmp	r3, #0
  
  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);  
 8000efe:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	; 0xd30
 8000f02:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
               (uint32_t)(!macconf->DropTCPIPChecksumErrorPacket << 6) |
 8000f06:	bf0c      	ite	eq
 8000f08:	2040      	moveq	r0, #64	; 0x40
 8000f0a:	2000      	movne	r0, #0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);  
 8000f0c:	432b      	orrs	r3, r5
 8000f0e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8000f12:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f16:	4303      	orrs	r3, r0
 8000f18:	f8c2 3d30 	str.w	r3, [r2, #3376]	; 0xd30
}
 8000f1c:	b005      	add	sp, #20
 8000f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000f24 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/    
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8000f24:	6802      	ldr	r2, [r0, #0]
 8000f26:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
 8000f2a:	6803      	ldr	r3, [r0, #0]
 8000f2c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
{
 8000f30:	b530      	push	{r4, r5, lr}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8000f32:	f023 0302 	bic.w	r3, r3, #2
 8000f36:	680c      	ldr	r4, [r1, #0]
  
  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 8000f38:	790d      	ldrb	r5, [r1, #4]
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8000f3a:	4323      	orrs	r3, r4
               dmaconf->BurstMode |
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
  
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f3c:	f241 0404 	movw	r4, #4100	; 0x1004
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8000f40:	6003      	str	r3, [r0, #0]
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
 8000f42:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f44:	5910      	ldr	r0, [r2, r4]
                 (uint32_t)(dmaconf->RebuildINCRxBurst << 15));
 8000f46:	03db      	lsls	r3, r3, #15
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f48:	f420 4050 	bic.w	r0, r0, #53248	; 0xd000
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 8000f4c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
 8000f50:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f52:	f020 0001 	bic.w	r0, r0, #1
  dmaregval = ((uint32_t)(dmaconf->AddressAlignedBeats << 12) |
 8000f56:	432b      	orrs	r3, r5
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f58:	4303      	orrs	r3, r0
  
  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->PBLx8Mode <<16) | 
               dmaconf->MaximumSegmentSize);
  
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8000f5a:	f502 5088 	add.w	r0, r2, #4352	; 0x1100
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8000f5e:	5113      	str	r3, [r2, r4]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <ETH_SetDMAConfig+0x88>)
 8000f62:	6805      	ldr	r5, [r0, #0]
  dmaregval = ((uint32_t)(dmaconf->PBLx8Mode <<16) | 
 8000f64:	7b4c      	ldrb	r4, [r1, #13]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8000f66:	402b      	ands	r3, r5
 8000f68:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f6c:	6a0c      	ldr	r4, [r1, #32]
 8000f6e:	4323      	orrs	r3, r4
  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength | 
               (uint32_t)(dmaconf->SecondPacketOperate << 4)| 
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
  
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000f70:	f241 1404 	movw	r4, #4356	; 0x1104
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8000f74:	6003      	str	r3, [r0, #0]
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
 8000f76:	7f4b      	ldrb	r3, [r1, #29]
               (uint32_t)(dmaconf->SecondPacketOperate << 4)| 
 8000f78:	7d08      	ldrb	r0, [r1, #20]
                 (uint32_t)(dmaconf->TCPSegmentation << 12));
 8000f7a:	031b      	lsls	r3, r3, #12
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000f7c:	5915      	ldr	r5, [r2, r4]
  dmaregval = (dmaconf->TxDMABurstLength | 
 8000f7e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8000f82:	6908      	ldr	r0, [r1, #16]
 8000f84:	4303      	orrs	r3, r0
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000f86:	480a      	ldr	r0, [pc, #40]	; (8000fb0 <ETH_SetDMAConfig+0x8c>)
 8000f88:	4028      	ands	r0, r5
 8000f8a:	4303      	orrs	r3, r0
  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = ((uint32_t)(dmaconf->FlushRxPacket << 31) |
               dmaconf->RxDMABurstLength);
  
  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000f8c:	f241 1008 	movw	r0, #4360	; 0x1108
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8000f90:	5113      	str	r3, [r2, r4]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000f92:	5813      	ldr	r3, [r2, r0]
  dmaregval = ((uint32_t)(dmaconf->FlushRxPacket << 31) |
 8000f94:	7f0c      	ldrb	r4, [r1, #28]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8000f96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f9a:	6989      	ldr	r1, [r1, #24]
 8000f9c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000fa0:	ea43 73c4 	orr.w	r3, r3, r4, lsl #31
 8000fa4:	430b      	orrs	r3, r1
 8000fa6:	5013      	str	r3, [r2, r0]
 8000fa8:	bd30      	pop	{r4, r5, pc}
 8000faa:	bf00      	nop
 8000fac:	fffec000 	.word	0xfffec000
 8000fb0:	ffc0efef 	.word	0xffc0efef

08000fb4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8000fb4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpreg, hclk;
  
  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8000fb6:	6803      	ldr	r3, [r0, #0]
{
 8000fb8:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 8000fba:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
  
  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;  
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8000fbe:	f000 fec5 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000fc2:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_ETH_SetMDIOClockRange+0x58>)
 8000fc4:	4a12      	ldr	r2, [pc, #72]	; (8001010 <HAL_ETH_SetMDIOClockRange+0x5c>)
  tmpreg &= ~ETH_MACMDIOAR_CR;  
 8000fc6:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000fca:	4403      	add	r3, r0
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d805      	bhi.n	8000fdc <HAL_ETH_SetMDIOClockRange+0x28>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8000fd0:	f444 7400 	orr.w	r4, r4, #512	; 0x200
    /* CSR Clock Range between 150-200 MHz */ 
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;    
  }
  
  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;		
 8000fd4:	682b      	ldr	r3, [r5, #0]
 8000fd6:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
 8000fda:	bd38      	pop	{r3, r4, r5, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8000fdc:	4b0d      	ldr	r3, [pc, #52]	; (8001014 <HAL_ETH_SetMDIOClockRange+0x60>)
 8000fde:	4a0e      	ldr	r2, [pc, #56]	; (8001018 <HAL_ETH_SetMDIOClockRange+0x64>)
 8000fe0:	4403      	add	r3, r0
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d802      	bhi.n	8000fec <HAL_ETH_SetMDIOClockRange+0x38>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8000fe6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8000fea:	e7f3      	b.n	8000fd4 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8000fec:	4b0b      	ldr	r3, [pc, #44]	; (800101c <HAL_ETH_SetMDIOClockRange+0x68>)
 8000fee:	4a0c      	ldr	r2, [pc, #48]	; (8001020 <HAL_ETH_SetMDIOClockRange+0x6c>)
 8000ff0:	4403      	add	r3, r0
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d9ee      	bls.n	8000fd4 <HAL_ETH_SetMDIOClockRange+0x20>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <HAL_ETH_SetMDIOClockRange+0x70>)
 8000ff8:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <HAL_ETH_SetMDIOClockRange+0x74>)
 8000ffa:	4403      	add	r3, r0
 8000ffc:	4293      	cmp	r3, r2
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8000ffe:	bf94      	ite	ls
 8001000:	f444 7480 	orrls.w	r4, r4, #256	; 0x100
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;    
 8001004:	f444 6480 	orrhi.w	r4, r4, #1024	; 0x400
 8001008:	e7e4      	b.n	8000fd4 <HAL_ETH_SetMDIOClockRange+0x20>
 800100a:	bf00      	nop
 800100c:	feced300 	.word	0xfeced300
 8001010:	00e4e1bf 	.word	0x00e4e1bf
 8001014:	fde9f140 	.word	0xfde9f140
 8001018:	017d783f 	.word	0x017d783f
 800101c:	fc6c7900 	.word	0xfc6c7900
 8001020:	026259ff 	.word	0x026259ff
 8001024:	fa0a1f00 	.word	0xfa0a1f00
 8001028:	02faf07f 	.word	0x02faf07f

0800102c <HAL_ETH_Init>:
{
 800102c:	b570      	push	{r4, r5, r6, lr}
  if(heth == NULL)
 800102e:	4605      	mov	r5, r0
{
 8001030:	b0a4      	sub	sp, #144	; 0x90
  if(heth == NULL)
 8001032:	2800      	cmp	r0, #0
 8001034:	f000 80c0 	beq.w	80011b8 <HAL_ETH_Init+0x18c>
  if(heth->gState == HAL_ETH_STATE_RESET)
 8001038:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800103c:	b90b      	cbnz	r3, 8001042 <HAL_ETH_Init+0x16>
    HAL_ETH_MspInit(heth);
 800103e:	f7ff fc81 	bl	8000944 <HAL_ETH_MspInit>
  heth->gState = HAL_ETH_STATE_BUSY;
 8001042:	2323      	movs	r3, #35	; 0x23
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001044:	7a28      	ldrb	r0, [r5, #8]
  heth->gState = HAL_ETH_STATE_BUSY;
 8001046:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104a:	4b96      	ldr	r3, [pc, #600]	; (80012a4 <HAL_ETH_Init+0x278>)
 800104c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001050:	f042 0202 	orr.w	r2, r2, #2
 8001054:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001058:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	9b01      	ldr	r3, [sp, #4]
  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001064:	2800      	cmp	r0, #0
 8001066:	f040 8098 	bne.w	800119a <HAL_ETH_Init+0x16e>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800106a:	f7ff fe13 	bl	8000c94 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800106e:	682b      	ldr	r3, [r5, #0]
 8001070:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	f042 0201 	orr.w	r2, r2, #1
 800107a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800107c:	f7ff fdf2 	bl	8000c64 <HAL_GetTick>
 8001080:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR))
 8001082:	682b      	ldr	r3, [r5, #0]
 8001084:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001088:	681c      	ldr	r4, [r3, #0]
 800108a:	f014 0401 	ands.w	r4, r4, #1
 800108e:	f040 8087 	bne.w	80011a0 <HAL_ETH_Init+0x174>
  ETH_MAC_MDIO_ClkConfig(heth);
 8001092:	4628      	mov	r0, r5
 8001094:	f7ff ff8e 	bl	8000fb4 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 8001098:	682e      	ldr	r6, [r5, #0]
 800109a:	f000 fe57 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 800109e:	4b82      	ldr	r3, [pc, #520]	; (80012a8 <HAL_ETH_Init+0x27c>)
  ETH_SetMACConfig(heth, &macDefaultConf);
 80010a0:	a90b      	add	r1, sp, #44	; 0x2c
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10; 
 80010a2:	9414      	str	r4, [sp, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE; 
 80010a4:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80010a8:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
  macDefaultConf.DeferralCheck = DISABLE;
 80010ac:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80010b0:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80010b4:	941a      	str	r4, [sp, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80010b6:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80010ba:	f88d 408e 	strb.w	r4, [sp, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80010be:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80010c2:	940d      	str	r4, [sp, #52]	; 0x34
  macDefaultConf.JumboPacket = DISABLE;
 80010c4:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80010c8:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80010cc:	941f      	str	r4, [sp, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80010ce:	941d      	str	r4, [sp, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80010d0:	9416      	str	r4, [sp, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80010d2:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80010d6:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80010da:	f88d 405d 	strb.w	r4, [sp, #93]	; 0x5d
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 80010de:	fbb0 f0f3 	udiv	r0, r0, r3
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80010e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 80010e6:	3801      	subs	r0, #1
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80010e8:	9311      	str	r3, [sp, #68]	; 0x44
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80010ea:	f44f 63c3 	mov.w	r3, #1560	; 0x618
  WRITE_REG(heth->Instance->MAC1USTCR, ((HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1));
 80010ee:	f8c6 00dc 	str.w	r0, [r6, #220]	; 0xdc
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80010f2:	2601      	movs	r6, #1
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80010f4:	9318      	str	r3, [sp, #96]	; 0x60
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80010f6:	2320      	movs	r3, #32
  ETH_SetMACConfig(heth, &macDefaultConf);
 80010f8:	4628      	mov	r0, r5
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80010fa:	f88d 603b 	strb.w	r6, [sp, #59]	; 0x3b
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80010fe:	9322      	str	r3, [sp, #136]	; 0x88
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001100:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  macDefaultConf.ChecksumOffload = ENABLE; 
 8001104:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001108:	930b      	str	r3, [sp, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800110a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800110e:	f88d 605e 	strb.w	r6, [sp, #94]	; 0x5e
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001112:	9310      	str	r3, [sp, #64]	; 0x40
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001114:	2302      	movs	r3, #2
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001116:	f88d 603a 	strb.w	r6, [sp, #58]	; 0x3a
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800111a:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
  macDefaultConf.Jabber = ENABLE;
 800111e:	f88d 603d 	strb.w	r6, [sp, #61]	; 0x3d
  macDefaultConf.ReceiveOwn = ENABLE;
 8001122:	f88d 604a 	strb.w	r6, [sp, #74]	; 0x4a
  macDefaultConf.RetryTransmission = ENABLE;
 8001126:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
  macDefaultConf.Support2KPacket = DISABLE;
 800112a:	f88d 4039 	strb.w	r4, [sp, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800112e:	9321      	str	r3, [sp, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001130:	f88d 4080 	strb.w	r4, [sp, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001134:	f88d 4081 	strb.w	r4, [sp, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001138:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800113c:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001140:	941c      	str	r4, [sp, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001142:	f88d 6078 	strb.w	r6, [sp, #120]	; 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001146:	f7ff fe0f 	bl	8000d68 <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800114a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800114e:	a902      	add	r1, sp, #8
 8001150:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001152:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001156:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001158:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = 536;
 800115a:	f44f 7306 	mov.w	r3, #536	; 0x218
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800115e:	9604      	str	r6, [sp, #16]
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001160:	930a      	str	r3, [sp, #40]	; 0x28
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001162:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001164:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001168:	f88d 4015 	strb.w	r4, [sp, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800116c:	f88d 4014 	strb.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001170:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001174:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001178:	f7ff fed4 	bl	8000f24 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);	
 800117c:	6829      	ldr	r1, [r5, #0]
  if ((heth->Init.RxBuffLen % 4) != 0)
 800117e:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);	
 8001180:	f501 5288 	add.w	r2, r1, #4352	; 0x1100
 8001184:	6813      	ldr	r3, [r2, #0]
 8001186:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800118a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800118e:	6013      	str	r3, [r2, #0]
  if ((heth->Init.RxBuffLen % 4) != 0)
 8001190:	f010 0203 	ands.w	r2, r0, #3
 8001194:	d012      	beq.n	80011bc <HAL_ETH_Init+0x190>
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001196:	656e      	str	r6, [r5, #84]	; 0x54
 8001198:	e00b      	b.n	80011b2 <HAL_ETH_Init+0x186>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800119a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800119e:	e764      	b.n	800106a <HAL_ETH_Init+0x3e>
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80011a0:	f7ff fd60 	bl	8000c64 <HAL_GetTick>
 80011a4:	1b80      	subs	r0, r0, r6
 80011a6:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80011aa:	f67f af6a 	bls.w	8001082 <HAL_ETH_Init+0x56>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80011ae:	2304      	movs	r3, #4
 80011b0:	656b      	str	r3, [r5, #84]	; 0x54
    heth->gState = HAL_ETH_STATE_ERROR;
 80011b2:	23e0      	movs	r3, #224	; 0xe0
 80011b4:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
    return HAL_ERROR;
 80011b8:	2001      	movs	r0, #1
 80011ba:	e071      	b.n	80012a0 <HAL_ETH_Init+0x274>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80011bc:	f241 1408 	movw	r4, #4360	; 0x1108
 80011c0:	590b      	ldr	r3, [r1, r4]
 80011c2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80011c6:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 80011ca:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  uint32_t i;
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < ETH_TX_DESC_CNT; i++)
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80011ce:	68e8      	ldr	r0, [r5, #12]
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80011d0:	510b      	str	r3, [r1, r4]
 80011d2:	f100 0660 	add.w	r6, r0, #96	; 0x60
 80011d6:	f105 0418 	add.w	r4, r5, #24
    dmatxdesc = heth->Init.TxDesc + i;
 80011da:	4603      	mov	r3, r0

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80011dc:	701a      	strb	r2, [r3, #0]
 80011de:	705a      	strb	r2, [r3, #1]
 80011e0:	709a      	strb	r2, [r3, #2]
 80011e2:	70da      	strb	r2, [r3, #3]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80011e4:	711a      	strb	r2, [r3, #4]
 80011e6:	715a      	strb	r2, [r3, #5]
 80011e8:	719a      	strb	r2, [r3, #6]
 80011ea:	71da      	strb	r2, [r3, #7]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80011ec:	721a      	strb	r2, [r3, #8]
 80011ee:	725a      	strb	r2, [r3, #9]
 80011f0:	729a      	strb	r2, [r3, #10]
 80011f2:	72da      	strb	r2, [r3, #11]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80011f4:	731a      	strb	r2, [r3, #12]
 80011f6:	735a      	strb	r2, [r3, #13]
 80011f8:	739a      	strb	r2, [r3, #14]
 80011fa:	73da      	strb	r2, [r3, #15]
    
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80011fc:	f844 3b04 	str.w	r3, [r4], #4
 8001200:	3318      	adds	r3, #24
  for(i=0; i < ETH_TX_DESC_CNT; i++)
 8001202:	42b3      	cmp	r3, r6
 8001204:	d1ea      	bne.n	80011dc <HAL_ETH_Init+0x1b0>
  }
  
  heth->TxDescList.CurTxDesc = 0;
 8001206:	62aa      	str	r2, [r5, #40]	; 0x28
  
  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8001208:	f241 132c 	movw	r3, #4396	; 0x112c
 800120c:	2203      	movs	r2, #3
  
  for(i = 0; i < ETH_RX_DESC_CNT; i++)
  {
    dmarxdesc =  heth->Init.RxDesc + i;
    
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800120e:	2400      	movs	r4, #0
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8001210:	50ca      	str	r2, [r1, r3]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001212:	f241 1314 	movw	r3, #4372	; 0x1114
    dmarxdesc =  heth->Init.RxDesc + i;
 8001216:	692a      	ldr	r2, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001218:	50c8      	str	r0, [r1, r3]
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800121a:	f501 5389 	add.w	r3, r1, #4384	; 0x1120
 800121e:	f102 0660 	add.w	r6, r2, #96	; 0x60
 8001222:	6018      	str	r0, [r3, #0]
 8001224:	f105 002c 	add.w	r0, r5, #44	; 0x2c
    dmarxdesc =  heth->Init.RxDesc + i;
 8001228:	4613      	mov	r3, r2
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800122a:	701c      	strb	r4, [r3, #0]
 800122c:	705c      	strb	r4, [r3, #1]
 800122e:	709c      	strb	r4, [r3, #2]
 8001230:	70dc      	strb	r4, [r3, #3]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001232:	711c      	strb	r4, [r3, #4]
 8001234:	715c      	strb	r4, [r3, #5]
 8001236:	719c      	strb	r4, [r3, #6]
 8001238:	71dc      	strb	r4, [r3, #7]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800123a:	721c      	strb	r4, [r3, #8]
 800123c:	725c      	strb	r4, [r3, #9]
 800123e:	729c      	strb	r4, [r3, #10]
 8001240:	72dc      	strb	r4, [r3, #11]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001242:	731c      	strb	r4, [r3, #12]
 8001244:	735c      	strb	r4, [r3, #13]
 8001246:	739c      	strb	r4, [r3, #14]
 8001248:	73dc      	strb	r4, [r3, #15]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800124a:	741c      	strb	r4, [r3, #16]
 800124c:	745c      	strb	r4, [r3, #17]
 800124e:	749c      	strb	r4, [r3, #18]
 8001250:	74dc      	strb	r4, [r3, #19]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001252:	751c      	strb	r4, [r3, #20]
 8001254:	755c      	strb	r4, [r3, #21]
 8001256:	759c      	strb	r4, [r3, #22]
 8001258:	75dc      	strb	r4, [r3, #23]
    
    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800125a:	f840 3b04 	str.w	r3, [r0], #4
 800125e:	3318      	adds	r3, #24
  for(i = 0; i < ETH_RX_DESC_CNT; i++)
 8001260:	42b3      	cmp	r3, r6
 8001262:	d1e2      	bne.n	800122a <HAL_ETH_Init+0x1fe>
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
  WRITE_REG(heth->RxDescList.ItMode, 0);
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
  
  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, (ETH_RX_DESC_CNT - 1));
 8001264:	2003      	movs	r0, #3
 8001266:	f241 1330 	movw	r3, #4400	; 0x1130
  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 800126a:	63ec      	str	r4, [r5, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 800126c:	642c      	str	r4, [r5, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800126e:	646c      	str	r4, [r5, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001270:	64ec      	str	r4, [r5, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8001272:	64ac      	str	r4, [r5, #72]	; 0x48
  WRITE_REG(heth->Instance->DMACRDRLR, (ETH_RX_DESC_CNT - 1));
 8001274:	50c8      	str	r0, [r1, r3]
  
  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001276:	f241 131c 	movw	r3, #4380	; 0x111c
  return HAL_OK;
 800127a:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800127c:	50ca      	str	r2, [r1, r3]
  
  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)heth->Init.RxDesc + ((ETH_RX_DESC_CNT - 1)*sizeof(ETH_DMADescTypeDef))));
 800127e:	3248      	adds	r2, #72	; 0x48
 8001280:	f241 1328 	movw	r3, #4392	; 0x1128
 8001284:	50ca      	str	r2, [r1, r3]
  heth->Instance->MACA0HR = ((heth->Init.MACAddr[5] << 8) | heth->Init.MACAddr[4]);
 8001286:	686b      	ldr	r3, [r5, #4]
 8001288:	889a      	ldrh	r2, [r3, #4]
 800128a:	f8c1 2300 	str.w	r2, [r1, #768]	; 0x300
 800128e:	681b      	ldr	r3, [r3, #0]
  heth->Instance->MACA0LR = ((heth->Init.MACAddr[3] << 24) | (heth->Init.MACAddr[2] << 16) | (heth->Init.MACAddr[1] << 8) | heth->Init.MACAddr[0]);
 8001290:	f8c1 3304 	str.w	r3, [r1, #772]	; 0x304
  heth->gState = HAL_ETH_STATE_READY;
 8001294:	2310      	movs	r3, #16
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001296:	656c      	str	r4, [r5, #84]	; 0x54
  heth->gState = HAL_ETH_STATE_READY;
 8001298:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
  heth->RxState = HAL_ETH_STATE_READY;
 800129c:	f885 3052 	strb.w	r3, [r5, #82]	; 0x52
}
 80012a0:	b024      	add	sp, #144	; 0x90
 80012a2:	bd70      	pop	{r4, r5, r6, pc}
 80012a4:	58024400 	.word	0x58024400
 80012a8:	000f4240 	.word	0x000f4240

080012ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012b0:	680b      	ldr	r3, [r1, #0]
{
 80012b2:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001478 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012b8:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012bc:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80012be:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 80012c0:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 800147c <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 80012c4:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012c6:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 80012c8:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ca:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 80012ce:	42af      	cmp	r7, r5
 80012d0:	f040 80b7 	bne.w	8001442 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012d4:	684a      	ldr	r2, [r1, #4]
 80012d6:	f022 0610 	bic.w	r6, r2, #16
 80012da:	2e02      	cmp	r6, #2
 80012dc:	d116      	bne.n	800130c <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 80012de:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012e2:	f003 0b07 	and.w	fp, r3, #7
 80012e6:	f04f 0e0f 	mov.w	lr, #15
 80012ea:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80012ee:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80012f2:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012f6:	fa0e fe0b 	lsl.w	lr, lr, fp
 80012fa:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80012fe:	690c      	ldr	r4, [r1, #16]
 8001300:	fa04 f40b 	lsl.w	r4, r4, fp
 8001304:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8001308:	f8ca 4020 	str.w	r4, [sl, #32]
 800130c:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001310:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001312:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001316:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800131a:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800131e:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001320:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001324:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001326:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001328:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800132c:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 8001330:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001334:	d810      	bhi.n	8001358 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 8001336:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001338:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 800133c:	68ce      	ldr	r6, [r1, #12]
 800133e:	fa06 fe0a 	lsl.w	lr, r6, sl
 8001342:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001346:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001348:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800134a:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800134e:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8001352:	409e      	lsls	r6, r3
 8001354:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 8001356:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001358:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800135a:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800135c:	688e      	ldr	r6, [r1, #8]
 800135e:	fa06 f60a 	lsl.w	r6, r6, sl
 8001362:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 8001364:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001366:	00d4      	lsls	r4, r2, #3
 8001368:	d56b      	bpl.n	8001442 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800136e:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001372:	f003 0703 	and.w	r7, r3, #3
 8001376:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	f044 0402 	orr.w	r4, r4, #2
 800137e:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001382:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001384:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8001388:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800138c:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001390:	f004 0402 	and.w	r4, r4, #2
 8001394:	9403      	str	r4, [sp, #12]
 8001396:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001398:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 800139c:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80013a0:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013a4:	4c33      	ldr	r4, [pc, #204]	; (8001474 <HAL_GPIO_Init+0x1c8>)
 80013a6:	42a0      	cmp	r0, r4
 80013a8:	d052      	beq.n	8001450 <HAL_GPIO_Init+0x1a4>
 80013aa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013ae:	42a0      	cmp	r0, r4
 80013b0:	d050      	beq.n	8001454 <HAL_GPIO_Init+0x1a8>
 80013b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013b6:	42a0      	cmp	r0, r4
 80013b8:	d04e      	beq.n	8001458 <HAL_GPIO_Init+0x1ac>
 80013ba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013be:	42a0      	cmp	r0, r4
 80013c0:	d04c      	beq.n	800145c <HAL_GPIO_Init+0x1b0>
 80013c2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013c6:	42a0      	cmp	r0, r4
 80013c8:	d04a      	beq.n	8001460 <HAL_GPIO_Init+0x1b4>
 80013ca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013ce:	42a0      	cmp	r0, r4
 80013d0:	d048      	beq.n	8001464 <HAL_GPIO_Init+0x1b8>
 80013d2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013d6:	42a0      	cmp	r0, r4
 80013d8:	d046      	beq.n	8001468 <HAL_GPIO_Init+0x1bc>
 80013da:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013de:	42a0      	cmp	r0, r4
 80013e0:	d044      	beq.n	800146c <HAL_GPIO_Init+0x1c0>
 80013e2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013e6:	42a0      	cmp	r0, r4
 80013e8:	d042      	beq.n	8001470 <HAL_GPIO_Init+0x1c4>
 80013ea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013ee:	42a0      	cmp	r0, r4
 80013f0:	bf14      	ite	ne
 80013f2:	240a      	movne	r4, #10
 80013f4:	2409      	moveq	r4, #9
 80013f6:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013f8:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013fa:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80013fe:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8001400:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 8001404:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 8001408:	bf54      	ite	pl
 800140a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800140c:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800140e:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 8001410:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 8001414:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 8001418:	bf54      	ite	pl
 800141a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800141c:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800141e:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8001420:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 8001424:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 8001428:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 800142c:	bf54      	ite	pl
 800142e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8001430:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001432:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 8001434:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8001436:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 8001438:	bf54      	ite	pl
 800143a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800143c:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 800143e:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001442:	3301      	adds	r3, #1
 8001444:	2b10      	cmp	r3, #16
 8001446:	f47f af3d 	bne.w	80012c4 <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 800144a:	b005      	add	sp, #20
 800144c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001450:	2400      	movs	r4, #0
 8001452:	e7d0      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001454:	2401      	movs	r4, #1
 8001456:	e7ce      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001458:	2402      	movs	r4, #2
 800145a:	e7cc      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 800145c:	2403      	movs	r4, #3
 800145e:	e7ca      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001460:	2404      	movs	r4, #4
 8001462:	e7c8      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001464:	2405      	movs	r4, #5
 8001466:	e7c6      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001468:	2406      	movs	r4, #6
 800146a:	e7c4      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 800146c:	2407      	movs	r4, #7
 800146e:	e7c2      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001470:	2408      	movs	r4, #8
 8001472:	e7c0      	b.n	80013f6 <HAL_GPIO_Init+0x14a>
 8001474:	58020000 	.word	0x58020000
 8001478:	58024400 	.word	0x58024400
 800147c:	58000080 	.word	0x58000080

08001480 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001480:	6903      	ldr	r3, [r0, #16]
 8001482:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001484:	bf14      	ite	ne
 8001486:	2001      	movne	r0, #1
 8001488:	2000      	moveq	r0, #0
 800148a:	4770      	bx	lr

0800148c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800148c:	b10a      	cbz	r2, 8001492 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800148e:	8301      	strh	r1, [r0, #24]
 8001490:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8001492:	8341      	strh	r1, [r0, #26]
 8001494:	4770      	bx	lr

08001496 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001496:	6943      	ldr	r3, [r0, #20]
 8001498:	4059      	eors	r1, r3
 800149a:	6141      	str	r1, [r0, #20]
 800149c:	4770      	bx	lr

0800149e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 800149e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80014a0:	4605      	mov	r5, r0
{ 
 80014a2:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80014a4:	2800      	cmp	r0, #0
 80014a6:	d06d      	beq.n	8001584 <HAL_PCD_Init+0xe6>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014a8:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80014aa:	462c      	mov	r4, r5
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80014ac:	466e      	mov	r6, sp
 80014ae:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 80014b0:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80014b4:	f7ff fb18 	bl	8000ae8 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80014b8:	f854 0b10 	ldr.w	r0, [r4], #16
 80014bc:	f001 ff07 	bl	80032ce <USB_DisableGlobalInt>
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80014c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80014c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80014c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014cc:	f105 0410 	add.w	r4, r5, #16
 80014d0:	e886 0003 	stmia.w	r6, {r0, r1}
 80014d4:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80014d8:	6828      	ldr	r0, [r5, #0]
 
 /* Init endpoints structures */
 for (i = 0; i < 15 ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80014da:	2601      	movs	r6, #1
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80014dc:	f001 febc 	bl	8003258 <USB_CoreInit>
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80014e0:	2100      	movs	r1, #0
 80014e2:	6828      	ldr	r0, [r5, #0]
 80014e4:	f001 fef9 	bl	80032da <USB_SetCurrentMode>
 for (i = 0; i < 15 ; i++)
 80014e8:	2100      	movs	r1, #0
 80014ea:	462b      	mov	r3, r5
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80014ec:	462a      	mov	r2, r5
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014ee:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 80014f0:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
 80014f4:	321c      	adds	r2, #28
   hpcd->IN_ep[i].tx_fifo_num = i;
 80014f6:	8451      	strh	r1, [r2, #34]	; 0x22
 for (i = 0; i < 15 ; i++)
 80014f8:	3101      	adds	r1, #1
   hpcd->IN_ep[i].is_in = 1;
 80014fa:	7756      	strb	r6, [r2, #29]
 for (i = 0; i < 15 ; i++)
 80014fc:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014fe:	77d0      	strb	r0, [r2, #31]
   hpcd->IN_ep[i].maxpacket =  0;
 8001500:	6250      	str	r0, [r2, #36]	; 0x24
   hpcd->IN_ep[i].xfer_buff = 0;
 8001502:	6290      	str	r0, [r2, #40]	; 0x28
   hpcd->IN_ep[i].xfer_len = 0;
 8001504:	6310      	str	r0, [r2, #48]	; 0x30
 for (i = 0; i < 15 ; i++)
 8001506:	d1f3      	bne.n	80014f0 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0;
   hpcd->OUT_ep[i].xfer_buff = 0;
   hpcd->OUT_ep[i].xfer_len = 0;
   
   hpcd->Instance->DIEPTXF[i] = 0;
 8001508:	2200      	movs	r2, #0
 800150a:	f8d5 e000 	ldr.w	lr, [r5]
   hpcd->OUT_ep[i].is_in = 0;
 800150e:	4611      	mov	r1, r2
   hpcd->OUT_ep[i].num = i;
 8001510:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->Instance->DIEPTXF[i] = 0;
 8001514:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001518:	87da      	strh	r2, [r3, #62]	; 0x3e
 for (i = 0; i < 15 ; i++)
 800151a:	3201      	adds	r2, #1
   hpcd->Instance->DIEPTXF[i] = 0;
 800151c:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   hpcd->OUT_ep[i].is_in = 0;
 8001520:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
 for (i = 0; i < 15 ; i++)
 8001524:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001526:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0;
 800152a:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
 800152e:	f103 031c 	add.w	r3, r3, #28
   hpcd->OUT_ep[i].xfer_buff = 0;
 8001532:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
   hpcd->OUT_ep[i].xfer_len = 0;
 8001536:	f8c3 11f0 	str.w	r1, [r3, #496]	; 0x1f0
   hpcd->Instance->DIEPTXF[i] = 0;
 800153a:	6041      	str	r1, [r0, #4]
 for (i = 0; i < 15 ; i++)
 800153c:	d1e8      	bne.n	8001510 <HAL_PCD_Init+0x72>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 800153e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001540:	466e      	mov	r6, sp
 8001542:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001544:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001546:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001548:	e894 0003 	ldmia.w	r4, {r0, r1}
 800154c:	e886 0003 	stmia.w	r6, {r0, r1}
 8001550:	4670      	mov	r0, lr
 8001552:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001556:	f001 fed7 	bl	8003308 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 800155a:	2301      	movs	r3, #1
 800155c:	f885 33b9 	strb.w	r3, [r5, #953]	; 0x3b9
 
 /* Activate LPM */
 if (hpcd->Init.lpm_enable == 1)
 8001560:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001562:	2b01      	cmp	r3, #1
 8001564:	d102      	bne.n	800156c <HAL_PCD_Init+0xce>
 {
   HAL_PCDEx_ActivateLPM(hpcd);
 8001566:	4628      	mov	r0, r5
 8001568:	f000 f80e 	bl	8001588 <HAL_PCDEx_ActivateLPM>
 }
 
#if defined (USB_OTG_GCCFG_BCDEN)	
 /* Activate Battery charging */
 if (hpcd->Init.battery_charging_enable ==1)
 800156c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800156e:	2b01      	cmp	r3, #1
 8001570:	d102      	bne.n	8001578 <HAL_PCD_Init+0xda>
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 8001572:	4628      	mov	r0, r5
 8001574:	f000 f81b 	bl	80015ae <HAL_PCDEx_ActivateBCD>
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8001578:	6828      	ldr	r0, [r5, #0]
 800157a:	f001 ff94 	bl	80034a6 <USB_DevDisconnect>
 return HAL_OK;
 800157e:	2000      	movs	r0, #0
}
 8001580:	b00b      	add	sp, #44	; 0x2c
 8001582:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001584:	2001      	movs	r0, #1
 8001586:	e7fb      	b.n	8001580 <HAL_PCD_Init+0xe2>

08001588 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
  
  hpcd->lpm_active = ENABLE;
 8001588:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800158a:	6802      	ldr	r2, [r0, #0]
{
 800158c:	4603      	mov	r3, r0
  hpcd->lpm_active = ENABLE;
 800158e:	f8c0 13f4 	str.w	r1, [r0, #1012]	; 0x3f4
  hpcd->LPM_State = LPM_L0;
 8001592:	2000      	movs	r0, #0
 8001594:	f883 03ec 	strb.w	r0, [r3, #1004]	; 0x3ec
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001598:	6993      	ldr	r3, [r2, #24]
 800159a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800159e:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80015a0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a6:	f043 0303 	orr.w	r3, r3, #3
 80015aa:	6553      	str	r3, [r2, #84]	; 0x54
  
  return HAL_OK;  
}
 80015ac:	4770      	bx	lr

080015ae <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80015ae:	6803      	ldr	r3, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 80015b0:	2201      	movs	r2, #1
 80015b2:	f8c0 23f8 	str.w	r2, [r0, #1016]	; 0x3f8
  
  /* Enable DCD : Data Contact Detect */
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
  
  return HAL_OK;  
}
 80015b6:	2000      	movs	r0, #0
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 80015b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ba:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80015be:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
 80015c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015c2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80015c6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015c8:	4770      	bx	lr
	...

080015cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ce:	6803      	ldr	r3, [r0, #0]
{
 80015d0:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d2:	07d8      	lsls	r0, r3, #31
 80015d4:	d45c      	bmi.n	8001690 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015d6:	682b      	ldr	r3, [r5, #0]
 80015d8:	0799      	lsls	r1, r3, #30
 80015da:	f100 80af 	bmi.w	800173c <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80015de:	682b      	ldr	r3, [r5, #0]
 80015e0:	06d9      	lsls	r1, r3, #27
 80015e2:	d525      	bpl.n	8001630 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80015e4:	4bac      	ldr	r3, [pc, #688]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80015ec:	2a08      	cmp	r2, #8
 80015ee:	d00b      	beq.n	8001608 <HAL_RCC_OscConfig+0x3c>
 80015f0:	691a      	ldr	r2, [r3, #16]
 80015f2:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80015f6:	2a18      	cmp	r2, #24
 80015f8:	f040 80f7 	bne.w	80017ea <HAL_RCC_OscConfig+0x21e>
 80015fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	2b01      	cmp	r3, #1
 8001604:	f040 80f1 	bne.w	80017ea <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001608:	4ba3      	ldr	r3, [pc, #652]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	05d2      	lsls	r2, r2, #23
 800160e:	d502      	bpl.n	8001616 <HAL_RCC_OscConfig+0x4a>
 8001610:	69ea      	ldr	r2, [r5, #28]
 8001612:	2a80      	cmp	r2, #128	; 0x80
 8001614:	d153      	bne.n	80016be <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001616:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001618:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 800161c:	fa92 f2a2 	rbit	r2, r2
 8001620:	fab2 f182 	clz	r1, r2
 8001624:	6a2a      	ldr	r2, [r5, #32]
 8001626:	408a      	lsls	r2, r1
 8001628:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 800162c:	430a      	orrs	r2, r1
 800162e:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001630:	682b      	ldr	r3, [r5, #0]
 8001632:	0719      	lsls	r1, r3, #28
 8001634:	f100 810b 	bmi.w	800184e <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001638:	682b      	ldr	r3, [r5, #0]
 800163a:	069a      	lsls	r2, r3, #26
 800163c:	f100 8130 	bmi.w	80018a0 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001640:	682b      	ldr	r3, [r5, #0]
 8001642:	075c      	lsls	r4, r3, #29
 8001644:	d51e      	bpl.n	8001684 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001646:	4c95      	ldr	r4, [pc, #596]	; (800189c <HAL_RCC_OscConfig+0x2d0>)
 8001648:	6823      	ldr	r3, [r4, #0]
 800164a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164e:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001650:	f7ff fb08 	bl	8000c64 <HAL_GetTick>
 8001654:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001656:	6823      	ldr	r3, [r4, #0]
 8001658:	05da      	lsls	r2, r3, #23
 800165a:	f140 8146 	bpl.w	80018ea <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800165e:	68ab      	ldr	r3, [r5, #8]
 8001660:	4c8d      	ldr	r4, [pc, #564]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 8001662:	2b01      	cmp	r3, #1
 8001664:	f040 8148 	bne.w	80018f8 <HAL_RCC_OscConfig+0x32c>
 8001668:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001670:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001674:	f7ff faf6 	bl	8000c64 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001678:	4e87      	ldr	r6, [pc, #540]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 800167a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800167e:	079b      	lsls	r3, r3, #30
 8001680:	f140 8160 	bpl.w	8001944 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001684:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001686:	2a00      	cmp	r2, #0
 8001688:	f040 8163 	bne.w	8001952 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800168c:	2000      	movs	r0, #0
 800168e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001690:	4b81      	ldr	r3, [pc, #516]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 8001692:	691a      	ldr	r2, [r3, #16]
 8001694:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001698:	2a10      	cmp	r2, #16
 800169a:	d009      	beq.n	80016b0 <HAL_RCC_OscConfig+0xe4>
 800169c:	691a      	ldr	r2, [r3, #16]
 800169e:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80016a2:	2a18      	cmp	r2, #24
 80016a4:	d10d      	bne.n	80016c2 <HAL_RCC_OscConfig+0xf6>
 80016a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d108      	bne.n	80016c2 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b0:	4b79      	ldr	r3, [pc, #484]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	039a      	lsls	r2, r3, #14
 80016b6:	d58e      	bpl.n	80015d6 <HAL_RCC_OscConfig+0xa>
 80016b8:	686b      	ldr	r3, [r5, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d18b      	bne.n	80015d6 <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 80016be:	2001      	movs	r0, #1
 80016c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016c2:	686b      	ldr	r3, [r5, #4]
 80016c4:	4c74      	ldr	r4, [pc, #464]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 80016c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016ca:	d112      	bne.n	80016f2 <HAL_RCC_OscConfig+0x126>
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016d4:	f7ff fac6 	bl	8000c64 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d8:	4c6f      	ldr	r4, [pc, #444]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 80016da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	039b      	lsls	r3, r3, #14
 80016e0:	f53f af79 	bmi.w	80015d6 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e4:	f7ff fabe 	bl	8000c64 <HAL_GetTick>
 80016e8:	1b80      	subs	r0, r0, r6
 80016ea:	2864      	cmp	r0, #100	; 0x64
 80016ec:	d9f6      	bls.n	80016dc <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 80016ee:	2003      	movs	r0, #3
 80016f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f2:	b9a3      	cbnz	r3, 800171e <HAL_RCC_OscConfig+0x152>
 80016f4:	6823      	ldr	r3, [r4, #0]
 80016f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016fa:	6023      	str	r3, [r4, #0]
 80016fc:	6823      	ldr	r3, [r4, #0]
 80016fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001702:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001704:	f7ff faae 	bl	8000c64 <HAL_GetTick>
 8001708:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	6823      	ldr	r3, [r4, #0]
 800170c:	039f      	lsls	r7, r3, #14
 800170e:	f57f af62 	bpl.w	80015d6 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001712:	f7ff faa7 	bl	8000c64 <HAL_GetTick>
 8001716:	1b80      	subs	r0, r0, r6
 8001718:	2864      	cmp	r0, #100	; 0x64
 800171a:	d9f6      	bls.n	800170a <HAL_RCC_OscConfig+0x13e>
 800171c:	e7e7      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800171e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001722:	6823      	ldr	r3, [r4, #0]
 8001724:	d103      	bne.n	800172e <HAL_RCC_OscConfig+0x162>
 8001726:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800172a:	6023      	str	r3, [r4, #0]
 800172c:	e7ce      	b.n	80016cc <HAL_RCC_OscConfig+0x100>
 800172e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001732:	6023      	str	r3, [r4, #0]
 8001734:	6823      	ldr	r3, [r4, #0]
 8001736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800173a:	e7ca      	b.n	80016d2 <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800173c:	4b56      	ldr	r3, [pc, #344]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 800173e:	68e9      	ldr	r1, [r5, #12]
 8001740:	691a      	ldr	r2, [r3, #16]
 8001742:	f012 0f38 	tst.w	r2, #56	; 0x38
 8001746:	d007      	beq.n	8001758 <HAL_RCC_OscConfig+0x18c>
 8001748:	691a      	ldr	r2, [r3, #16]
 800174a:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800174e:	2a18      	cmp	r2, #24
 8001750:	d128      	bne.n	80017a4 <HAL_RCC_OscConfig+0x1d8>
 8001752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001754:	079c      	lsls	r4, r3, #30
 8001756:	d125      	bne.n	80017a4 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001758:	4a4f      	ldr	r2, [pc, #316]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 800175a:	6813      	ldr	r3, [r2, #0]
 800175c:	0758      	lsls	r0, r3, #29
 800175e:	d501      	bpl.n	8001764 <HAL_RCC_OscConfig+0x198>
 8001760:	2900      	cmp	r1, #0
 8001762:	d0ac      	beq.n	80016be <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001764:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001766:	4c4c      	ldr	r4, [pc, #304]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001768:	f023 0319 	bic.w	r3, r3, #25
 800176c:	430b      	orrs	r3, r1
 800176e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001770:	f7ff fa78 	bl	8000c64 <HAL_GetTick>
 8001774:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	075b      	lsls	r3, r3, #29
 800177a:	d50d      	bpl.n	8001798 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177c:	6861      	ldr	r1, [r4, #4]
 800177e:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8001782:	fa93 f3a3 	rbit	r3, r3
 8001786:	fab3 f283 	clz	r2, r3
 800178a:	692b      	ldr	r3, [r5, #16]
 800178c:	4093      	lsls	r3, r2
 800178e:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8001792:	4313      	orrs	r3, r2
 8001794:	6063      	str	r3, [r4, #4]
 8001796:	e722      	b.n	80015de <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001798:	f7ff fa64 	bl	8000c64 <HAL_GetTick>
 800179c:	1b80      	subs	r0, r0, r6
 800179e:	2802      	cmp	r0, #2
 80017a0:	d9e9      	bls.n	8001776 <HAL_RCC_OscConfig+0x1aa>
 80017a2:	e7a4      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
 80017a4:	4c3c      	ldr	r4, [pc, #240]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80017a6:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017a8:	b179      	cbz	r1, 80017ca <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80017aa:	f023 0319 	bic.w	r3, r3, #25
 80017ae:	430b      	orrs	r3, r1
 80017b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017b2:	f7ff fa57 	bl	8000c64 <HAL_GetTick>
 80017b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	075f      	lsls	r7, r3, #29
 80017bc:	d4de      	bmi.n	800177c <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017be:	f7ff fa51 	bl	8000c64 <HAL_GetTick>
 80017c2:	1b80      	subs	r0, r0, r6
 80017c4:	2802      	cmp	r0, #2
 80017c6:	d9f7      	bls.n	80017b8 <HAL_RCC_OscConfig+0x1ec>
 80017c8:	e791      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 80017ca:	f023 0301 	bic.w	r3, r3, #1
 80017ce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017d0:	f7ff fa48 	bl	8000c64 <HAL_GetTick>
 80017d4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d6:	6823      	ldr	r3, [r4, #0]
 80017d8:	0758      	lsls	r0, r3, #29
 80017da:	f57f af00 	bpl.w	80015de <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017de:	f7ff fa41 	bl	8000c64 <HAL_GetTick>
 80017e2:	1b80      	subs	r0, r0, r6
 80017e4:	2802      	cmp	r0, #2
 80017e6:	d9f6      	bls.n	80017d6 <HAL_RCC_OscConfig+0x20a>
 80017e8:	e781      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80017ea:	69eb      	ldr	r3, [r5, #28]
 80017ec:	4c2a      	ldr	r4, [pc, #168]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 80017ee:	b1eb      	cbz	r3, 800182c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 80017f0:	6823      	ldr	r3, [r4, #0]
 80017f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017f6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017f8:	f7ff fa34 	bl	8000c64 <HAL_GetTick>
 80017fc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 80017fe:	6823      	ldr	r3, [r4, #0]
 8001800:	05df      	lsls	r7, r3, #23
 8001802:	d50d      	bpl.n	8001820 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001804:	6861      	ldr	r1, [r4, #4]
 8001806:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 800180a:	fa93 f3a3 	rbit	r3, r3
 800180e:	fab3 f283 	clz	r2, r3
 8001812:	6a2b      	ldr	r3, [r5, #32]
 8001814:	4093      	lsls	r3, r2
 8001816:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 800181a:	4313      	orrs	r3, r2
 800181c:	6063      	str	r3, [r4, #4]
 800181e:	e707      	b.n	8001630 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001820:	f7ff fa20 	bl	8000c64 <HAL_GetTick>
 8001824:	1b80      	subs	r0, r0, r6
 8001826:	2802      	cmp	r0, #2
 8001828:	d9e9      	bls.n	80017fe <HAL_RCC_OscConfig+0x232>
 800182a:	e760      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 800182c:	6823      	ldr	r3, [r4, #0]
 800182e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001832:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001834:	f7ff fa16 	bl	8000c64 <HAL_GetTick>
 8001838:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	05d8      	lsls	r0, r3, #23
 800183e:	f57f aef7 	bpl.w	8001630 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001842:	f7ff fa0f 	bl	8000c64 <HAL_GetTick>
 8001846:	1b80      	subs	r0, r0, r6
 8001848:	2802      	cmp	r0, #2
 800184a:	d9f6      	bls.n	800183a <HAL_RCC_OscConfig+0x26e>
 800184c:	e74f      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800184e:	696b      	ldr	r3, [r5, #20]
 8001850:	4c11      	ldr	r4, [pc, #68]	; (8001898 <HAL_RCC_OscConfig+0x2cc>)
 8001852:	b183      	cbz	r3, 8001876 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8001854:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 800185c:	f7ff fa02 	bl	8000c64 <HAL_GetTick>
 8001860:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001862:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001864:	079b      	lsls	r3, r3, #30
 8001866:	f53f aee7 	bmi.w	8001638 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800186a:	f7ff f9fb 	bl	8000c64 <HAL_GetTick>
 800186e:	1b80      	subs	r0, r0, r6
 8001870:	2802      	cmp	r0, #2
 8001872:	d9f6      	bls.n	8001862 <HAL_RCC_OscConfig+0x296>
 8001874:	e73b      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8001876:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 800187e:	f7ff f9f1 	bl	8000c64 <HAL_GetTick>
 8001882:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001884:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001886:	079f      	lsls	r7, r3, #30
 8001888:	f57f aed6 	bpl.w	8001638 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800188c:	f7ff f9ea 	bl	8000c64 <HAL_GetTick>
 8001890:	1b80      	subs	r0, r0, r6
 8001892:	2802      	cmp	r0, #2
 8001894:	d9f6      	bls.n	8001884 <HAL_RCC_OscConfig+0x2b8>
 8001896:	e72a      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
 8001898:	58024400 	.word	0x58024400
 800189c:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80018a0:	69ab      	ldr	r3, [r5, #24]
 80018a2:	4c6e      	ldr	r4, [pc, #440]	; (8001a5c <HAL_RCC_OscConfig+0x490>)
 80018a4:	b183      	cbz	r3, 80018c8 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 80018a6:	6823      	ldr	r3, [r4, #0]
 80018a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018ac:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80018ae:	f7ff f9d9 	bl	8000c64 <HAL_GetTick>
 80018b2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018b4:	6823      	ldr	r3, [r4, #0]
 80018b6:	0498      	lsls	r0, r3, #18
 80018b8:	f53f aec2 	bmi.w	8001640 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80018bc:	f7ff f9d2 	bl	8000c64 <HAL_GetTick>
 80018c0:	1b80      	subs	r0, r0, r6
 80018c2:	2802      	cmp	r0, #2
 80018c4:	d9f6      	bls.n	80018b4 <HAL_RCC_OscConfig+0x2e8>
 80018c6:	e712      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018ce:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80018d0:	f7ff f9c8 	bl	8000c64 <HAL_GetTick>
 80018d4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80018d6:	6823      	ldr	r3, [r4, #0]
 80018d8:	0499      	lsls	r1, r3, #18
 80018da:	f57f aeb1 	bpl.w	8001640 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80018de:	f7ff f9c1 	bl	8000c64 <HAL_GetTick>
 80018e2:	1b80      	subs	r0, r0, r6
 80018e4:	2802      	cmp	r0, #2
 80018e6:	d9f6      	bls.n	80018d6 <HAL_RCC_OscConfig+0x30a>
 80018e8:	e701      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018ea:	f7ff f9bb 	bl	8000c64 <HAL_GetTick>
 80018ee:	1b80      	subs	r0, r0, r6
 80018f0:	2864      	cmp	r0, #100	; 0x64
 80018f2:	f67f aeb0 	bls.w	8001656 <HAL_RCC_OscConfig+0x8a>
 80018f6:	e6fa      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f8:	b9b3      	cbnz	r3, 8001928 <HAL_RCC_OscConfig+0x35c>
 80018fa:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fc:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001900:	f023 0301 	bic.w	r3, r3, #1
 8001904:	6723      	str	r3, [r4, #112]	; 0x70
 8001906:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001908:	f023 0304 	bic.w	r3, r3, #4
 800190c:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 800190e:	f7ff f9a9 	bl	8000c64 <HAL_GetTick>
 8001912:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001914:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001916:	0798      	lsls	r0, r3, #30
 8001918:	f57f aeb4 	bpl.w	8001684 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff f9a2 	bl	8000c64 <HAL_GetTick>
 8001920:	1b80      	subs	r0, r0, r6
 8001922:	42b8      	cmp	r0, r7
 8001924:	d9f6      	bls.n	8001914 <HAL_RCC_OscConfig+0x348>
 8001926:	e6e2      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001928:	2b05      	cmp	r3, #5
 800192a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800192c:	d103      	bne.n	8001936 <HAL_RCC_OscConfig+0x36a>
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	6723      	str	r3, [r4, #112]	; 0x70
 8001934:	e698      	b.n	8001668 <HAL_RCC_OscConfig+0x9c>
 8001936:	f023 0301 	bic.w	r3, r3, #1
 800193a:	6723      	str	r3, [r4, #112]	; 0x70
 800193c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800193e:	f023 0304 	bic.w	r3, r3, #4
 8001942:	e694      	b.n	800166e <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001944:	f7ff f98e 	bl	8000c64 <HAL_GetTick>
 8001948:	1bc0      	subs	r0, r0, r7
 800194a:	42a0      	cmp	r0, r4
 800194c:	f67f ae96 	bls.w	800167c <HAL_RCC_OscConfig+0xb0>
 8001950:	e6cd      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001952:	4c42      	ldr	r4, [pc, #264]	; (8001a5c <HAL_RCC_OscConfig+0x490>)
 8001954:	6923      	ldr	r3, [r4, #16]
 8001956:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800195a:	2b18      	cmp	r3, #24
 800195c:	f43f aeaf 	beq.w	80016be <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8001960:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001962:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001964:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001968:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800196a:	d169      	bne.n	8001a40 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 800196c:	f7ff f97a 	bl	8000c64 <HAL_GetTick>
 8001970:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	0199      	lsls	r1, r3, #6
 8001976:	d45d      	bmi.n	8001a34 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001978:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800197a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800197c:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001980:	f023 0303 	bic.w	r3, r3, #3
 8001984:	4313      	orrs	r3, r2
 8001986:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001988:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800198c:	62a3      	str	r3, [r4, #40]	; 0x28
 800198e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001990:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001992:	3b01      	subs	r3, #1
 8001994:	3a01      	subs	r2, #1
 8001996:	025b      	lsls	r3, r3, #9
 8001998:	0412      	lsls	r2, r2, #16
 800199a:	b29b      	uxth	r3, r3
 800199c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80019a0:	4313      	orrs	r3, r2
 80019a2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80019a4:	3a01      	subs	r2, #1
 80019a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019aa:	4313      	orrs	r3, r2
 80019ac:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80019ae:	3a01      	subs	r2, #1
 80019b0:	0612      	lsls	r2, r2, #24
 80019b2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80019b6:	4313      	orrs	r3, r2
 80019b8:	6323      	str	r3, [r4, #48]	; 0x30
 80019ba:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80019be:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80019c0:	fa93 f3a3 	rbit	r3, r3
 80019c4:	fab3 f183 	clz	r1, r3
 80019c8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80019cc:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80019ce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80019d2:	408b      	lsls	r3, r1
 80019d4:	4313      	orrs	r3, r2
 80019d6:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80019d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019da:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80019dc:	f023 030c 	bic.w	r3, r3, #12
 80019e0:	4313      	orrs	r3, r2
 80019e2:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80019e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019e6:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 80019e8:	f023 0302 	bic.w	r3, r3, #2
 80019ec:	4313      	orrs	r3, r2
 80019ee:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80019f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f6:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80019f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019fe:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001a00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a06:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8001a08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8001a10:	6823      	ldr	r3, [r4, #0]
 8001a12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a16:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a18:	f7ff f924 	bl	8000c64 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1c:	4c0f      	ldr	r4, [pc, #60]	; (8001a5c <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 8001a1e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a20:	6823      	ldr	r3, [r4, #0]
 8001a22:	019a      	lsls	r2, r3, #6
 8001a24:	f53f ae32 	bmi.w	800168c <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a28:	f7ff f91c 	bl	8000c64 <HAL_GetTick>
 8001a2c:	1b40      	subs	r0, r0, r5
 8001a2e:	2802      	cmp	r0, #2
 8001a30:	d9f6      	bls.n	8001a20 <HAL_RCC_OscConfig+0x454>
 8001a32:	e65c      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff f916 	bl	8000c64 <HAL_GetTick>
 8001a38:	1b80      	subs	r0, r0, r6
 8001a3a:	2802      	cmp	r0, #2
 8001a3c:	d999      	bls.n	8001972 <HAL_RCC_OscConfig+0x3a6>
 8001a3e:	e656      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8001a40:	f7ff f910 	bl	8000c64 <HAL_GetTick>
 8001a44:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	019b      	lsls	r3, r3, #6
 8001a4a:	f57f ae1f 	bpl.w	800168c <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a4e:	f7ff f909 	bl	8000c64 <HAL_GetTick>
 8001a52:	1b40      	subs	r0, r0, r5
 8001a54:	2802      	cmp	r0, #2
 8001a56:	d9f6      	bls.n	8001a46 <HAL_RCC_OscConfig+0x47a>
 8001a58:	e649      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
 8001a5a:	bf00      	nop
 8001a5c:	58024400 	.word	0x58024400

08001a60 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a60:	4b48      	ldr	r3, [pc, #288]	; (8001b84 <HAL_RCC_GetSysClockFreq+0x124>)
 8001a62:	691a      	ldr	r2, [r3, #16]
 8001a64:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001a68:	2a10      	cmp	r2, #16
{
 8001a6a:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a6c:	d00e      	beq.n	8001a8c <HAL_RCC_GetSysClockFreq+0x2c>
 8001a6e:	2a18      	cmp	r2, #24
 8001a70:	d00e      	beq.n	8001a90 <HAL_RCC_GetSysClockFreq+0x30>
 8001a72:	2a00      	cmp	r2, #0
 8001a74:	f040 8084 	bne.w	8001b80 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4843      	ldr	r0, [pc, #268]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x128>)
 8001a7c:	f012 0f20 	tst.w	r2, #32
 8001a80:	d07f      	beq.n	8001b82 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001a88:	40d8      	lsrs	r0, r3
 8001a8a:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001a8c:	483f      	ldr	r0, [pc, #252]	; (8001b8c <HAL_RCC_GetSysClockFreq+0x12c>)
 8001a8e:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001a90:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001a92:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001a94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001a96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001a98:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001a9c:	f001 0101 	and.w	r1, r1, #1
 8001aa0:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8001b90 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001aa4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001aa8:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001aaa:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001aae:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8001ab2:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001ab4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001ab8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 8001abc:	d002      	beq.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x64>
 8001abe:	d30e      	bcc.n	8001ade <HAL_RCC_GetSysClockFreq+0x7e>
 8001ac0:	2a02      	cmp	r2, #2
 8001ac2:	d04c      	beq.n	8001b5e <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a33      	ldr	r2, [pc, #204]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x134>)
 8001ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001acc:	ee07 3a10 	vmov	s14, r3
 8001ad0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ad4:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001ad8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001adc:	e04b      	b.n	8001b76 <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	f012 0f20 	tst.w	r2, #32
 8001ae4:	4a28      	ldr	r2, [pc, #160]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x128>)
 8001ae6:	d026      	beq.n	8001b36 <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ae8:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001aec:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001af4:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001af6:	fbb2 f2f0 	udiv	r2, r2, r0
 8001afa:	ee07 2a10 	vmov	s14, r2
 8001afe:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001b02:	ee07 3a10 	vmov	s14, r3
 8001b06:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b0a:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001b0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b12:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8001b16:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <HAL_RCC_GetSysClockFreq+0x124>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001b1e:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8001b20:	ee07 3a10 	vmov	s14, r3
 8001b24:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001b28:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b2c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001b30:	ee17 0a90 	vmov	r0, s15
 8001b34:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b3c:	ee07 3a10 	vmov	s14, r3
 8001b40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b44:	fbb2 f3f0 	udiv	r3, r2, r0
 8001b48:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001b4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b50:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5c:	e7db      	b.n	8001b16 <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b60:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <HAL_RCC_GetSysClockFreq+0x12c>)
 8001b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b66:	ee07 3a10 	vmov	s14, r3
 8001b6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b6e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001b72:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001b76:	fbb2 f2f0 	udiv	r2, r2, r0
 8001b7a:	ee07 2a90 	vmov	s15, r2
 8001b7e:	e7e9      	b.n	8001b54 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 8001b80:	4804      	ldr	r0, [pc, #16]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001b82:	bd10      	pop	{r4, pc}
 8001b84:	58024400 	.word	0x58024400
 8001b88:	03d09000 	.word	0x03d09000
 8001b8c:	007a1200 	.word	0x007a1200
 8001b90:	39000000 	.word	0x39000000
 8001b94:	003d0900 	.word	0x003d0900

08001b98 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001b98:	4a68      	ldr	r2, [pc, #416]	; (8001d3c <HAL_RCC_ClockConfig+0x1a4>)
 8001b9a:	6813      	ldr	r3, [r2, #0]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	428b      	cmp	r3, r1
{
 8001ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ba6:	4604      	mov	r4, r0
 8001ba8:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001baa:	d342      	bcc.n	8001c32 <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	6822      	ldr	r2, [r4, #0]
 8001bae:	0797      	lsls	r7, r2, #30
 8001bb0:	d44c      	bmi.n	8001c4c <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb2:	07d6      	lsls	r6, r2, #31
 8001bb4:	d452      	bmi.n	8001c5c <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001bb6:	4a61      	ldr	r2, [pc, #388]	; (8001d3c <HAL_RCC_ClockConfig+0x1a4>)
 8001bb8:	6813      	ldr	r3, [r2, #0]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	429d      	cmp	r5, r3
 8001bc0:	f0c0 80a8 	bcc.w	8001d14 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001bc4:	6822      	ldr	r2, [r4, #0]
 8001bc6:	0755      	lsls	r5, r2, #29
 8001bc8:	f100 80af 	bmi.w	8001d2a <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bcc:	0710      	lsls	r0, r2, #28
 8001bce:	d506      	bpl.n	8001bde <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bd0:	495b      	ldr	r1, [pc, #364]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001bd2:	6960      	ldr	r0, [r4, #20]
 8001bd4:	69cb      	ldr	r3, [r1, #28]
 8001bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bda:	4303      	orrs	r3, r0
 8001bdc:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bde:	06d1      	lsls	r1, r2, #27
 8001be0:	d506      	bpl.n	8001bf0 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001be2:	4957      	ldr	r1, [pc, #348]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001be4:	69a0      	ldr	r0, [r4, #24]
 8001be6:	69cb      	ldr	r3, [r1, #28]
 8001be8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bec:	4303      	orrs	r3, r0
 8001bee:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bf0:	0693      	lsls	r3, r2, #26
 8001bf2:	d506      	bpl.n	8001c02 <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001bf4:	4a52      	ldr	r2, [pc, #328]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001bf6:	69e1      	ldr	r1, [r4, #28]
 8001bf8:	6a13      	ldr	r3, [r2, #32]
 8001bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bfe:	430b      	orrs	r3, r1
 8001c00:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8001c02:	f7ff ff2d 	bl	8001a60 <HAL_RCC_GetSysClockFreq>
 8001c06:	4b4e      	ldr	r3, [pc, #312]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001c08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	fa92 f2a2 	rbit	r2, r2
 8001c12:	fab2 f282 	clz	r2, r2
 8001c16:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001c1a:	40d3      	lsrs	r3, r2
 8001c1c:	4a49      	ldr	r2, [pc, #292]	; (8001d44 <HAL_RCC_ClockConfig+0x1ac>)
 8001c1e:	5cd3      	ldrb	r3, [r2, r3]
 8001c20:	40d8      	lsrs	r0, r3
 8001c22:	4b49      	ldr	r3, [pc, #292]	; (8001d48 <HAL_RCC_ClockConfig+0x1b0>)
 8001c24:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7fe ffdc 	bl	8000be4 <HAL_InitTick>
  return HAL_OK;
 8001c2c:	2000      	movs	r0, #0
}
 8001c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c32:	6813      	ldr	r3, [r2, #0]
 8001c34:	f023 0307 	bic.w	r3, r3, #7
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c3c:	6813      	ldr	r3, [r2, #0]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	4299      	cmp	r1, r3
 8001c44:	d0b2      	beq.n	8001bac <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001c46:	2001      	movs	r0, #1
 8001c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c4c:	493c      	ldr	r1, [pc, #240]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001c4e:	68e0      	ldr	r0, [r4, #12]
 8001c50:	698b      	ldr	r3, [r1, #24]
 8001c52:	f023 030f 	bic.w	r3, r3, #15
 8001c56:	4303      	orrs	r3, r0
 8001c58:	618b      	str	r3, [r1, #24]
 8001c5a:	e7aa      	b.n	8001bb2 <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001c5c:	4b38      	ldr	r3, [pc, #224]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001c5e:	68a1      	ldr	r1, [r4, #8]
 8001c60:	699a      	ldr	r2, [r3, #24]
 8001c62:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001c66:	430a      	orrs	r2, r1
 8001c68:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6c:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6e:	2902      	cmp	r1, #2
 8001c70:	d11d      	bne.n	8001cae <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c72:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c76:	d0e6      	beq.n	8001c46 <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c78:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7a:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001c7e:	4f30      	ldr	r7, [pc, #192]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c80:	f022 0207 	bic.w	r2, r2, #7
 8001c84:	430a      	orrs	r2, r1
 8001c86:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8001c88:	f7fe ffec 	bl	8000c64 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8c:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 8001c8e:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d119      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c9a:	2b10      	cmp	r3, #16
 8001c9c:	d08b      	beq.n	8001bb6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9e:	f7fe ffe1 	bl	8000c64 <HAL_GetTick>
 8001ca2:	1b80      	subs	r0, r0, r6
 8001ca4:	4540      	cmp	r0, r8
 8001ca6:	d9f5      	bls.n	8001c94 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 8001ca8:	2003      	movs	r0, #3
 8001caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cae:	2903      	cmp	r1, #3
 8001cb0:	d102      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001cb6:	e7de      	b.n	8001c76 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001cb8:	2901      	cmp	r1, #1
 8001cba:	d102      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001cbc:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001cc0:	e7d9      	b.n	8001c76 <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc2:	f012 0f04 	tst.w	r2, #4
 8001cc6:	e7d6      	b.n	8001c76 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	d10b      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cd2:	2b18      	cmp	r3, #24
 8001cd4:	f43f af6f 	beq.w	8001bb6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7fe ffc4 	bl	8000c64 <HAL_GetTick>
 8001cdc:	1b80      	subs	r0, r0, r6
 8001cde:	4540      	cmp	r0, r8
 8001ce0:	d9f4      	bls.n	8001ccc <HAL_RCC_ClockConfig+0x134>
 8001ce2:	e7e1      	b.n	8001ca8 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d110      	bne.n	8001d0a <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	f43f af61 	beq.w	8001bb6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cf4:	f7fe ffb6 	bl	8000c64 <HAL_GetTick>
 8001cf8:	1b80      	subs	r0, r0, r6
 8001cfa:	4540      	cmp	r0, r8
 8001cfc:	d9f4      	bls.n	8001ce8 <HAL_RCC_ClockConfig+0x150>
 8001cfe:	e7d3      	b.n	8001ca8 <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d00:	f7fe ffb0 	bl	8000c64 <HAL_GetTick>
 8001d04:	1b80      	subs	r0, r0, r6
 8001d06:	4540      	cmp	r0, r8
 8001d08:	d8ce      	bhi.n	8001ca8 <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	f013 0f38 	tst.w	r3, #56	; 0x38
 8001d10:	d1f6      	bne.n	8001d00 <HAL_RCC_ClockConfig+0x168>
 8001d12:	e750      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d14:	6813      	ldr	r3, [r2, #0]
 8001d16:	f023 0307 	bic.w	r3, r3, #7
 8001d1a:	432b      	orrs	r3, r5
 8001d1c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d1e:	6813      	ldr	r3, [r2, #0]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	429d      	cmp	r5, r3
 8001d26:	d18e      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xae>
 8001d28:	e74c      	b.n	8001bc4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d2a:	4905      	ldr	r1, [pc, #20]	; (8001d40 <HAL_RCC_ClockConfig+0x1a8>)
 8001d2c:	6920      	ldr	r0, [r4, #16]
 8001d2e:	698b      	ldr	r3, [r1, #24]
 8001d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d34:	4303      	orrs	r3, r0
 8001d36:	618b      	str	r3, [r1, #24]
 8001d38:	e748      	b.n	8001bcc <HAL_RCC_ClockConfig+0x34>
 8001d3a:	bf00      	nop
 8001d3c:	52002000 	.word	0x52002000
 8001d40:	58024400 	.word	0x58024400
 8001d44:	08003560 	.word	0x08003560
 8001d48:	20000000 	.word	0x20000000

08001d4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d4c:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8001d4e:	f000 fed5 	bl	8002afc <HAL_RCCEx_GetD1SysClockFreq>
 8001d52:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <HAL_RCC_GetHCLKFreq+0x28>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	fa92 f2a2 	rbit	r2, r2
 8001d5c:	fab2 f282 	clz	r2, r2
 8001d60:	f003 030f 	and.w	r3, r3, #15
 8001d64:	40d3      	lsrs	r3, r2
 8001d66:	4a04      	ldr	r2, [pc, #16]	; (8001d78 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001d68:	5cd3      	ldrb	r3, [r2, r3]
 8001d6a:	40d8      	lsrs	r0, r3
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <HAL_RCC_GetHCLKFreq+0x30>)
 8001d6e:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8001d70:	bd08      	pop	{r3, pc}
 8001d72:	bf00      	nop
 8001d74:	58024400 	.word	0x58024400
 8001d78:	08003560 	.word	0x08003560
 8001d7c:	20000004 	.word	0x20000004

08001d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d80:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 8001d82:	f7ff ffe3 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d88:	2210      	movs	r2, #16
 8001d8a:	69db      	ldr	r3, [r3, #28]
 8001d8c:	fa92 f2a2 	rbit	r2, r2
 8001d90:	fab2 f282 	clz	r2, r2
 8001d94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d98:	40d3      	lsrs	r3, r2
 8001d9a:	4a03      	ldr	r2, [pc, #12]	; (8001da8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d9c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d9e:	40d8      	lsrs	r0, r3
 8001da0:	bd08      	pop	{r3, pc}
 8001da2:	bf00      	nop
 8001da4:	58024400 	.word	0x58024400
 8001da8:	08003560 	.word	0x08003560

08001dac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dac:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8001dae:	f7ff ffcd 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001db4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	fa92 f2a2 	rbit	r2, r2
 8001dbe:	fab2 f282 	clz	r2, r2
 8001dc2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001dc6:	40d3      	lsrs	r3, r2
 8001dc8:	4a02      	ldr	r2, [pc, #8]	; (8001dd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dca:	5cd3      	ldrb	r3, [r2, r3]
}
 8001dcc:	40d8      	lsrs	r0, r3
 8001dce:	bd08      	pop	{r3, pc}
 8001dd0:	58024400 	.word	0x58024400
 8001dd4:	08003560 	.word	0x08003560

08001dd8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001dda:	4c31      	ldr	r4, [pc, #196]	; (8001ea0 <RCCEx_PLL2_Config+0xc8>)
{
 8001ddc:	4606      	mov	r6, r0
 8001dde:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001de0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001de2:	f003 0303 	and.w	r3, r3, #3
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d058      	beq.n	8001e9c <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001dea:	6823      	ldr	r3, [r4, #0]
 8001dec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001df0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001df2:	f7fe ff37 	bl	8000c64 <HAL_GetTick>
 8001df6:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001df8:	6823      	ldr	r3, [r4, #0]
 8001dfa:	011a      	lsls	r2, r3, #4
 8001dfc:	d43a      	bmi.n	8001e74 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001dfe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e00:	6832      	ldr	r2, [r6, #0]
 8001e02:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001e06:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001e0a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e0c:	68b3      	ldr	r3, [r6, #8]
 8001e0e:	68f2      	ldr	r2, [r6, #12]
 8001e10:	3b01      	subs	r3, #1
 8001e12:	3a01      	subs	r2, #1
 8001e14:	025b      	lsls	r3, r3, #9
 8001e16:	0412      	lsls	r2, r2, #16
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	6872      	ldr	r2, [r6, #4]
 8001e22:	3a01      	subs	r2, #1
 8001e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	6932      	ldr	r2, [r6, #16]
 8001e2c:	3a01      	subs	r2, #1
 8001e2e:	0612      	lsls	r2, r2, #24
 8001e30:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001e34:	4313      	orrs	r3, r2
 8001e36:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8001e38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e3a:	6972      	ldr	r2, [r6, #20]
 8001e3c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001e40:	4313      	orrs	r3, r2
 8001e42:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8001e44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e46:	69b2      	ldr	r2, [r6, #24]
 8001e48:	f023 0320 	bic.w	r3, r3, #32
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001e52:	b9b5      	cbnz	r5, 8001e82 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001e54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001e58:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001e5a:	4c11      	ldr	r4, [pc, #68]	; (8001ea0 <RCCEx_PLL2_Config+0xc8>)
 8001e5c:	6823      	ldr	r3, [r4, #0]
 8001e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e62:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e64:	f7fe fefe 	bl	8000c64 <HAL_GetTick>
 8001e68:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	011b      	lsls	r3, r3, #4
 8001e6e:	d50f      	bpl.n	8001e90 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8001e70:	2000      	movs	r0, #0
 8001e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001e74:	f7fe fef6 	bl	8000c64 <HAL_GetTick>
 8001e78:	1bc0      	subs	r0, r0, r7
 8001e7a:	2802      	cmp	r0, #2
 8001e7c:	d9bc      	bls.n	8001df8 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001e7e:	2003      	movs	r0, #3
 8001e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001e82:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001e84:	bf0c      	ite	eq
 8001e86:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001e8a:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001e8e:	e7e3      	b.n	8001e58 <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001e90:	f7fe fee8 	bl	8000c64 <HAL_GetTick>
 8001e94:	1b40      	subs	r0, r0, r5
 8001e96:	2802      	cmp	r0, #2
 8001e98:	d9e7      	bls.n	8001e6a <RCCEx_PLL2_Config+0x92>
 8001e9a:	e7f0      	b.n	8001e7e <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 8001e9c:	2001      	movs	r0, #1
}
 8001e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ea0:	58024400 	.word	0x58024400

08001ea4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001ea6:	4c31      	ldr	r4, [pc, #196]	; (8001f6c <RCCEx_PLL3_Config+0xc8>)
{
 8001ea8:	4606      	mov	r6, r0
 8001eaa:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001eac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d058      	beq.n	8001f68 <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ebe:	f7fe fed1 	bl	8000c64 <HAL_GetTick>
 8001ec2:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	009a      	lsls	r2, r3, #2
 8001ec8:	d43a      	bmi.n	8001f40 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001eca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ecc:	6832      	ldr	r2, [r6, #0]
 8001ece:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001ed2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001ed6:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ed8:	68b3      	ldr	r3, [r6, #8]
 8001eda:	68f2      	ldr	r2, [r6, #12]
 8001edc:	3b01      	subs	r3, #1
 8001ede:	3a01      	subs	r2, #1
 8001ee0:	025b      	lsls	r3, r3, #9
 8001ee2:	0412      	lsls	r2, r2, #16
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001eea:	4313      	orrs	r3, r2
 8001eec:	6872      	ldr	r2, [r6, #4]
 8001eee:	3a01      	subs	r2, #1
 8001ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	6932      	ldr	r2, [r6, #16]
 8001ef8:	3a01      	subs	r2, #1
 8001efa:	0612      	lsls	r2, r2, #24
 8001efc:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001f00:	4313      	orrs	r3, r2
 8001f02:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001f04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f06:	6972      	ldr	r2, [r6, #20]
 8001f08:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001f10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f12:	69b2      	ldr	r2, [r6, #24]
 8001f14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001f1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001f1e:	b9b5      	cbnz	r5, 8001f4e <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001f20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001f24:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001f26:	4c11      	ldr	r4, [pc, #68]	; (8001f6c <RCCEx_PLL3_Config+0xc8>)
 8001f28:	6823      	ldr	r3, [r4, #0]
 8001f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f30:	f7fe fe98 	bl	8000c64 <HAL_GetTick>
 8001f34:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8001f36:	6823      	ldr	r3, [r4, #0]
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	d50f      	bpl.n	8001f5c <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001f40:	f7fe fe90 	bl	8000c64 <HAL_GetTick>
 8001f44:	1bc0      	subs	r0, r0, r7
 8001f46:	2802      	cmp	r0, #2
 8001f48:	d9bc      	bls.n	8001ec4 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001f4a:	2003      	movs	r0, #3
 8001f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001f4e:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001f50:	bf0c      	ite	eq
 8001f52:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001f56:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001f5a:	e7e3      	b.n	8001f24 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001f5c:	f7fe fe82 	bl	8000c64 <HAL_GetTick>
 8001f60:	1b40      	subs	r0, r0, r5
 8001f62:	2802      	cmp	r0, #2
 8001f64:	d9e7      	bls.n	8001f36 <RCCEx_PLL3_Config+0x92>
 8001f66:	e7f0      	b.n	8001f4a <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 8001f68:	2001      	movs	r0, #1
}
 8001f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f6c:	58024400 	.word	0x58024400

08001f70 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f74:	6804      	ldr	r4, [r0, #0]
{
 8001f76:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f78:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 8001f7c:	d014      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001f7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001f80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f84:	d018      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001f86:	d802      	bhi.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001f88:	b183      	cbz	r3, 8001fac <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001f8a:	2401      	movs	r4, #1
 8001f8c:	e01b      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001f8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f92:	d023      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001f94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001f98:	d1f7      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001f9a:	4aa6      	ldr	r2, [pc, #664]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f9c:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001f9e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001fa0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	6513      	str	r3, [r2, #80]	; 0x50
 8001fa8:	2400      	movs	r4, #0
 8001faa:	e00c      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fac:	4aa1      	ldr	r2, [pc, #644]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001fb6:	e7f0      	b.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001fb8:	2102      	movs	r1, #2
 8001fba:	1d28      	adds	r0, r5, #4
 8001fbc:	f7ff ff0c 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001fc0:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d0e9      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001fc6:	682b      	ldr	r3, [r5, #0]
 8001fc8:	05de      	lsls	r6, r3, #23
 8001fca:	d53c      	bpl.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001fcc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d834      	bhi.n	800203c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001fd2:	e8df f003 	tbb	[pc, r3]
 8001fd6:	1009      	.short	0x1009
 8001fd8:	0e2d      	.short	0x0e2d
 8001fda:	0e          	.byte	0x0e
 8001fdb:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001fdc:	2102      	movs	r1, #2
 8001fde:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001fe2:	f7ff ff5f 	bl	8001ea4 <RCCEx_PLL3_Config>
 8001fe6:	e7eb      	b.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fe8:	4a92      	ldr	r2, [pc, #584]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fea:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ff0:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001ff2:	4626      	mov	r6, r4
 8001ff4:	e004      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	1d28      	adds	r0, r5, #4
 8001ffa:	f7ff feed 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001ffe:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002000:	b9ee      	cbnz	r6, 800203e <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002002:	4a8c      	ldr	r2, [pc, #560]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002004:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8002006:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002008:	f023 0307 	bic.w	r3, r3, #7
 800200c:	430b      	orrs	r3, r1
 800200e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002010:	682b      	ldr	r3, [r5, #0]
 8002012:	0598      	lsls	r0, r3, #22
 8002014:	d527      	bpl.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002016:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002018:	2b80      	cmp	r3, #128	; 0x80
 800201a:	d043      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x134>
 800201c:	d815      	bhi.n	800204a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800201e:	2b00      	cmp	r3, #0
 8002020:	d034      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002022:	2b40      	cmp	r3, #64	; 0x40
 8002024:	d038      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8002026:	2601      	movs	r6, #1
      status |= ret;
 8002028:	ea44 0006 	orr.w	r0, r4, r6
 800202c:	b2c4      	uxtb	r4, r0
 800202e:	e01a      	b.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002030:	2100      	movs	r1, #0
 8002032:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002036:	f7ff ff35 	bl	8001ea4 <RCCEx_PLL3_Config>
 800203a:	e7e0      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 800203c:	2601      	movs	r6, #1
      status |= ret;
 800203e:	ea44 0006 	orr.w	r0, r4, r6
 8002042:	b2c4      	uxtb	r4, r0
 8002044:	e7e4      	b.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002046:	4626      	mov	r6, r4
 8002048:	e7e2      	b.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 800204a:	2bc0      	cmp	r3, #192	; 0xc0
 800204c:	d002      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 800204e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002052:	d1e8      	bne.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8002054:	2e00      	cmp	r6, #0
 8002056:	d1e7      	bne.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002058:	4a76      	ldr	r2, [pc, #472]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800205a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 800205c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800205e:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8002062:	430b      	orrs	r3, r1
 8002064:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002066:	682b      	ldr	r3, [r5, #0]
 8002068:	0559      	lsls	r1, r3, #21
 800206a:	d531      	bpl.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 800206c:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8002070:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002074:	d04b      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002076:	d81b      	bhi.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d03c      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800207c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002080:	d03f      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 8002082:	2601      	movs	r6, #1
      status |= ret;
 8002084:	ea44 0006 	orr.w	r0, r4, r6
 8002088:	b2c4      	uxtb	r4, r0
 800208a:	e021      	b.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800208c:	4a69      	ldr	r2, [pc, #420]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800208e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002094:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002096:	e7dd      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002098:	2100      	movs	r1, #0
 800209a:	1d28      	adds	r0, r5, #4
 800209c:	f7ff fe9c 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80020a0:	4606      	mov	r6, r0
      break;
 80020a2:	e7d7      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80020a4:	2100      	movs	r1, #0
 80020a6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80020aa:	f7ff fefb 	bl	8001ea4 <RCCEx_PLL3_Config>
 80020ae:	e7f7      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 80020b0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80020b4:	d002      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80020b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80020ba:	d1e2      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 80020bc:	2e00      	cmp	r6, #0
 80020be:	d1e1      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80020c0:	4a5c      	ldr	r2, [pc, #368]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020c2:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 80020c6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80020c8:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80020cc:	430b      	orrs	r3, r1
 80020ce:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80020d0:	682b      	ldr	r3, [r5, #0]
 80020d2:	051a      	lsls	r2, r3, #20
 80020d4:	d531      	bpl.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 80020d6:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 80020da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80020de:	d045      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 80020e0:	d81b      	bhi.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d036      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80020e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020ea:	d039      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 80020ec:	2601      	movs	r6, #1
      status |= ret;
 80020ee:	ea44 0006 	orr.w	r0, r4, r6
 80020f2:	b2c4      	uxtb	r4, r0
 80020f4:	e021      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80020f6:	4a4f      	ldr	r2, [pc, #316]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020f8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80020fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020fe:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002100:	e7dc      	b.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002102:	2100      	movs	r1, #0
 8002104:	1d28      	adds	r0, r5, #4
 8002106:	f7ff fe67 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800210a:	4606      	mov	r6, r0
      break;
 800210c:	e7d6      	b.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800210e:	2100      	movs	r1, #0
 8002110:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002114:	f7ff fec6 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002118:	e7f7      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 800211a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800211e:	d002      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002120:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002124:	d1e2      	bne.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 8002126:	2e00      	cmp	r6, #0
 8002128:	d1e1      	bne.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800212a:	4a42      	ldr	r2, [pc, #264]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800212c:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8002130:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002132:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002136:	430b      	orrs	r3, r1
 8002138:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800213a:	682b      	ldr	r3, [r5, #0]
 800213c:	019b      	lsls	r3, r3, #6
 800213e:	d528      	bpl.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8002140:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002142:	2b10      	cmp	r3, #16
 8002144:	d037      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8002146:	d817      	bhi.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002148:	b1d3      	cbz	r3, 8002180 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 800214a:	2601      	movs	r6, #1
      status |= ret;
 800214c:	ea44 0006 	orr.w	r0, r4, r6
 8002150:	b2c4      	uxtb	r4, r0
 8002152:	e01e      	b.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002154:	4a37      	ldr	r2, [pc, #220]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002156:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002158:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800215c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800215e:	e7e2      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002160:	2100      	movs	r1, #0
 8002162:	1d28      	adds	r0, r5, #4
 8002164:	f7ff fe38 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002168:	4606      	mov	r6, r0
      break;
 800216a:	e7dc      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800216c:	2100      	movs	r1, #0
 800216e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002172:	f7ff fe97 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002176:	e7f7      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 8002178:	2b20      	cmp	r3, #32
 800217a:	d022      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x252>
 800217c:	2b30      	cmp	r3, #48	; 0x30
 800217e:	d1e4      	bne.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8002180:	2e00      	cmp	r6, #0
 8002182:	d1e3      	bne.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002184:	4a2b      	ldr	r2, [pc, #172]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002186:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8002188:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800218a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800218e:	430b      	orrs	r3, r1
 8002190:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002192:	682b      	ldr	r3, [r5, #0]
 8002194:	04df      	lsls	r7, r3, #19
 8002196:	d529      	bpl.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002198:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 800219a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800219e:	d042      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80021a0:	d815      	bhi.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d033      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x29e>
 80021a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021aa:	d036      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 80021ac:	2601      	movs	r6, #1
      status |= ret;
 80021ae:	ea44 0006 	orr.w	r0, r4, r6
 80021b2:	b2c4      	uxtb	r4, r0
 80021b4:	e01a      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021b6:	4a1f      	ldr	r2, [pc, #124]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021b8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80021ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021be:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80021c0:	e7de      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80021c2:	2102      	movs	r1, #2
 80021c4:	1d28      	adds	r0, r5, #4
 80021c6:	f7ff fe07 	bl	8001dd8 <RCCEx_PLL2_Config>
 80021ca:	4606      	mov	r6, r0
      break;
 80021cc:	e7d8      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 80021ce:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80021d2:	d002      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80021d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021d8:	d1e8      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 80021da:	2e00      	cmp	r6, #0
 80021dc:	d1e7      	bne.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80021de:	4a15      	ldr	r2, [pc, #84]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021e0:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 80021e2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80021e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021e8:	430b      	orrs	r3, r1
 80021ea:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80021ec:	682b      	ldr	r3, [r5, #0]
 80021ee:	0498      	lsls	r0, r3, #18
 80021f0:	d534      	bpl.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 80021f2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80021f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80021f8:	d048      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80021fa:	d81d      	bhi.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80021fc:	b32b      	cbz	r3, 800224a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80021fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002202:	d03d      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8002204:	2601      	movs	r6, #1
      status |= ret;
 8002206:	ea44 0006 	orr.w	r0, r4, r6
 800220a:	b2c4      	uxtb	r4, r0
 800220c:	e026      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800220e:	4a09      	ldr	r2, [pc, #36]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002210:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002216:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002218:	e7df      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800221a:	2100      	movs	r1, #0
 800221c:	1d28      	adds	r0, r5, #4
 800221e:	f7ff fddb 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002222:	4606      	mov	r6, r0
      break;
 8002224:	e7d9      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002226:	2100      	movs	r1, #0
 8002228:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800222c:	f7ff fe3a 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002230:	e7f7      	b.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8002232:	bf00      	nop
 8002234:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8002238:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800223c:	d005      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800223e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002242:	d002      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002244:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002248:	d1dc      	bne.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 800224a:	2e00      	cmp	r6, #0
 800224c:	d1db      	bne.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800224e:	4aa0      	ldr	r2, [pc, #640]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002250:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8002252:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002254:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002258:	430b      	orrs	r3, r1
 800225a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800225c:	682b      	ldr	r3, [r5, #0]
 800225e:	0459      	lsls	r1, r3, #17
 8002260:	d52d      	bpl.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002262:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 8002266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800226a:	d04c      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x396>
 800226c:	d814      	bhi.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x328>
 800226e:	b1e3      	cbz	r3, 80022aa <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002270:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002274:	d041      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 8002276:	2601      	movs	r6, #1
      status |= ret;
 8002278:	ea44 0006 	orr.w	r0, r4, r6
 800227c:	b2c4      	uxtb	r4, r0
 800227e:	e01e      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002280:	2101      	movs	r1, #1
 8002282:	1d28      	adds	r0, r5, #4
 8002284:	f7ff fda8 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002288:	4606      	mov	r6, r0
      break;
 800228a:	e7de      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800228c:	2101      	movs	r1, #1
 800228e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002292:	f7ff fe07 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002296:	e7f7      	b.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800229c:	d005      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800229e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022a2:	d002      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80022a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80022a8:	d1e5      	bne.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 80022aa:	2e00      	cmp	r6, #0
 80022ac:	d1e4      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80022ae:	4a88      	ldr	r2, [pc, #544]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80022b0:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 80022b4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80022b6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80022ba:	430b      	orrs	r3, r1
 80022bc:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80022be:	682b      	ldr	r3, [r5, #0]
 80022c0:	041a      	lsls	r2, r3, #16
 80022c2:	d50f      	bpl.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 80022c4:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 80022c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022ca:	d022      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80022cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022d0:	d025      	beq.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80022d2:	bb53      	cbnz	r3, 800232a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 80022d4:	bb56      	cbnz	r6, 800232c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80022d6:	4a7e      	ldr	r2, [pc, #504]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80022d8:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 80022da:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80022dc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80022e0:	430b      	orrs	r3, r1
 80022e2:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80022e4:	682b      	ldr	r3, [r5, #0]
 80022e6:	01db      	lsls	r3, r3, #7
 80022e8:	d532      	bpl.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 80022ea:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	f200 808a 	bhi.w	8002406 <HAL_RCCEx_PeriphCLKConfig+0x496>
 80022f2:	e8df f003 	tbb	[pc, r3]
 80022f6:	1f24      	.short	0x1f24
 80022f8:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80022fa:	2101      	movs	r1, #1
 80022fc:	1d28      	adds	r0, r5, #4
 80022fe:	f7ff fd6b 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002302:	4606      	mov	r6, r0
      break;
 8002304:	e7d1      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002306:	2101      	movs	r1, #1
 8002308:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800230c:	f7ff fdca 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002310:	e7f7      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002312:	4a6f      	ldr	r2, [pc, #444]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002314:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002316:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800231a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800231c:	e7da      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800231e:	2101      	movs	r1, #1
 8002320:	1d28      	adds	r0, r5, #4
 8002322:	f7ff fd59 	bl	8001dd8 <RCCEx_PLL2_Config>
 8002326:	4606      	mov	r6, r0
      break;
 8002328:	e7d4      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800232a:	2601      	movs	r6, #1
      status |= ret;
 800232c:	ea44 0006 	orr.w	r0, r4, r6
 8002330:	b2c4      	uxtb	r4, r0
 8002332:	e7d7      	b.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002334:	4a66      	ldr	r2, [pc, #408]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002336:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800233c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800233e:	2e00      	cmp	r6, #0
 8002340:	d162      	bne.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002342:	4a63      	ldr	r2, [pc, #396]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002344:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002346:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002348:	f023 0303 	bic.w	r3, r3, #3
 800234c:	430b      	orrs	r3, r1
 800234e:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002350:	682b      	ldr	r3, [r5, #0]
 8002352:	025f      	lsls	r7, r3, #9
 8002354:	d542      	bpl.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002356:	4f5f      	ldr	r7, [pc, #380]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235e:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8002360:	f7fe fc80 	bl	8000c64 <HAL_GetTick>
 8002364:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	05d8      	lsls	r0, r3, #23
 800236a:	d551      	bpl.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 800236c:	2e00      	cmp	r6, #0
 800236e:	d156      	bne.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002370:	4b57      	ldr	r3, [pc, #348]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002372:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 8002376:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002378:	4042      	eors	r2, r0
 800237a:	f412 7f40 	tst.w	r2, #768	; 0x300
 800237e:	d00b      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002380:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8002382:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002384:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002388:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800238c:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800238e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002390:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002394:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8002396:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002398:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800239c:	d108      	bne.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 800239e:	f7fe fc61 	bl	8000c64 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	4f4b      	ldr	r7, [pc, #300]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 80023a4:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023ac:	0799      	lsls	r1, r3, #30
 80023ae:	d53a      	bpl.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023b0:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 80023b4:	4946      	ldr	r1, [pc, #280]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80023b6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80023ba:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80023be:	d13d      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 80023c0:	6908      	ldr	r0, [r1, #16]
 80023c2:	4a45      	ldr	r2, [pc, #276]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80023c4:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 80023c8:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80023cc:	4302      	orrs	r2, r0
 80023ce:	610a      	str	r2, [r1, #16]
 80023d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d4:	4a3e      	ldr	r2, [pc, #248]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80023d6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80023d8:	430b      	orrs	r3, r1
 80023da:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80023dc:	682b      	ldr	r3, [r5, #0]
 80023de:	07da      	lsls	r2, r3, #31
 80023e0:	d53f      	bpl.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 80023e2:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80023e4:	2b10      	cmp	r3, #16
 80023e6:	d04d      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023e8:	d82c      	bhi.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80023ea:	b38b      	cbz	r3, 8002450 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d043      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 80023f0:	2601      	movs	r6, #1
      status |= ret;
 80023f2:	ea44 0006 	orr.w	r0, r4, r6
 80023f6:	b2c4      	uxtb	r4, r0
 80023f8:	e033      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80023fa:	2102      	movs	r1, #2
 80023fc:	1d28      	adds	r0, r5, #4
 80023fe:	f7ff fceb 	bl	8001dd8 <RCCEx_PLL2_Config>
 8002402:	4606      	mov	r6, r0
      break;
 8002404:	e79b      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 8002406:	2601      	movs	r6, #1
      status |= ret;
 8002408:	ea44 0006 	orr.w	r0, r4, r6
 800240c:	b2c4      	uxtb	r4, r0
 800240e:	e79f      	b.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002410:	f7fe fc28 	bl	8000c64 <HAL_GetTick>
 8002414:	eba0 0008 	sub.w	r0, r0, r8
 8002418:	2864      	cmp	r0, #100	; 0x64
 800241a:	d9a4      	bls.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 800241c:	2603      	movs	r6, #3
      status |= ret;
 800241e:	ea44 0006 	orr.w	r0, r4, r6
 8002422:	b2c4      	uxtb	r4, r0
 8002424:	e7da      	b.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe fc1d 	bl	8000c64 <HAL_GetTick>
 800242a:	eba0 0008 	sub.w	r0, r0, r8
 800242e:	4548      	cmp	r0, r9
 8002430:	d9bb      	bls.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 8002432:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 8002436:	2603      	movs	r6, #3
        status |= ret;
 8002438:	b2c4      	uxtb	r4, r0
 800243a:	e7cf      	b.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800243c:	690a      	ldr	r2, [r1, #16]
 800243e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002442:	e7c4      	b.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002444:	2b20      	cmp	r3, #32
 8002446:	d003      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002448:	2b28      	cmp	r3, #40	; 0x28
 800244a:	d001      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800244c:	2b18      	cmp	r3, #24
 800244e:	d1cf      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 8002450:	2e00      	cmp	r6, #0
 8002452:	d1ce      	bne.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002454:	4a1e      	ldr	r2, [pc, #120]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002456:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 8002458:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800245a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800245e:	430b      	orrs	r3, r1
 8002460:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002462:	682b      	ldr	r3, [r5, #0]
 8002464:	079b      	lsls	r3, r3, #30
 8002466:	d520      	bpl.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002468:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800246a:	2b05      	cmp	r3, #5
 800246c:	d836      	bhi.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x56c>
 800246e:	e8df f003 	tbb	[pc, r3]
 8002472:	0f14      	.short	0x0f14
 8002474:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002478:	2101      	movs	r1, #1
 800247a:	1d28      	adds	r0, r5, #4
 800247c:	f7ff fcac 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002480:	4606      	mov	r6, r0
      break;
 8002482:	e7e5      	b.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002484:	2101      	movs	r1, #1
 8002486:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800248a:	f7ff fd0b 	bl	8001ea4 <RCCEx_PLL3_Config>
 800248e:	e7f7      	b.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002490:	2101      	movs	r1, #1
 8002492:	1d28      	adds	r0, r5, #4
 8002494:	f7ff fca0 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002498:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800249a:	bb06      	cbnz	r6, 80024de <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800249c:	4a0c      	ldr	r2, [pc, #48]	; (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800249e:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80024a0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80024a2:	f023 0307 	bic.w	r3, r3, #7
 80024a6:	430b      	orrs	r3, r1
 80024a8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80024aa:	682b      	ldr	r3, [r5, #0]
 80024ac:	075f      	lsls	r7, r3, #29
 80024ae:	d528      	bpl.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80024b0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80024b4:	2b05      	cmp	r3, #5
 80024b6:	d83c      	bhi.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 80024b8:	e8df f003 	tbb	[pc, r3]
 80024bc:	1a35151a 	.word	0x1a35151a
 80024c0:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80024c2:	2101      	movs	r1, #1
 80024c4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80024c8:	f7ff fcec 	bl	8001ea4 <RCCEx_PLL3_Config>
 80024cc:	e7e4      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80024ce:	bf00      	nop
 80024d0:	58024400 	.word	0x58024400
 80024d4:	58024800 	.word	0x58024800
 80024d8:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 80024dc:	2601      	movs	r6, #1
      status |= ret;
 80024de:	ea44 0006 	orr.w	r0, r4, r6
 80024e2:	b2c4      	uxtb	r4, r0
 80024e4:	e7e1      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80024e6:	2101      	movs	r1, #1
 80024e8:	1d28      	adds	r0, r5, #4
 80024ea:	f7ff fc75 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80024ee:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80024f0:	bb06      	cbnz	r6, 8002534 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80024f2:	4a99      	ldr	r2, [pc, #612]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80024f4:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 80024f8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80024fa:	f023 0307 	bic.w	r3, r3, #7
 80024fe:	430b      	orrs	r3, r1
 8002500:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	0698      	lsls	r0, r3, #26
 8002506:	d52c      	bpl.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002508:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 800250c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002510:	d03f      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8002512:	d813      	bhi.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002514:	b1db      	cbz	r3, 800254e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800251a:	d034      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 800251c:	2601      	movs	r6, #1
      status |= ret;
 800251e:	ea44 0006 	orr.w	r0, r4, r6
 8002522:	b2c4      	uxtb	r4, r0
 8002524:	e01d      	b.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002526:	2101      	movs	r1, #1
 8002528:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800252c:	f7ff fcba 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002530:	e7dd      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 8002532:	2601      	movs	r6, #1
      status |= ret;
 8002534:	ea44 0006 	orr.w	r0, r4, r6
 8002538:	b2c4      	uxtb	r4, r0
 800253a:	e7e2      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800253c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002540:	d005      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002542:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002546:	d002      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002548:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800254c:	d1e6      	bne.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 800254e:	2e00      	cmp	r6, #0
 8002550:	d1e5      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002552:	4a81      	ldr	r2, [pc, #516]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002554:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8002558:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800255a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800255e:	430b      	orrs	r3, r1
 8002560:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002562:	682b      	ldr	r3, [r5, #0]
 8002564:	0659      	lsls	r1, r3, #25
 8002566:	d52d      	bpl.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002568:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800256c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002570:	d042      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002572:	d814      	bhi.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8002574:	b1e3      	cbz	r3, 80025b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800257a:	d037      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 800257c:	2601      	movs	r6, #1
      status |= ret;
 800257e:	ea44 0006 	orr.w	r0, r4, r6
 8002582:	b2c4      	uxtb	r4, r0
 8002584:	e01e      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002586:	2100      	movs	r1, #0
 8002588:	1d28      	adds	r0, r5, #4
 800258a:	f7ff fc25 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800258e:	4606      	mov	r6, r0
      break;
 8002590:	e7dd      	b.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002592:	2102      	movs	r1, #2
 8002594:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002598:	f7ff fc84 	bl	8001ea4 <RCCEx_PLL3_Config>
 800259c:	e7f7      	b.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800259e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025a2:	d005      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80025a4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80025a8:	d002      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80025aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80025ae:	d1e5      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 80025b0:	2e00      	cmp	r6, #0
 80025b2:	d1e4      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025b4:	4a68      	ldr	r2, [pc, #416]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80025b6:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 80025ba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80025bc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80025c0:	430b      	orrs	r3, r1
 80025c2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80025c4:	682b      	ldr	r3, [r5, #0]
 80025c6:	061a      	lsls	r2, r3, #24
 80025c8:	d52f      	bpl.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80025ca:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 80025ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025d2:	f000 8095 	beq.w	8002700 <HAL_RCCEx_PeriphCLKConfig+0x790>
 80025d6:	d815      	bhi.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x694>
 80025d8:	b1eb      	cbz	r3, 8002616 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80025da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025de:	f000 8089 	beq.w	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 80025e2:	2601      	movs	r6, #1
      status |= ret;
 80025e4:	ea44 0006 	orr.w	r0, r4, r6
 80025e8:	b2c4      	uxtb	r4, r0
 80025ea:	e01e      	b.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80025ec:	2100      	movs	r1, #0
 80025ee:	1d28      	adds	r0, r5, #4
 80025f0:	f7ff fbf2 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80025f4:	4606      	mov	r6, r0
      break;
 80025f6:	e7db      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80025f8:	2102      	movs	r1, #2
 80025fa:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80025fe:	f7ff fc51 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002602:	e7f7      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002608:	d005      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800260a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800260e:	d002      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002610:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002614:	d1e5      	bne.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 8002616:	2e00      	cmp	r6, #0
 8002618:	d1e4      	bne.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800261a:	4a4f      	ldr	r2, [pc, #316]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800261c:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002620:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002622:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002626:	430b      	orrs	r3, r1
 8002628:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800262a:	682b      	ldr	r3, [r5, #0]
 800262c:	071b      	lsls	r3, r3, #28
 800262e:	d50b      	bpl.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002630:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8002634:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002638:	d168      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800263a:	2102      	movs	r1, #2
 800263c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002640:	f7ff fc30 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002644:	4304      	orrs	r4, r0
 8002646:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002648:	682b      	ldr	r3, [r5, #0]
 800264a:	06df      	lsls	r7, r3, #27
 800264c:	d50b      	bpl.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800264e:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8002652:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002656:	d160      	bne.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002658:	2102      	movs	r1, #2
 800265a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800265e:	f7ff fc21 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002662:	4304      	orrs	r4, r0
 8002664:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002666:	682b      	ldr	r3, [r5, #0]
 8002668:	0318      	lsls	r0, r3, #12
 800266a:	d517      	bpl.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 800266c:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002670:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002674:	d058      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8002676:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800267a:	d005      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x718>
 800267c:	2900      	cmp	r1, #0
 800267e:	d159      	bne.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002680:	1d28      	adds	r0, r5, #4
 8002682:	f7ff fba9 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002686:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002688:	2e00      	cmp	r6, #0
 800268a:	d154      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800268c:	4a32      	ldr	r2, [pc, #200]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800268e:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002692:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002694:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002698:	430b      	orrs	r3, r1
 800269a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800269c:	682b      	ldr	r3, [r5, #0]
 800269e:	0359      	lsls	r1, r3, #13
 80026a0:	d519      	bpl.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 80026a2:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 80026a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026aa:	d048      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80026ac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026b0:	d007      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x752>
 80026b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026b6:	d149      	bne.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026b8:	4a27      	ldr	r2, [pc, #156]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80026ba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80026bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026c0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80026c2:	2e00      	cmp	r6, #0
 80026c4:	d143      	bne.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026c6:	4a24      	ldr	r2, [pc, #144]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80026c8:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 80026cc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80026ce:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80026d2:	430b      	orrs	r3, r1
 80026d4:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80026d6:	682b      	ldr	r3, [r5, #0]
 80026d8:	03da      	lsls	r2, r3, #15
 80026da:	d54d      	bpl.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 80026dc:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d03c      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 80026e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026e6:	f000 8099 	beq.w	800281c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 80026ea:	2601      	movs	r6, #1
      status |= ret;
 80026ec:	ea44 0006 	orr.w	r0, r4, r6
 80026f0:	b2c4      	uxtb	r4, r0
 80026f2:	e041      	b.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80026f4:	2100      	movs	r1, #0
 80026f6:	1d28      	adds	r0, r5, #4
 80026f8:	f7ff fb6e 	bl	8001dd8 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80026fc:	4606      	mov	r6, r0
      break;
 80026fe:	e78a      	b.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002700:	2102      	movs	r1, #2
 8002702:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002706:	f7ff fbcd 	bl	8001ea4 <RCCEx_PLL3_Config>
 800270a:	e7f7      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800270c:	4a12      	ldr	r2, [pc, #72]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800270e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002710:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002714:	430b      	orrs	r3, r1
 8002716:	6553      	str	r3, [r2, #84]	; 0x54
 8002718:	e796      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800271a:	4a0f      	ldr	r2, [pc, #60]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800271c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800271e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002722:	430b      	orrs	r3, r1
 8002724:	6593      	str	r3, [r2, #88]	; 0x58
 8002726:	e79e      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002728:	2102      	movs	r1, #2
 800272a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800272e:	f7ff fbb9 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002732:	e7a8      	b.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8002734:	2601      	movs	r6, #1
      status |= ret;
 8002736:	ea44 0006 	orr.w	r0, r4, r6
 800273a:	b2c4      	uxtb	r4, r0
 800273c:	e7ae      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800273e:	2101      	movs	r1, #1
 8002740:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002744:	f7ff fbae 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002748:	4606      	mov	r6, r0
      break;
 800274a:	e7ba      	b.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 800274c:	2601      	movs	r6, #1
      status |= ret;
 800274e:	ea44 0006 	orr.w	r0, r4, r6
 8002752:	b2c4      	uxtb	r4, r0
 8002754:	e7bf      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x766>
 8002756:	bf00      	nop
 8002758:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800275c:	4a3b      	ldr	r2, [pc, #236]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800275e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002764:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002766:	2e00      	cmp	r6, #0
 8002768:	d1c0      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800276a:	4a38      	ldr	r2, [pc, #224]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800276c:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800276e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002774:	430b      	orrs	r3, r1
 8002776:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002778:	682b      	ldr	r3, [r5, #0]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	d506      	bpl.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800277e:	2102      	movs	r1, #2
 8002780:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002784:	f7ff fb8e 	bl	8001ea4 <RCCEx_PLL3_Config>
 8002788:	4304      	orrs	r4, r0
 800278a:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800278c:	682b      	ldr	r3, [r5, #0]
 800278e:	039f      	lsls	r7, r3, #14
 8002790:	d50e      	bpl.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 8002792:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8002794:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002798:	d051      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 800279a:	d845      	bhi.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800279c:	2900      	cmp	r1, #0
 800279e:	d149      	bne.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 80027a0:	2e00      	cmp	r6, #0
 80027a2:	d148      	bne.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027a4:	4829      	ldr	r0, [pc, #164]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80027a6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80027a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80027ac:	430a      	orrs	r2, r1
 80027ae:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80027b0:	02de      	lsls	r6, r3, #11
 80027b2:	d506      	bpl.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80027b4:	4925      	ldr	r1, [pc, #148]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80027b6:	6f28      	ldr	r0, [r5, #112]	; 0x70
 80027b8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80027ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027be:	4302      	orrs	r2, r0
 80027c0:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80027c2:	00d8      	lsls	r0, r3, #3
 80027c4:	d507      	bpl.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80027c6:	4921      	ldr	r1, [pc, #132]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80027c8:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 80027cc:	690a      	ldr	r2, [r1, #16]
 80027ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80027d2:	4302      	orrs	r2, r0
 80027d4:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027d6:	0299      	lsls	r1, r3, #10
 80027d8:	d506      	bpl.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027da:	491c      	ldr	r1, [pc, #112]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80027dc:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 80027de:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80027e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80027e4:	4302      	orrs	r2, r0
 80027e6:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80027e8:	005a      	lsls	r2, r3, #1
 80027ea:	d509      	bpl.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80027ec:	4a17      	ldr	r2, [pc, #92]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80027ee:	6911      	ldr	r1, [r2, #16]
 80027f0:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80027f4:	6111      	str	r1, [r2, #16]
 80027f6:	6911      	ldr	r1, [r2, #16]
 80027f8:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 80027fc:	4301      	orrs	r1, r0
 80027fe:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002800:	2b00      	cmp	r3, #0
 8002802:	da06      	bge.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002804:	4a11      	ldr	r2, [pc, #68]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002806:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8002808:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800280a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800280e:	430b      	orrs	r3, r1
 8002810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002812:	1c20      	adds	r0, r4, #0
 8002814:	bf18      	it	ne
 8002816:	2001      	movne	r0, #1
}
 8002818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800281c:	2102      	movs	r1, #2
 800281e:	1d28      	adds	r0, r5, #4
 8002820:	f7ff fada 	bl	8001dd8 <RCCEx_PLL2_Config>
 8002824:	4606      	mov	r6, r0
      break;
 8002826:	e79e      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 8002828:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800282c:	d0b8      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800282e:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002832:	d0b5      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8002834:	2601      	movs	r6, #1
      status |= ret;
 8002836:	ea44 0006 	orr.w	r0, r4, r6
 800283a:	b2c4      	uxtb	r4, r0
 800283c:	e7b8      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800283e:	4803      	ldr	r0, [pc, #12]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002840:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002842:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002846:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8002848:	e7aa      	b.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800284a:	bf00      	nop
 800284c:	58024400 	.word	0x58024400

08002850 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002850:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8002852:	f7ff fa7b 	bl	8001d4c <HAL_RCC_GetHCLKFreq>
 8002856:	4b07      	ldr	r3, [pc, #28]	; (8002874 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002858:	2210      	movs	r2, #16
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	fa92 f2a2 	rbit	r2, r2
 8002860:	fab2 f282 	clz	r2, r2
 8002864:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002868:	40d3      	lsrs	r3, r2
 800286a:	4a03      	ldr	r2, [pc, #12]	; (8002878 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800286c:	5cd3      	ldrb	r3, [r2, r3]
}
 800286e:	40d8      	lsrs	r0, r3
 8002870:	bd08      	pop	{r3, pc}
 8002872:	bf00      	nop
 8002874:	58024400 	.word	0x58024400
 8002878:	08003560 	.word	0x08003560

0800287c <HAL_RCCEx_GetPLL2ClockFreq>:
{
 800287c:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800287e:	4c4a      	ldr	r4, [pc, #296]	; (80029a8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8002880:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80029ac <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8002884:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8002886:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8002888:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800288a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 800288c:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8002890:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002894:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8002898:	4353      	muls	r3, r2
 800289a:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800289e:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80028a2:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80028a4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80028a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80028ac:	d002      	beq.n	80028b4 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 80028ae:	d30e      	bcc.n	80028ce <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d068      	beq.n	8002986 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80028b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028b6:	4a3e      	ldr	r2, [pc, #248]	; (80029b0 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 80028b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028bc:	ee07 3a10 	vmov	s14, r3
 80028c0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80028c4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80028c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028cc:	e067      	b.n	800299e <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028ce:	6823      	ldr	r3, [r4, #0]
 80028d0:	4a38      	ldr	r2, [pc, #224]	; (80029b4 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 80028d2:	f013 0f20 	tst.w	r3, #32
 80028d6:	d042      	beq.n	800295e <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80028d8:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80028da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80028dc:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80028e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80028e4:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80028e6:	fbb2 f2f1 	udiv	r2, r2, r1
 80028ea:	ee07 2a10 	vmov	s14, r2
 80028ee:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80028f2:	ee07 3a10 	vmov	s14, r3
 80028f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80028fa:	eea6 7a25 	vfma.f32	s14, s12, s11
 80028fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002902:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 8002906:	4a28      	ldr	r2, [pc, #160]	; (80029a8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8002908:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800290a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800290e:	3301      	adds	r3, #1
 8002910:	ee07 3a10 	vmov	s14, r3
 8002914:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002918:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800291c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002920:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 8002924:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002926:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800292a:	3301      	adds	r3, #1
 800292c:	ee07 3a10 	vmov	s14, r3
 8002930:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002934:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002938:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800293c:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8002940:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002942:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002946:	3301      	adds	r3, #1
 8002948:	ee07 3a10 	vmov	s14, r3
 800294c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002950:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002954:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002958:	edc0 6a02 	vstr	s13, [r0, #8]
 800295c:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800295e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002964:	ee07 3a10 	vmov	s14, r3
 8002968:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800296c:	fbb2 f3f1 	udiv	r3, r2, r1
 8002970:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002978:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800297c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002980:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002984:	e7bf      	b.n	8002906 <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002986:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002988:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 800298a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800298e:	ee07 3a10 	vmov	s14, r3
 8002992:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002996:	eea6 7a25 	vfma.f32	s14, s12, s11
 800299a:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800299e:	fbb2 f2f1 	udiv	r2, r2, r1
 80029a2:	ee07 2a90 	vmov	s15, r2
 80029a6:	e7e9      	b.n	800297c <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 80029a8:	58024400 	.word	0x58024400
 80029ac:	39000000 	.word	0x39000000
 80029b0:	003d0900 	.word	0x003d0900
 80029b4:	03d09000 	.word	0x03d09000
 80029b8:	007a1200 	.word	0x007a1200

080029bc <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80029bc:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80029be:	4c4a      	ldr	r4, [pc, #296]	; (8002ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 80029c0:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8002aec <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 80029c4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80029c6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 80029c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80029ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80029cc:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 80029d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80029d4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 80029d8:	4353      	muls	r3, r2
 80029da:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80029de:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80029e2:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80029e4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80029e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80029ec:	d002      	beq.n	80029f4 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 80029ee:	d30e      	bcc.n	8002a0e <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d068      	beq.n	8002ac6 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80029f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029f6:	4a3e      	ldr	r2, [pc, #248]	; (8002af0 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 80029f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fc:	ee07 3a10 	vmov	s14, r3
 8002a00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002a04:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a0c:	e067      	b.n	8002ade <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	4a38      	ldr	r2, [pc, #224]	; (8002af4 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 8002a12:	f013 0f20 	tst.w	r3, #32
 8002a16:	d042      	beq.n	8002a9e <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002a18:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002a1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002a1c:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002a24:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002a26:	fbb2 f2f1 	udiv	r2, r2, r1
 8002a2a:	ee07 2a10 	vmov	s14, r2
 8002a2e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002a32:	ee07 3a10 	vmov	s14, r3
 8002a36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002a3a:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002a3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a42:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 8002a46:	4a28      	ldr	r2, [pc, #160]	; (8002ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8002a48:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a4a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002a4e:	3301      	adds	r3, #1
 8002a50:	ee07 3a10 	vmov	s14, r3
 8002a54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002a58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a5c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002a60:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8002a64:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a66:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	ee07 3a10 	vmov	s14, r3
 8002a70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002a74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a78:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002a7c:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8002a80:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a82:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002a86:	3301      	adds	r3, #1
 8002a88:	ee07 3a10 	vmov	s14, r3
 8002a8c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002a90:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a94:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002a98:	edc0 6a02 	vstr	s13, [r0, #8]
 8002a9c:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002a9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa4:	ee07 3a10 	vmov	s14, r3
 8002aa8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002aac:	fbb2 f3f1 	udiv	r3, r2, r1
 8002ab0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002ab4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ab8:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac0:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002ac4:	e7bf      	b.n	8002a46 <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002ac6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ac8:	4a0b      	ldr	r2, [pc, #44]	; (8002af8 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 8002aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ace:	ee07 3a10 	vmov	s14, r3
 8002ad2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002ad6:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002ada:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002ade:	fbb2 f2f1 	udiv	r2, r2, r1
 8002ae2:	ee07 2a90 	vmov	s15, r2
 8002ae6:	e7e9      	b.n	8002abc <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8002ae8:	58024400 	.word	0x58024400
 8002aec:	39000000 	.word	0x39000000
 8002af0:	003d0900 	.word	0x003d0900
 8002af4:	03d09000 	.word	0x03d09000
 8002af8:	007a1200 	.word	0x007a1200

08002afc <HAL_RCCEx_GetD1SysClockFreq>:
{
 8002afc:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8002afe:	f7fe ffaf 	bl	8001a60 <HAL_RCC_GetSysClockFreq>
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8002b04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	fa92 f2a2 	rbit	r2, r2
 8002b0e:	fab2 f282 	clz	r2, r2
 8002b12:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002b16:	40d3      	lsrs	r3, r2
 8002b18:	4a03      	ldr	r2, [pc, #12]	; (8002b28 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8002b1a:	5cd3      	ldrb	r3, [r2, r3]
 8002b1c:	40d8      	lsrs	r0, r3
 8002b1e:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8002b20:	6018      	str	r0, [r3, #0]
}
 8002b22:	bd08      	pop	{r3, pc}
 8002b24:	58024400 	.word	0x58024400
 8002b28:	08003560 	.word	0x08003560
 8002b2c:	20000000 	.word	0x20000000

08002b30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b34:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8002b36:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8002b38:	6805      	ldr	r5, [r0, #0]
{
 8002b3a:	b087      	sub	sp, #28
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002b3c:	68a3      	ldr	r3, [r4, #8]
 8002b3e:	6922      	ldr	r2, [r4, #16]
 8002b40:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002b42:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b44:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002b46:	4313      	orrs	r3, r2
 8002b48:	6962      	ldr	r2, [r4, #20]
 8002b4a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002b4c:	4ab3      	ldr	r2, [pc, #716]	; (8002e1c <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002b4e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002b50:	4032      	ands	r2, r6
 8002b52:	4313      	orrs	r3, r2

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b54:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002b56:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b58:	686b      	ldr	r3, [r5, #4]
 8002b5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b5e:	4313      	orrs	r3, r2
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART)
   * - set TXFTCFG bit according to husart->Init.TXFIFOThreshold value
   * - set RXFTCFG bit according to husart->Init.RXFIFOThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b60:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b62:	606b      	str	r3, [r5, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b64:	4bae      	ldr	r3, [pc, #696]	; (8002e20 <UART_SetConfig+0x2f0>)
 8002b66:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b68:	bf1c      	itt	ne
 8002b6a:	6a23      	ldrne	r3, [r4, #32]
 8002b6c:	431a      	orrne	r2, r3
  }

  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8002b6e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8002b72:	bf02      	ittt	eq
 8002b74:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 8002b76:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 8002b78:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

/*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - UART Clock Prescaler : set PRESCALER according to huart->Init.Prescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002b7a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8002b7c:	bf08      	it	eq
 8002b7e:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b80:	68ab      	ldr	r3, [r5, #8]
 8002b82:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8002b86:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002b8e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002b90:	f023 030f 	bic.w	r3, r3, #15
 8002b94:	430b      	orrs	r3, r1
 8002b96:	62eb      	str	r3, [r5, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b98:	4ba2      	ldr	r3, [pc, #648]	; (8002e24 <UART_SetConfig+0x2f4>)
 8002b9a:	429d      	cmp	r5, r3
 8002b9c:	d11c      	bne.n	8002bd8 <UART_SetConfig+0xa8>
 8002b9e:	4ba2      	ldr	r3, [pc, #648]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ba6:	2b28      	cmp	r3, #40	; 0x28
 8002ba8:	f200 825e 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002bac:	4a9f      	ldr	r2, [pc, #636]	; (8002e2c <UART_SetConfig+0x2fc>)
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bae:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002bb2:	5cd3      	ldrb	r3, [r2, r3]
 8002bb4:	f040 81e6 	bne.w	8002f84 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	f000 81ba 	beq.w	8002f32 <UART_SetConfig+0x402>
 8002bbe:	f200 816e 	bhi.w	8002e9e <UART_SetConfig+0x36e>
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	f000 8197 	beq.w	8002ef6 <UART_SetConfig+0x3c6>
 8002bc8:	f0c0 817d 	bcc.w	8002ec6 <UART_SetConfig+0x396>
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	f000 8195 	beq.w	8002efc <UART_SetConfig+0x3cc>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	e186      	b.n	8002ee6 <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bd8:	4b95      	ldr	r3, [pc, #596]	; (8002e30 <UART_SetConfig+0x300>)
 8002bda:	429d      	cmp	r5, r3
 8002bdc:	d108      	bne.n	8002bf0 <UART_SetConfig+0xc0>
 8002bde:	4b92      	ldr	r3, [pc, #584]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	2b05      	cmp	r3, #5
 8002be8:	f200 823e 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002bec:	4a91      	ldr	r2, [pc, #580]	; (8002e34 <UART_SetConfig+0x304>)
 8002bee:	e7de      	b.n	8002bae <UART_SetConfig+0x7e>
 8002bf0:	4b91      	ldr	r3, [pc, #580]	; (8002e38 <UART_SetConfig+0x308>)
 8002bf2:	429d      	cmp	r5, r3
 8002bf4:	d108      	bne.n	8002c08 <UART_SetConfig+0xd8>
 8002bf6:	4b8c      	ldr	r3, [pc, #560]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	f200 8232 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c04:	4a8d      	ldr	r2, [pc, #564]	; (8002e3c <UART_SetConfig+0x30c>)
 8002c06:	e7d2      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c08:	4b8d      	ldr	r3, [pc, #564]	; (8002e40 <UART_SetConfig+0x310>)
 8002c0a:	429d      	cmp	r5, r3
 8002c0c:	d108      	bne.n	8002c20 <UART_SetConfig+0xf0>
 8002c0e:	4b86      	ldr	r3, [pc, #536]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	2b05      	cmp	r3, #5
 8002c18:	f200 8226 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c1c:	4a89      	ldr	r2, [pc, #548]	; (8002e44 <UART_SetConfig+0x314>)
 8002c1e:	e7c6      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c20:	4b89      	ldr	r3, [pc, #548]	; (8002e48 <UART_SetConfig+0x318>)
 8002c22:	429d      	cmp	r5, r3
 8002c24:	d108      	bne.n	8002c38 <UART_SetConfig+0x108>
 8002c26:	4b80      	ldr	r3, [pc, #512]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	2b05      	cmp	r3, #5
 8002c30:	f200 821a 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c34:	4a85      	ldr	r2, [pc, #532]	; (8002e4c <UART_SetConfig+0x31c>)
 8002c36:	e7ba      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c38:	4b85      	ldr	r3, [pc, #532]	; (8002e50 <UART_SetConfig+0x320>)
 8002c3a:	429d      	cmp	r5, r3
 8002c3c:	d108      	bne.n	8002c50 <UART_SetConfig+0x120>
 8002c3e:	4b7a      	ldr	r3, [pc, #488]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c46:	2b28      	cmp	r3, #40	; 0x28
 8002c48:	f200 820e 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c4c:	4a81      	ldr	r2, [pc, #516]	; (8002e54 <UART_SetConfig+0x324>)
 8002c4e:	e7ae      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c50:	4b81      	ldr	r3, [pc, #516]	; (8002e58 <UART_SetConfig+0x328>)
 8002c52:	429d      	cmp	r5, r3
 8002c54:	d108      	bne.n	8002c68 <UART_SetConfig+0x138>
 8002c56:	4b74      	ldr	r3, [pc, #464]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	2b05      	cmp	r3, #5
 8002c60:	f200 8202 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c64:	4a7d      	ldr	r2, [pc, #500]	; (8002e5c <UART_SetConfig+0x32c>)
 8002c66:	e7a2      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c68:	4b7d      	ldr	r3, [pc, #500]	; (8002e60 <UART_SetConfig+0x330>)
 8002c6a:	429d      	cmp	r5, r3
 8002c6c:	d108      	bne.n	8002c80 <UART_SetConfig+0x150>
 8002c6e:	4b6e      	ldr	r3, [pc, #440]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	2b05      	cmp	r3, #5
 8002c78:	f200 81f6 	bhi.w	8003068 <UART_SetConfig+0x538>
 8002c7c:	4a79      	ldr	r2, [pc, #484]	; (8002e64 <UART_SetConfig+0x334>)
 8002c7e:	e796      	b.n	8002bae <UART_SetConfig+0x7e>
 8002c80:	4b67      	ldr	r3, [pc, #412]	; (8002e20 <UART_SetConfig+0x2f0>)
 8002c82:	429d      	cmp	r5, r3
 8002c84:	f040 81f0 	bne.w	8003068 <UART_SetConfig+0x538>
 8002c88:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002c8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002c8e:	f002 0207 	and.w	r2, r2, #7
 8002c92:	2a05      	cmp	r2, #5
 8002c94:	d901      	bls.n	8002c9a <UART_SetConfig+0x16a>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
      break;
    }
  }

  return ret;
 8002c98:	e080      	b.n	8002d9c <UART_SetConfig+0x26c>
 8002c9a:	4973      	ldr	r1, [pc, #460]	; (8002e68 <UART_SetConfig+0x338>)
 8002c9c:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 8002c9e:	2d08      	cmp	r5, #8
 8002ca0:	d02f      	beq.n	8002d02 <UART_SetConfig+0x1d2>
 8002ca2:	d808      	bhi.n	8002cb6 <UART_SetConfig+0x186>
 8002ca4:	2d02      	cmp	r5, #2
 8002ca6:	d021      	beq.n	8002cec <UART_SetConfig+0x1bc>
 8002ca8:	2d04      	cmp	r5, #4
 8002caa:	d1f4      	bne.n	8002c96 <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002cac:	4668      	mov	r0, sp
 8002cae:	f7ff fde5 	bl	800287c <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 8002cb2:	9801      	ldr	r0, [sp, #4]
      break;
 8002cb4:	e01c      	b.n	8002cf0 <UART_SetConfig+0x1c0>
    switch (clocksource)
 8002cb6:	2d20      	cmp	r5, #32
 8002cb8:	d005      	beq.n	8002cc6 <UART_SetConfig+0x196>
 8002cba:	2d40      	cmp	r5, #64	; 0x40
 8002cbc:	d01c      	beq.n	8002cf8 <UART_SetConfig+0x1c8>
 8002cbe:	2d10      	cmp	r5, #16
 8002cc0:	d1e9      	bne.n	8002c96 <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 8002cc2:	486a      	ldr	r0, [pc, #424]	; (8002e6c <UART_SetConfig+0x33c>)
 8002cc4:	e001      	b.n	8002cca <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 8002cc6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8002cca:	6866      	ldr	r6, [r4, #4]
 8002ccc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8002cd0:	4283      	cmp	r3, r0
 8002cd2:	d8e0      	bhi.n	8002c96 <UART_SetConfig+0x166>
 8002cd4:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 8002cd8:	d8dd      	bhi.n	8002c96 <UART_SetConfig+0x166>
        switch (clocksource)
 8002cda:	2d08      	cmp	r5, #8
 8002cdc:	d078      	beq.n	8002dd0 <UART_SetConfig+0x2a0>
 8002cde:	d81a      	bhi.n	8002d16 <UART_SetConfig+0x1e6>
 8002ce0:	2d02      	cmp	r5, #2
 8002ce2:	d038      	beq.n	8002d56 <UART_SetConfig+0x226>
 8002ce4:	2d04      	cmp	r5, #4
 8002ce6:	d05d      	beq.n	8002da4 <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e04f      	b.n	8002d8c <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 8002cec:	f7ff fdb0 	bl	8002850 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	d1ea      	bne.n	8002cca <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cf4:	2300      	movs	r3, #0
      break;
 8002cf6:	e051      	b.n	8002d9c <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002cf8:	a803      	add	r0, sp, #12
 8002cfa:	f7ff fe5f 	bl	80029bc <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 8002cfe:	9804      	ldr	r0, [sp, #16]
      break;
 8002d00:	e7f6      	b.n	8002cf0 <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	485a      	ldr	r0, [pc, #360]	; (8002e70 <UART_SetConfig+0x340>)
 8002d06:	f012 0f20 	tst.w	r2, #32
 8002d0a:	d0de      	beq.n	8002cca <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002d12:	40d8      	lsrs	r0, r3
 8002d14:	e7d9      	b.n	8002cca <UART_SetConfig+0x19a>
        switch (clocksource)
 8002d16:	2d20      	cmp	r5, #32
 8002d18:	f000 80b0 	beq.w	8002e7c <UART_SetConfig+0x34c>
 8002d1c:	2d40      	cmp	r5, #64	; 0x40
 8002d1e:	d04c      	beq.n	8002dba <UART_SetConfig+0x28a>
 8002d20:	2d10      	cmp	r5, #16
 8002d22:	d1e1      	bne.n	8002ce8 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002d24:	4b53      	ldr	r3, [pc, #332]	; (8002e74 <UART_SetConfig+0x344>)
 8002d26:	2100      	movs	r1, #0
 8002d28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002d2a:	4850      	ldr	r0, [pc, #320]	; (8002e6c <UART_SetConfig+0x33c>)
 8002d2c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d30:	2300      	movs	r3, #0
 8002d32:	f7fd fad1 	bl	80002d8 <__aeabi_uldivmod>
 8002d36:	4632      	mov	r2, r6
 8002d38:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8002d42:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8002d46:	0870      	lsrs	r0, r6, #1
 8002d48:	eb18 0500 	adds.w	r5, r8, r0
 8002d4c:	f149 0600 	adc.w	r6, r9, #0
 8002d50:	4628      	mov	r0, r5
 8002d52:	4631      	mov	r1, r6
 8002d54:	e017      	b.n	8002d86 <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002d56:	f7ff fd7b 	bl	8002850 <HAL_RCCEx_GetD3PCLK1Freq>
 8002d5a:	4b46      	ldr	r3, [pc, #280]	; (8002e74 <UART_SetConfig+0x344>)
 8002d5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002d5e:	6865      	ldr	r5, [r4, #4]
 8002d60:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d64:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002d66:	2100      	movs	r1, #0
 8002d68:	f7fd fab6 	bl	80002d8 <__aeabi_uldivmod>
 8002d6c:	462a      	mov	r2, r5
 8002d6e:	020f      	lsls	r7, r1, #8
 8002d70:	2300      	movs	r3, #0
 8002d72:	0206      	lsls	r6, r0, #8
 8002d74:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8002d78:	0868      	lsrs	r0, r5, #1
 8002d7a:	eb16 0800 	adds.w	r8, r6, r0
 8002d7e:	f147 0900 	adc.w	r9, r7, #0
 8002d82:	4640      	mov	r0, r8
 8002d84:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002d86:	f7fd faa7 	bl	80002d8 <__aeabi_uldivmod>
          break;
 8002d8a:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8002d8c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002d90:	4a39      	ldr	r2, [pc, #228]	; (8002e78 <UART_SetConfig+0x348>)
 8002d92:	4291      	cmp	r1, r2
 8002d94:	f63f af7f 	bhi.w	8002c96 <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 8002d98:	6822      	ldr	r2, [r4, #0]
 8002d9a:	60d0      	str	r0, [r2, #12]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	b007      	add	sp, #28
 8002da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002da4:	4668      	mov	r0, sp
 8002da6:	f7ff fd69 	bl	800287c <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002daa:	4b32      	ldr	r3, [pc, #200]	; (8002e74 <UART_SetConfig+0x344>)
 8002dac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002dae:	6865      	ldr	r5, [r4, #4]
 8002db0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002db4:	2300      	movs	r3, #0
 8002db6:	9801      	ldr	r0, [sp, #4]
 8002db8:	e7d5      	b.n	8002d66 <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002dba:	a803      	add	r0, sp, #12
 8002dbc:	f7ff fdfe 	bl	80029bc <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002dc0:	4b2c      	ldr	r3, [pc, #176]	; (8002e74 <UART_SetConfig+0x344>)
 8002dc2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002dc4:	6865      	ldr	r5, [r4, #4]
 8002dc6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	9804      	ldr	r0, [sp, #16]
 8002dce:	e7ca      	b.n	8002d66 <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dd0:	4915      	ldr	r1, [pc, #84]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002dd2:	0877      	lsrs	r7, r6, #1
 8002dd4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002dd6:	680d      	ldr	r5, [r1, #0]
 8002dd8:	4b26      	ldr	r3, [pc, #152]	; (8002e74 <UART_SetConfig+0x344>)
 8002dda:	f015 0520 	ands.w	r5, r5, #32
 8002dde:	d017      	beq.n	8002e10 <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8002de0:	6809      	ldr	r1, [r1, #0]
 8002de2:	4823      	ldr	r0, [pc, #140]	; (8002e70 <UART_SetConfig+0x340>)
 8002de4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002de8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002dec:	2300      	movs	r3, #0
 8002dee:	40c8      	lsrs	r0, r1
 8002df0:	2100      	movs	r1, #0
 8002df2:	f7fd fa71 	bl	80002d8 <__aeabi_uldivmod>
 8002df6:	4632      	mov	r2, r6
 8002df8:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8002e02:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8002e06:	eb18 0007 	adds.w	r0, r8, r7
 8002e0a:	f149 0100 	adc.w	r1, r9, #0
 8002e0e:	e7ba      	b.n	8002d86 <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e10:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e14:	2300      	movs	r3, #0
 8002e16:	4816      	ldr	r0, [pc, #88]	; (8002e70 <UART_SetConfig+0x340>)
 8002e18:	e7ea      	b.n	8002df0 <UART_SetConfig+0x2c0>
 8002e1a:	bf00      	nop
 8002e1c:	cfff69f3 	.word	0xcfff69f3
 8002e20:	58000c00 	.word	0x58000c00
 8002e24:	40011000 	.word	0x40011000
 8002e28:	58024400 	.word	0x58024400
 8002e2c:	08003570 	.word	0x08003570
 8002e30:	40004400 	.word	0x40004400
 8002e34:	08003599 	.word	0x08003599
 8002e38:	40004800 	.word	0x40004800
 8002e3c:	08003599 	.word	0x08003599
 8002e40:	40004c00 	.word	0x40004c00
 8002e44:	08003599 	.word	0x08003599
 8002e48:	40005000 	.word	0x40005000
 8002e4c:	08003599 	.word	0x08003599
 8002e50:	40011400 	.word	0x40011400
 8002e54:	08003570 	.word	0x08003570
 8002e58:	40007800 	.word	0x40007800
 8002e5c:	08003599 	.word	0x08003599
 8002e60:	40007c00 	.word	0x40007c00
 8002e64:	08003599 	.word	0x08003599
 8002e68:	0800359f 	.word	0x0800359f
 8002e6c:	003d0900 	.word	0x003d0900
 8002e70:	03d09000 	.word	0x03d09000
 8002e74:	080035a6 	.word	0x080035a6
 8002e78:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e7c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e7e:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8002e82:	4b7c      	ldr	r3, [pc, #496]	; (8003074 <UART_SetConfig+0x544>)
 8002e84:	0870      	lsrs	r0, r6, #1
 8002e86:	2100      	movs	r1, #0
 8002e88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e8c:	4632      	mov	r2, r6
 8002e8e:	f44f 7680 	mov.w	r6, #256	; 0x100
 8002e92:	fbb5 f5f3 	udiv	r5, r5, r3
 8002e96:	2300      	movs	r3, #0
 8002e98:	fbe5 0106 	umlal	r0, r1, r5, r6
 8002e9c:	e773      	b.n	8002d86 <UART_SetConfig+0x256>
    switch (clocksource)
 8002e9e:	2b20      	cmp	r3, #32
 8002ea0:	d068      	beq.n	8002f74 <UART_SetConfig+0x444>
 8002ea2:	2b40      	cmp	r3, #64	; 0x40
 8002ea4:	d03b      	beq.n	8002f1e <UART_SetConfig+0x3ee>
 8002ea6:	2b10      	cmp	r3, #16
 8002ea8:	f47f ae93 	bne.w	8002bd2 <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002eac:	4b71      	ldr	r3, [pc, #452]	; (8003074 <UART_SetConfig+0x544>)
 8002eae:	4a72      	ldr	r2, [pc, #456]	; (8003078 <UART_SetConfig+0x548>)
 8002eb0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002eb4:	6860      	ldr	r0, [r4, #4]
 8002eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eba:	0842      	lsrs	r2, r0, #1
 8002ebc:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002ec0:	fbb2 f2f0 	udiv	r2, r2, r0
 8002ec4:	e00d      	b.n	8002ee2 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002ec6:	f7fe ff5b 	bl	8001d80 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002eca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002ecc:	4a69      	ldr	r2, [pc, #420]	; (8003074 <UART_SetConfig+0x544>)
 8002ece:	6863      	ldr	r3, [r4, #4]
 8002ed0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002ed4:	fbb0 f0f2 	udiv	r0, r0, r2
 8002ed8:	085a      	lsrs	r2, r3, #1
 8002eda:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002ede:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ee2:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002ee6:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002eea:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8002eee:	6820      	ldr	r0, [r4, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	60c2      	str	r2, [r0, #12]
 8002ef4:	e752      	b.n	8002d9c <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002ef6:	f7fe ff59 	bl	8001dac <HAL_RCC_GetPCLK2Freq>
 8002efa:	e7e6      	b.n	8002eca <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002efc:	4668      	mov	r0, sp
 8002efe:	f7ff fcbd 	bl	800287c <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f02:	4b5c      	ldr	r3, [pc, #368]	; (8003074 <UART_SetConfig+0x544>)
 8002f04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f06:	6861      	ldr	r1, [r4, #4]
 8002f08:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002f0c:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f12:	084a      	lsrs	r2, r1, #1
 8002f14:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002f18:	fbb2 f2f1 	udiv	r2, r2, r1
 8002f1c:	e7e1      	b.n	8002ee2 <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002f1e:	a803      	add	r0, sp, #12
 8002f20:	f7ff fd4c 	bl	80029bc <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f24:	4b53      	ldr	r3, [pc, #332]	; (8003074 <UART_SetConfig+0x544>)
 8002f26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f28:	6861      	ldr	r1, [r4, #4]
 8002f2a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002f2e:	9b04      	ldr	r3, [sp, #16]
 8002f30:	e7ed      	b.n	8002f0e <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f32:	4a52      	ldr	r2, [pc, #328]	; (800307c <UART_SetConfig+0x54c>)
 8002f34:	4852      	ldr	r0, [pc, #328]	; (8003080 <UART_SetConfig+0x550>)
 8002f36:	6813      	ldr	r3, [r2, #0]
 8002f38:	6865      	ldr	r5, [r4, #4]
 8002f3a:	f013 0320 	ands.w	r3, r3, #32
 8002f3e:	4e4d      	ldr	r6, [pc, #308]	; (8003074 <UART_SetConfig+0x544>)
 8002f40:	d00d      	beq.n	8002f5e <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002f48:	40d0      	lsrs	r0, r2
 8002f4a:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8002f4e:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f52:	086a      	lsrs	r2, r5, #1
 8002f54:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002f58:	fbb2 f2f5 	udiv	r2, r2, r5
 8002f5c:	e7c1      	b.n	8002ee2 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f5e:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8002f62:	fbb0 f0f2 	udiv	r0, r0, r2
 8002f66:	086a      	lsrs	r2, r5, #1
 8002f68:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002f6c:	fbb2 f2f5 	udiv	r2, r2, r5
 8002f70:	b292      	uxth	r2, r2
 8002f72:	e7b8      	b.n	8002ee6 <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f74:	4b3f      	ldr	r3, [pc, #252]	; (8003074 <UART_SetConfig+0x544>)
 8002f76:	6865      	ldr	r5, [r4, #4]
 8002f78:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002f7c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f80:	b280      	uxth	r0, r0
 8002f82:	e7e6      	b.n	8002f52 <UART_SetConfig+0x422>
    switch (clocksource)
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d046      	beq.n	8003016 <UART_SetConfig+0x4e6>
 8002f88:	d818      	bhi.n	8002fbc <UART_SetConfig+0x48c>
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d035      	beq.n	8002ffa <UART_SetConfig+0x4ca>
 8002f8e:	d324      	bcc.n	8002fda <UART_SetConfig+0x4aa>
 8002f90:	2b04      	cmp	r3, #4
 8002f92:	f47f ae80 	bne.w	8002c96 <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002f96:	4668      	mov	r0, sp
 8002f98:	f7ff fc70 	bl	800287c <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f9c:	4b35      	ldr	r3, [pc, #212]	; (8003074 <UART_SetConfig+0x544>)
 8002f9e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002fa0:	e894 0006 	ldmia.w	r4, {r1, r2}
 8002fa4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8002fa8:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002faa:	fbb3 f3f0 	udiv	r3, r3, r0
 8002fae:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002fb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	60cb      	str	r3, [r1, #12]
 8002fba:	e69b      	b.n	8002cf4 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d04c      	beq.n	800305a <UART_SetConfig+0x52a>
 8002fc0:	2b40      	cmp	r3, #64	; 0x40
 8002fc2:	d01d      	beq.n	8003000 <UART_SetConfig+0x4d0>
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	f47f ae66 	bne.w	8002c96 <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fca:	4b2a      	ldr	r3, [pc, #168]	; (8003074 <UART_SetConfig+0x544>)
 8002fcc:	6862      	ldr	r2, [r4, #4]
 8002fce:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8002fd2:	4b29      	ldr	r3, [pc, #164]	; (8003078 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd8:	e008      	b.n	8002fec <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002fda:	f7fe fed1 	bl	8001d80 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002fde:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002fe0:	4b24      	ldr	r3, [pc, #144]	; (8003074 <UART_SetConfig+0x544>)
 8002fe2:	6862      	ldr	r2, [r4, #4]
 8002fe4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002fe8:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fec:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	60eb      	str	r3, [r5, #12]
 8002ff8:	e67c      	b.n	8002cf4 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002ffa:	f7fe fed7 	bl	8001dac <HAL_RCC_GetPCLK2Freq>
 8002ffe:	e7ee      	b.n	8002fde <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003000:	a803      	add	r0, sp, #12
 8003002:	f7ff fcdb 	bl	80029bc <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003006:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <UART_SetConfig+0x544>)
 8003008:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800300a:	e894 0006 	ldmia.w	r4, {r1, r2}
 800300e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003012:	9b04      	ldr	r3, [sp, #16]
 8003014:	e7c9      	b.n	8002faa <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003016:	4e19      	ldr	r6, [pc, #100]	; (800307c <UART_SetConfig+0x54c>)
 8003018:	6860      	ldr	r0, [r4, #4]
 800301a:	6833      	ldr	r3, [r6, #0]
 800301c:	4a18      	ldr	r2, [pc, #96]	; (8003080 <UART_SetConfig+0x550>)
 800301e:	f013 0320 	ands.w	r3, r3, #32
 8003022:	4c14      	ldr	r4, [pc, #80]	; (8003074 <UART_SetConfig+0x544>)
 8003024:	d00e      	beq.n	8003044 <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003026:	6833      	ldr	r3, [r6, #0]
 8003028:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800302c:	40da      	lsrs	r2, r3
 800302e:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 8003032:	fbb2 f2f3 	udiv	r2, r2, r3
 8003036:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 800303a:	fbb2 f2f0 	udiv	r2, r2, r0
 800303e:	b292      	uxth	r2, r2
 8003040:	60ea      	str	r2, [r5, #12]
 8003042:	e657      	b.n	8002cf4 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003044:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 8003048:	fbb2 f2f1 	udiv	r2, r2, r1
 800304c:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003050:	fbb2 f2f0 	udiv	r2, r2, r0
 8003054:	b292      	uxth	r2, r2
 8003056:	60ea      	str	r2, [r5, #12]
 8003058:	e6a0      	b.n	8002d9c <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800305a:	4b06      	ldr	r3, [pc, #24]	; (8003074 <UART_SetConfig+0x544>)
 800305c:	6862      	ldr	r2, [r4, #4]
 800305e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003062:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003066:	e7b5      	b.n	8002fd4 <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003068:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800306c:	f47f ae13 	bne.w	8002c96 <UART_SetConfig+0x166>
 8003070:	e5af      	b.n	8002bd2 <UART_SetConfig+0xa2>
 8003072:	bf00      	nop
 8003074:	080035a6 	.word	0x080035a6
 8003078:	003d0900 	.word	0x003d0900
 800307c:	58024400 	.word	0x58024400
 8003080:	03d09000 	.word	0x03d09000

08003084 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003084:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003086:	07da      	lsls	r2, r3, #31
{
 8003088:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800308a:	d506      	bpl.n	800309a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800308c:	6801      	ldr	r1, [r0, #0]
 800308e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003090:	684a      	ldr	r2, [r1, #4]
 8003092:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003096:	4322      	orrs	r2, r4
 8003098:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800309a:	079c      	lsls	r4, r3, #30
 800309c:	d506      	bpl.n	80030ac <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800309e:	6801      	ldr	r1, [r0, #0]
 80030a0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80030a2:	684a      	ldr	r2, [r1, #4]
 80030a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80030a8:	4322      	orrs	r2, r4
 80030aa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030ac:	0759      	lsls	r1, r3, #29
 80030ae:	d506      	bpl.n	80030be <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030b0:	6801      	ldr	r1, [r0, #0]
 80030b2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80030b4:	684a      	ldr	r2, [r1, #4]
 80030b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030ba:	4322      	orrs	r2, r4
 80030bc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030be:	071a      	lsls	r2, r3, #28
 80030c0:	d506      	bpl.n	80030d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030c2:	6801      	ldr	r1, [r0, #0]
 80030c4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80030c6:	684a      	ldr	r2, [r1, #4]
 80030c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030cc:	4322      	orrs	r2, r4
 80030ce:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030d0:	06dc      	lsls	r4, r3, #27
 80030d2:	d506      	bpl.n	80030e2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030d4:	6801      	ldr	r1, [r0, #0]
 80030d6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80030d8:	688a      	ldr	r2, [r1, #8]
 80030da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030de:	4322      	orrs	r2, r4
 80030e0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030e2:	0699      	lsls	r1, r3, #26
 80030e4:	d506      	bpl.n	80030f4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030e6:	6801      	ldr	r1, [r0, #0]
 80030e8:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80030ea:	688a      	ldr	r2, [r1, #8]
 80030ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030f0:	4322      	orrs	r2, r4
 80030f2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030f4:	065a      	lsls	r2, r3, #25
 80030f6:	d510      	bpl.n	800311a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030f8:	6801      	ldr	r1, [r0, #0]
 80030fa:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80030fc:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030fe:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003102:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003106:	ea42 0204 	orr.w	r2, r2, r4
 800310a:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800310c:	d105      	bne.n	800311a <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800310e:	684a      	ldr	r2, [r1, #4]
 8003110:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003112:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003116:	4322      	orrs	r2, r4
 8003118:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800311a:	061b      	lsls	r3, r3, #24
 800311c:	d506      	bpl.n	800312c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800311e:	6802      	ldr	r2, [r0, #0]
 8003120:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8003122:	6853      	ldr	r3, [r2, #4]
 8003124:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003128:	430b      	orrs	r3, r1
 800312a:	6053      	str	r3, [r2, #4]
 800312c:	bd10      	pop	{r4, pc}

0800312e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800312e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003132:	9d06      	ldr	r5, [sp, #24]
 8003134:	4604      	mov	r4, r0
 8003136:	460f      	mov	r7, r1
 8003138:	4616      	mov	r6, r2
 800313a:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313c:	6821      	ldr	r1, [r4, #0]
 800313e:	69ca      	ldr	r2, [r1, #28]
 8003140:	ea37 0302 	bics.w	r3, r7, r2
 8003144:	bf0c      	ite	eq
 8003146:	2201      	moveq	r2, #1
 8003148:	2200      	movne	r2, #0
 800314a:	42b2      	cmp	r2, r6
 800314c:	d002      	beq.n	8003154 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800314e:	2000      	movs	r0, #0
}
 8003150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003154:	1c6b      	adds	r3, r5, #1
 8003156:	d0f2      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003158:	b99d      	cbnz	r5, 8003182 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800315a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800315c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003164:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	f022 0201 	bic.w	r2, r2, #1
 800316c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800316e:	2320      	movs	r3, #32
 8003170:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 8003174:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8003178:	2300      	movs	r3, #0
 800317a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 800317e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003182:	f7fd fd6f 	bl	8000c64 <HAL_GetTick>
 8003186:	eba0 0008 	sub.w	r0, r0, r8
 800318a:	4285      	cmp	r5, r0
 800318c:	d2d6      	bcs.n	800313c <UART_WaitOnFlagUntilTimeout+0xe>
 800318e:	e7e4      	b.n	800315a <UART_WaitOnFlagUntilTimeout+0x2c>

08003190 <UART_CheckIdleState>:
{
 8003190:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003192:	2600      	movs	r6, #0
{
 8003194:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003196:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003198:	f7fd fd64 	bl	8000c64 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800319c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800319e:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	071a      	lsls	r2, r3, #28
 80031a4:	d417      	bmi.n	80031d6 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	075b      	lsls	r3, r3, #29
 80031ac:	d50a      	bpl.n	80031c4 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031b2:	2200      	movs	r2, #0
 80031b4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031b8:	4620      	mov	r0, r4
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	462b      	mov	r3, r5
 80031be:	f7ff ffb6 	bl	800312e <UART_WaitOnFlagUntilTimeout>
 80031c2:	b9a0      	cbnz	r0, 80031ee <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 80031c4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80031c6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80031c8:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 80031cc:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80031d0:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 80031d4:	e00c      	b.n	80031f0 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031da:	4632      	mov	r2, r6
 80031dc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	4603      	mov	r3, r0
 80031e4:	4620      	mov	r0, r4
 80031e6:	f7ff ffa2 	bl	800312e <UART_WaitOnFlagUntilTimeout>
 80031ea:	2800      	cmp	r0, #0
 80031ec:	d0db      	beq.n	80031a6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80031ee:	2003      	movs	r0, #3
}
 80031f0:	b002      	add	sp, #8
 80031f2:	bd70      	pop	{r4, r5, r6, pc}

080031f4 <HAL_UART_Init>:
{
 80031f4:	b510      	push	{r4, lr}
  if(huart == NULL)
 80031f6:	4604      	mov	r4, r0
 80031f8:	b360      	cbz	r0, 8003254 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80031fa:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 80031fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003202:	b91b      	cbnz	r3, 800320c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003204:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003208:	f7fd fc36 	bl	8000a78 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800320c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800320e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003210:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8003212:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 8003216:	6813      	ldr	r3, [r2, #0]
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800321e:	f7ff fc87 	bl	8002b30 <UART_SetConfig>
 8003222:	2801      	cmp	r0, #1
 8003224:	d016      	beq.n	8003254 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003226:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003228:	b113      	cbz	r3, 8003230 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800322a:	4620      	mov	r0, r4
 800322c:	f7ff ff2a 	bl	8003084 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003230:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003232:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800323a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800323c:	689a      	ldr	r2, [r3, #8]
 800323e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003242:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
}
 800324a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800324e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003250:	f7ff bf9e 	b.w	8003190 <UART_CheckIdleState>
}
 8003254:	2001      	movs	r0, #1
 8003256:	bd10      	pop	{r4, pc}

08003258 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003258:	b084      	sub	sp, #16
 800325a:	b538      	push	{r3, r4, r5, lr}
 800325c:	ad05      	add	r5, sp, #20
 800325e:	4604      	mov	r4, r0
 8003260:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003266:	2b01      	cmp	r3, #1
 8003268:	d127      	bne.n	80032ba <USB_CoreInit+0x62>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);		
 800326a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800326c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003270:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003272:	68c3      	ldr	r3, [r0, #12]
 8003274:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003278:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800327c:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800327e:	68c3      	ldr	r3, [r0, #12]
 8003280:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003284:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1)
 8003286:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003288:	2b01      	cmp	r3, #1
 800328a:	d103      	bne.n	8003294 <USB_CoreInit+0x3c>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800328c:	68c3      	ldr	r3, [r0, #12]
 800328e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003292:	60c3      	str	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8003294:	4620      	mov	r0, r4
 8003296:	f000 f913 	bl	80034c0 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 800329a:	9b08      	ldr	r3, [sp, #32]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d107      	bne.n	80032b0 <USB_CoreInit+0x58>
  {
    USBx->GAHBCFG |= (USB_OTG_GAHBCFG_HBSTLEN_1 | USB_OTG_GAHBCFG_HBSTLEN_2);
 80032a0:	68a3      	ldr	r3, [r4, #8]
 80032a2:	f043 030c 	orr.w	r3, r3, #12
 80032a6:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80032a8:	68a3      	ldr	r3, [r4, #8]
 80032aa:	f043 0320 	orr.w	r3, r3, #32
 80032ae:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 80032b0:	2000      	movs	r0, #0
 80032b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80032b6:	b004      	add	sp, #16
 80032b8:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80032ba:	68c3      	ldr	r3, [r0, #12]
 80032bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032c0:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 80032c2:	f000 f8fd 	bl	80034c0 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80032c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032ca:	63a3      	str	r3, [r4, #56]	; 0x38
 80032cc:	e7e5      	b.n	800329a <USB_CoreInit+0x42>

080032ce <USB_DisableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80032ce:	6883      	ldr	r3, [r0, #8]
 80032d0:	f023 0301 	bic.w	r3, r3, #1
 80032d4:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 80032d6:	2000      	movs	r0, #0
 80032d8:	4770      	bx	lr

080032da <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 80032da:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80032dc:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 80032de:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80032e0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80032e4:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80032e6:	d108      	bne.n	80032fa <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80032e8:	68c3      	ldr	r3, [r0, #12]
 80032ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80032ee:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 80032f0:	2032      	movs	r0, #50	; 0x32
 80032f2:	f7fd fcbd 	bl	8000c70 <HAL_Delay>
  
  return HAL_OK;
}
 80032f6:	2000      	movs	r0, #0
 80032f8:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 80032fa:	2900      	cmp	r1, #0
 80032fc:	d1f8      	bne.n	80032f0 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 80032fe:	68c3      	ldr	r3, [r0, #12]
 8003300:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003304:	60c3      	str	r3, [r0, #12]
 8003306:	e7f3      	b.n	80032f0 <USB_SetCurrentMode+0x16>

08003308 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003308:	b084      	sub	sp, #16
 800330a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800330e:	4604      	mov	r4, r0
 8003310:	a807      	add	r0, sp, #28
 8003312:	4688      	mov	r8, r1
 8003314:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t i = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003318:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800331a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800331c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003320:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8003322:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 8003324:	b95e      	cbnz	r6, 800333e <USB_DevInit+0x36>
  {
    /*Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8003326:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003328:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800332c:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003334:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800333c:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 800333e:	2300      	movs	r3, #0

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003340:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  USBx_PCGCCTL = 0;
 8003344:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003348:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800334c:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003352:	2b01      	cmp	r3, #1
 8003354:	d158      	bne.n	8003408 <USB_DevInit+0x100>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8003356:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003358:	b919      	cbnz	r1, 8003362 <USB_DevInit+0x5a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 800335a:	4620      	mov	r0, r4
 800335c:	f000 f89c 	bl	8003498 <USB_SetDevSpeed>
 8003360:	e003      	b.n	800336a <USB_DevInit+0x62>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8003362:	4619      	mov	r1, r3
 8003364:	4620      	mov	r0, r4
 8003366:	f000 f897 	bl	8003498 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 800336a:	2110      	movs	r1, #16
 800336c:	4620      	mov	r0, r4
 800336e:	f000 f871 	bl	8003454 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8003372:	4620      	mov	r0, r4
 8003374:	f000 f880 	bl	8003478 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 8003378:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800337a:	f04f 32ff 	mov.w	r2, #4294967295
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 800337e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DIEPMSK = 0;
 8003382:	612b      	str	r3, [r5, #16]
 8003384:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0;
 8003386:	616b      	str	r3, [r5, #20]
    {
      USBx_INEP(i)->DIEPCTL = 0;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0;
    USBx_INEP(i)->DIEPINT  = 0xFF;
 8003388:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800338c:	61aa      	str	r2, [r5, #24]
 800338e:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DAINTMSK = 0;
 8003392:	61eb      	str	r3, [r5, #28]
  for (i = 0; i < cfg.dev_endpoints; i++)
 8003394:	4543      	cmp	r3, r8
 8003396:	d139      	bne.n	800340c <USB_DevInit+0x104>
 8003398:	2100      	movs	r1, #0
 800339a:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800339e:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0;
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80033a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80033a6:	4608      	mov	r0, r1
  for (i = 0; i < cfg.dev_endpoints; i++)
 80033a8:	428b      	cmp	r3, r1
 80033aa:	d13d      	bne.n	8003428 <USB_DevInit+0x120>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80033ac:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1)
 80033ae:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80033b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033b4:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1)
 80033b6:	d106      	bne.n	80033c6 <USB_DevInit+0xbe>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_8 | USB_OTG_DTHRCTL_RXTHRLEN_8);
 80033b8:	4b23      	ldr	r3, [pc, #140]	; (8003448 <USB_DevInit+0x140>)
 80033ba:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN | 0x08000000);
 80033bc:	4b23      	ldr	r3, [pc, #140]	; (800344c <USB_DevInit+0x144>)
 80033be:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80033c0:	4313      	orrs	r3, r2
 80033c2:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 80033c4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 80033ca:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80033ce:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 80033d0:	b91f      	cbnz	r7, 80033da <USB_DevInit+0xd2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 80033d2:	69a3      	ldr	r3, [r4, #24]
 80033d4:	f043 0310 	orr.w	r3, r3, #16
 80033d8:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 80033da:	69a2      	ldr	r2, [r4, #24]
 80033dc:	4b1c      	ldr	r3, [pc, #112]	; (8003450 <USB_DevInit+0x148>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 80033e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033e4:	b11b      	cbz	r3, 80033ee <USB_DevInit+0xe6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80033e6:	69a3      	ldr	r3, [r4, #24]
 80033e8:	f043 0308 	orr.w	r3, r3, #8
 80033ec:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 80033ee:	2e01      	cmp	r6, #1
 80033f0:	d105      	bne.n	80033fe <USB_DevInit+0xf6>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80033f2:	69a3      	ldr	r3, [r4, #24]
 80033f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80033f8:	f043 0304 	orr.w	r3, r3, #4
 80033fc:	61a3      	str	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 80033fe:	2000      	movs	r0, #0
 8003400:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003404:	b004      	add	sp, #16
 8003406:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003408:	2103      	movs	r1, #3
 800340a:	e7a6      	b.n	800335a <USB_DevInit+0x52>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800340c:	f8d2 c000 	ldr.w	ip, [r2]
 8003410:	f1bc 0f00 	cmp.w	ip, #0
 8003414:	da06      	bge.n	8003424 <USB_DevInit+0x11c>
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003416:	6010      	str	r0, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0;
 8003418:	6111      	str	r1, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 800341a:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFF;
 800341c:	f8c2 e008 	str.w	lr, [r2, #8]
 8003420:	3220      	adds	r2, #32
 8003422:	e7b7      	b.n	8003394 <USB_DevInit+0x8c>
      USBx_INEP(i)->DIEPCTL = 0;
 8003424:	6011      	str	r1, [r2, #0]
 8003426:	e7f7      	b.n	8003418 <USB_DevInit+0x110>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003428:	f8d2 8000 	ldr.w	r8, [r2]
 800342c:	f1b8 0f00 	cmp.w	r8, #0
 8003430:	da07      	bge.n	8003442 <USB_DevInit+0x13a>
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003432:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0;
 8003436:	6110      	str	r0, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 8003438:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 800343a:	f8c2 c008 	str.w	ip, [r2, #8]
 800343e:	3220      	adds	r2, #32
 8003440:	e7b2      	b.n	80033a8 <USB_DevInit+0xa0>
      USBx_OUTEP(i)->DOEPCTL = 0;
 8003442:	6010      	str	r0, [r2, #0]
 8003444:	e7f7      	b.n	8003436 <USB_DevInit+0x12e>
 8003446:	bf00      	nop
 8003448:	02000400 	.word	0x02000400
 800344c:	08010003 	.word	0x08010003
 8003450:	803c3800 	.word	0x803c3800

08003454 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8003454:	0189      	lsls	r1, r1, #6
 8003456:	4a07      	ldr	r2, [pc, #28]	; (8003474 <USB_FlushTxFifo+0x20>)
 8003458:	f041 0120 	orr.w	r1, r1, #32
 800345c:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 800345e:	3a01      	subs	r2, #1
 8003460:	d005      	beq.n	800346e <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003462:	6903      	ldr	r3, [r0, #16]
 8003464:	f013 0320 	ands.w	r3, r3, #32
 8003468:	d1f9      	bne.n	800345e <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 800346a:	4618      	mov	r0, r3
 800346c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800346e:	2003      	movs	r0, #3
}
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	00030d41 	.word	0x00030d41

08003478 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003478:	2310      	movs	r3, #16
 800347a:	4a06      	ldr	r2, [pc, #24]	; (8003494 <USB_FlushRxFifo+0x1c>)
 800347c:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800347e:	3a01      	subs	r2, #1
 8003480:	d005      	beq.n	800348e <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003482:	6903      	ldr	r3, [r0, #16]
 8003484:	f013 0310 	ands.w	r3, r3, #16
 8003488:	d1f9      	bne.n	800347e <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 800348a:	4618      	mov	r0, r3
 800348c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800348e:	2003      	movs	r0, #3
}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	00030d41 	.word	0x00030d41

08003498 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8003498:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800349c:	4319      	orrs	r1, r3
 800349e:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80034a2:	2000      	movs	r0, #0
 80034a4:	4770      	bx	lr

080034a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80034a6:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80034a8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80034ac:	f043 0302 	orr.w	r3, r3, #2
 80034b0:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 80034b4:	2003      	movs	r0, #3
 80034b6:	f7fd fbdb 	bl	8000c70 <HAL_Delay>
  
  return HAL_OK;  
}
 80034ba:	2000      	movs	r0, #0
 80034bc:	bd08      	pop	{r3, pc}
	...

080034c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80034c0:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <USB_CoreReset+0x2c>)
  uint32_t count = 0;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 80034c2:	3b01      	subs	r3, #1
 80034c4:	d101      	bne.n	80034ca <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80034c6:	2003      	movs	r0, #3
 80034c8:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 80034ca:	6902      	ldr	r2, [r0, #16]
 80034cc:	2a00      	cmp	r2, #0
 80034ce:	daf8      	bge.n	80034c2 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80034d0:	6903      	ldr	r3, [r0, #16]
 80034d2:	4a06      	ldr	r2, [pc, #24]	; (80034ec <USB_CoreReset+0x2c>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000)
 80034da:	3a01      	subs	r2, #1
 80034dc:	d0f3      	beq.n	80034c6 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80034de:	6903      	ldr	r3, [r0, #16]
 80034e0:	f013 0301 	ands.w	r3, r3, #1
 80034e4:	d1f9      	bne.n	80034da <USB_CoreReset+0x1a>
  
  return HAL_OK;
 80034e6:	4618      	mov	r0, r3
}
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	00030d41 	.word	0x00030d41

080034f0 <__libc_init_array>:
 80034f0:	b570      	push	{r4, r5, r6, lr}
 80034f2:	4e0d      	ldr	r6, [pc, #52]	; (8003528 <__libc_init_array+0x38>)
 80034f4:	4c0d      	ldr	r4, [pc, #52]	; (800352c <__libc_init_array+0x3c>)
 80034f6:	1ba4      	subs	r4, r4, r6
 80034f8:	10a4      	asrs	r4, r4, #2
 80034fa:	2500      	movs	r5, #0
 80034fc:	42a5      	cmp	r5, r4
 80034fe:	d109      	bne.n	8003514 <__libc_init_array+0x24>
 8003500:	4e0b      	ldr	r6, [pc, #44]	; (8003530 <__libc_init_array+0x40>)
 8003502:	4c0c      	ldr	r4, [pc, #48]	; (8003534 <__libc_init_array+0x44>)
 8003504:	f000 f820 	bl	8003548 <_init>
 8003508:	1ba4      	subs	r4, r4, r6
 800350a:	10a4      	asrs	r4, r4, #2
 800350c:	2500      	movs	r5, #0
 800350e:	42a5      	cmp	r5, r4
 8003510:	d105      	bne.n	800351e <__libc_init_array+0x2e>
 8003512:	bd70      	pop	{r4, r5, r6, pc}
 8003514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003518:	4798      	blx	r3
 800351a:	3501      	adds	r5, #1
 800351c:	e7ee      	b.n	80034fc <__libc_init_array+0xc>
 800351e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003522:	4798      	blx	r3
 8003524:	3501      	adds	r5, #1
 8003526:	e7f2      	b.n	800350e <__libc_init_array+0x1e>
 8003528:	080035c8 	.word	0x080035c8
 800352c:	080035c8 	.word	0x080035c8
 8003530:	080035c8 	.word	0x080035c8
 8003534:	080035cc 	.word	0x080035cc

08003538 <memset>:
 8003538:	4402      	add	r2, r0
 800353a:	4603      	mov	r3, r0
 800353c:	4293      	cmp	r3, r2
 800353e:	d100      	bne.n	8003542 <memset+0xa>
 8003540:	4770      	bx	lr
 8003542:	f803 1b01 	strb.w	r1, [r3], #1
 8003546:	e7f9      	b.n	800353c <memset+0x4>

08003548 <_init>:
 8003548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800354a:	bf00      	nop
 800354c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800354e:	bc08      	pop	{r3}
 8003550:	469e      	mov	lr, r3
 8003552:	4770      	bx	lr

08003554 <_fini>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	bf00      	nop
 8003558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355a:	bc08      	pop	{r3}
 800355c:	469e      	mov	lr, r3
 800355e:	4770      	bx	lr
