#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 15:11:45 2024
# Process ID: 4796
# Current directory: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19672 D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.xpr
# Log file: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/vivado.log
# Journal file: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf
open_bd_design {D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins myTimer_0/oIRQ] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myTimer_v1_0_project -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.tmp/myTimer_v1_0_project d:/SoC-Design-Basics/ip_repo/myTimer_1.0/component.xml
update_compile_order -fileset sources_1
ipx::infer_bus_interface oIRQ xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myTimer:1.0 [get_ips  design_1_myTimer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myTimer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myTimer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myTimer_0_0_synth_1
export_simulation -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myTimer_v1_0_project -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.tmp/myTimer_v1_0_project d:/SoC-Design-Basics/ip_repo/myTimer_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myTimer:1.0 [get_ips  design_1_myTimer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myTimer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myTimer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myTimer_0_0_synth_1
export_simulation -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_nets myTimer_0_oIRQ]
connect_bd_net [get_bd_pins myTimer_0/oRGB] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_nets myTimer_0_oRGB]
connect_bd_net [get_bd_ports RGBLED] [get_bd_pins myTimer_0/oRGB]
connect_bd_net [get_bd_pins myTimer_0/oIRQ] [get_bd_pins xlconcat_0/In0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

