targets=top.vhdl,top.vvp,top.fpga
verilog=iverilog

[top.fpga]
type=object
vflags=-tfpga
sources=top.v

[top.vhdl]
type=object
vflags=-tvhdl
sources=top.v

[top.vvp]
type=object
sources=top.v
