m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vOC1
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1699510364
!i10b 1
!s100 SkoUCiUY7`9[c:0j@TCKH2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@:3m?9`So0Nae2j`>EED`0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dE:/alireza/Code/System-Digital/CA1/modelsi
w1699507658
8E:/alireza/Code/System-Digital/CA1/modelsi/Vdiscription_q2.sv
FE:/alireza/Code/System-Digital/CA1/modelsi/Vdiscription_q2.sv
!i122 51
L0 2 40
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1699510364.000000
!s107 E:/alireza/Code/System-Digital/CA1/modelsi/Vdiscription_q2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/alireza/Code/System-Digital/CA1/modelsi/Vdiscription_q2.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
n@o@c1
vtb1
R0
R1
!i10b 1
!s100 `5DAoKLKPlP7T3Tl8Lz^_1
R2
I=k@dY24:fUFYehijEVbTd2
R3
S1
R4
w1699510359
8E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q2.sv
FE:/alireza/Code/System-Digital/CA1/modelsi/testbench_q2.sv
!i122 50
L0 2 34
R5
r1
!s85 0
31
R6
!s107 E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/alireza/Code/System-Digital/CA1/modelsi/testbench_q2.sv|
!i113 1
R7
R8
