Layer Pairs Export File for PCB: C:\Users\SHIWA\Documents\GitHub\QUANTUM\Incubation\Hardware\TimeStick\ECAD\02_PTP_USB_TO_RJ45_DRC\PCB1.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=pcb1-roundholes-plated.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_Plated_Slot_Holes|DrillFile=pcb1-slotholes-plated.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=pcb1-roundholes-nonplated.txt|DrillLayers=gtl,g1,g2,gbl
