# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do cntr8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/fa_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:16 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/fa_v2.v 
# -- Compiling module fa_v2
# 
# Top level modules:
# 	fa_v2
# End time: 12:13:17 on Oct 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:17 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/clb4.v 
# -- Compiling module clb4
# 
# Top level modules:
# 	clb4
# End time: 12:13:17 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/cla4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:17 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/cla4.v 
# -- Compiling module cla4
# 
# Top level modules:
# 	cla4
# End time: 12:13:17 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:17 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# 
# Top level modules:
# 	_nand2
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# End time: 12:13:17 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:17 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v 
# -- Compiling module cla8
# 
# Top level modules:
# 	cla8
# End time: 12:13:17 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:18 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v 
# -- Compiling module os_logic
# 
# Top level modules:
# 	os_logic
# End time: 12:13:18 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment7-1 {C:/intelFPGA_lite/18.1/Assignment7-1/tb_os_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:18 on Oct 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment7-1" C:/intelFPGA_lite/18.1/Assignment7-1/tb_os_logic.v 
# -- Compiling module tb_os_logic
# 
# Top level modules:
# 	tb_os_logic
# End time: 12:13:18 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_os_logic
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_os_logic 
# Start time: 12:13:18 on Oct 21,2023
# Loading work.tb_os_logic
# Loading work.os_logic
# Loading work.cla8
# Loading work.cla4
# Loading work.fa_v2
# Loading work._xor2
# Loading work._inv
# Loading work._and2
# Loading work._or2
# Loading work.clb4
# Loading work._and3
# Loading work._or3
# Loading work._and4
# Loading work._or4
# Loading work._and5
# Loading work._or5
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(35): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_os_logic/test/u0 File: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(35): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_os_logic/test/u0 File: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(35): [TFMPC] - Missing connection for port 'co'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(36): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_os_logic/test/u1 File: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(36): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_os_logic/test/u1 File: C:/intelFPGA_lite/18.1/Assignment7-1/cla8.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v(36): [TFMPC] - Missing connection for port 'co'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.1/Assignment7-1/tb_os_logic.v(26)
#    Time: 50 ns  Iteration: 0  Instance: /tb_os_logic
# Break in Module tb_os_logic at C:/intelFPGA_lite/18.1/Assignment7-1/tb_os_logic.v line 26
# End time: 12:57:52 on Oct 21,2023, Elapsed time: 0:44:34
# Errors: 0, Warnings: 6
