/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      sd

#define __ASSEMBLY__
#include <config.h>
#include "asm/arch/mx6-ddr.h"
#include "asm/arch/iomux.h"
#include "asm/arch/crm_regs.h"

#include "ddr-setup.cfg"
#include "800mhz_4x64mx16.cfg"
#include "clocks.cfg"

//-----------------------------
// Calibraion Setup
//-----------------------------

// Read DQS Gating Calibration
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x42500250
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x022C0234
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x422C0238
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x021C022C

// Read Calibration
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x44444848
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x444A4842

// Write Calibration
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x322C2628
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x2E2C322C

// Write Leveling Delay Calibration
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x003B0048
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x003F0045
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x002A0031
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x001E002C

// Complete calibration by forced measurement:
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
