// Seed: 2240214229
`define pp_7 0
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  assign {1'd0, id_3} = id_6;
  type_10(
      1 ? id_3 : id_2, id_1
  );
  logic id_7;
endmodule
