Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sun Dec 03 09:54:08 2017
| Host             : GVI-QD02 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file embedded_design_power_routed.rpt -pb embedded_design_power_summary_routed.pb -rpx embedded_design_power_routed.rpx
| Design           : embedded_design
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.915 |
| Dynamic (W)              | 1.634 |
| Device Static (W)        | 0.281 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 81.6  |
| Junction Temperature (C) | 28.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        4 |       --- |             --- |
| Slice Logic             |     0.002 |     2776 |       --- |             --- |
|   LUT as Logic          |     0.002 |      974 |    277400 |            0.35 |
|   Register              |    <0.001 |     1192 |    554800 |            0.21 |
|   CARRY4                |    <0.001 |       36 |     69350 |            0.05 |
|   LUT as Shift Register |    <0.001 |       82 |    108200 |            0.08 |
|   F7/F8 Muxes           |    <0.001 |        2 |    277400 |           <0.01 |
|   Others                |     0.000 |      241 |       --- |             --- |
| Signals                 |     0.003 |     1981 |       --- |             --- |
| I/O                     |    <0.001 |        8 |       362 |            2.21 |
| PS7                     |     1.621 |        1 |       --- |             --- |
| Static Power            |     0.281 |          |           |                 |
| Total                   |     1.914 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.086 |       0.012 |      0.074 |
| Vccaux    |       1.800 |     0.063 |       0.000 |      0.063 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.828 |       0.811 |      0.018 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------+-----------------+
| Clock      | Domain                                           | Constraint (ns) |
+------------+--------------------------------------------------+-----------------+
| clk_fpga_0 | ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| embedded_design                                                             |     1.634 |
|   Inst_gvi_breathing_led                                                    |    <0.001 |
|   iic_main_scl_iobuf                                                        |     0.000 |
|   iic_main_sda_iobuf                                                        |     0.000 |
|   ps_subsys_i                                                               |     1.632 |
|     axi_iic_main                                                            |     0.003 |
|       U0                                                                    |     0.003 |
|         X_IIC                                                               |     0.003 |
|           DYN_MASTER_I                                                      |    <0.001 |
|           FILTER_I                                                          |    <0.001 |
|             SCL_DEBOUNCE                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                             |    <0.001 |
|             SDA_DEBOUNCE                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                             |    <0.001 |
|           IIC_CONTROL_I                                                     |    <0.001 |
|             BITCNT                                                          |    <0.001 |
|             CLKCNT                                                          |    <0.001 |
|             I2CDATA_REG                                                     |    <0.001 |
|             I2CHEADER_REG                                                   |    <0.001 |
|             SETUP_CNT                                                       |    <0.001 |
|           READ_FIFO_I                                                       |    <0.001 |
|           REG_INTERFACE_I                                                   |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                 |    <0.001 |
|           WRITE_FIFO_I                                                      |    <0.001 |
|           X_AXI_IPIF_SSP1                                                   |    <0.001 |
|             AXI_LITE_IPIF_I                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                            |    <0.001 |
|                 I_DECODER                                                   |    <0.001 |
|             X_INTERRUPT_CONTROL                                             |    <0.001 |
|             X_SOFT_RESET                                                    |    <0.001 |
|     axi_interconnect_1                                                      |     0.007 |
|       s00_couplers                                                          |     0.006 |
|         auto_pc                                                             |     0.006 |
|           inst                                                              |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.006 |
|               RD.ar_channel_0                                               |     0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |     0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             DELAY_16_I                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                           |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     proc_arm                                                                |     1.622 |
|       inst                                                                  |     1.622 |
|     proc_sys_reset_0                                                        |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


