

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Tue Feb  3 21:10:50 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.715 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:92]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload"   --->   Operation 15 'read' 'scale_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload"   --->   Operation 16 'read' 'scale_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload"   --->   Operation 17 'read' 'scale_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload"   --->   Operation 18 'read' 'scale_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload"   --->   Operation 19 'read' 'scale_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload"   --->   Operation 20 'read' 'scale_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload"   --->   Operation 21 'read' 'scale_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 22 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload"   --->   Operation 23 'read' 'scale_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload"   --->   Operation 24 'read' 'scale_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload"   --->   Operation 25 'read' 'scale_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 26 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload"   --->   Operation 27 'read' 'scale_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload"   --->   Operation 28 'read' 'scale_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload"   --->   Operation 29 'read' 'scale_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 30 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload"   --->   Operation 31 'read' 'scale_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 32 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload"   --->   Operation 33 'read' 'scale_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 34 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload"   --->   Operation 35 'read' 'scale_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 36 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload"   --->   Operation 37 'read' 'scale_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 38 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload"   --->   Operation 39 'read' 'scale_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 40 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload"   --->   Operation 41 'read' 'scale_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 42 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload"   --->   Operation 43 'read' 'scale_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 44 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload"   --->   Operation 45 'read' 'scale_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 46 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload"   --->   Operation 47 'read' 'scale_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 48 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload"   --->   Operation 49 'read' 'scale_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 50 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload"   --->   Operation 51 'read' 'scale_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 52 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload"   --->   Operation 53 'read' 'scale_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 54 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload"   --->   Operation 55 'read' 'scale_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 56 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload"   --->   Operation 57 'read' 'scale_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 58 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload"   --->   Operation 59 'read' 'scale_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 60 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload"   --->   Operation 61 'read' 'scale_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 62 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload"   --->   Operation 63 'read' 'scale_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 64 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload"   --->   Operation 65 'read' 'scale_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 66 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload"   --->   Operation 67 'read' 'scale_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 68 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload"   --->   Operation 69 'read' 'scale_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 70 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload"   --->   Operation 71 'read' 'scale_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 72 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload"   --->   Operation 73 'read' 'scale_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 74 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload"   --->   Operation 75 'read' 'scale_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 76 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload"   --->   Operation 77 'read' 'scale_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 78 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_2"   --->   Operation 79 'read' 'i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln92 = store i7 0, i7 %j" [top.cpp:92]   --->   Operation 80 'store' 'store_ln92' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body95"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:92]   --->   Operation 82 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.89ns)   --->   "%icmp_ln92 = icmp_eq  i7 %j_1, i7 64" [top.cpp:92]   --->   Operation 83 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.89ns)   --->   "%add_ln92 = add i7 %j_1, i7 1" [top.cpp:92]   --->   Operation 84 'add' 'add_ln92' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.body95.split, void %load-store-loop.preheader.exitStub" [top.cpp:92]   --->   Operation 85 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i7 %j_1" [top.cpp:92]   --->   Operation 86 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i7 %j_1" [top.cpp:92]   --->   Operation 87 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_1, i32 3, i32 5" [top.cpp:92]   --->   Operation 88 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_2_read, i3 %lshr_ln1" [top.cpp:94]   --->   Operation 89 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i11 %tmp_s" [top.cpp:94]   --->   Operation 90 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 91 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 92 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 93 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 94 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 95 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 96 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 97 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln94_1" [top.cpp:94]   --->   Operation 98 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:94]   --->   Operation 99 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 100 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:94]   --->   Operation 100 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 101 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:94]   --->   Operation 101 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 102 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:94]   --->   Operation 102 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:94]   --->   Operation 103 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 104 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:94]   --->   Operation 104 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:94]   --->   Operation 105 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 106 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:94]   --->   Operation 106 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 107 [1/1] (0.97ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.64i24.i24.i6, i6 0, i24 %scale_reload_read, i6 1, i24 %scale_1_reload_read, i6 2, i24 %scale_2_reload_read, i6 3, i24 %scale_3_reload_read, i6 4, i24 %scale_4_reload_read, i6 5, i24 %scale_5_reload_read, i6 6, i24 %scale_6_reload_read, i6 7, i24 %scale_7_reload_read, i6 8, i24 %scale_8_reload_read, i6 9, i24 %scale_9_reload_read, i6 10, i24 %scale_10_reload_read, i6 11, i24 %scale_11_reload_read, i6 12, i24 %scale_12_reload_read, i6 13, i24 %scale_13_reload_read, i6 14, i24 %scale_14_reload_read, i6 15, i24 %scale_15_reload_read, i6 16, i24 %scale_16_reload_read, i6 17, i24 %scale_17_reload_read, i6 18, i24 %scale_18_reload_read, i6 19, i24 %scale_19_reload_read, i6 20, i24 %scale_20_reload_read, i6 21, i24 %scale_21_reload_read, i6 22, i24 %scale_22_reload_read, i6 23, i24 %scale_23_reload_read, i6 24, i24 %scale_24_reload_read, i6 25, i24 %scale_25_reload_read, i6 26, i24 %scale_26_reload_read, i6 27, i24 %scale_27_reload_read, i6 28, i24 %scale_28_reload_read, i6 29, i24 %scale_29_reload_read, i6 30, i24 %scale_30_reload_read, i6 31, i24 %scale_31_reload_read, i6 32, i24 %scale_32_reload_read, i6 33, i24 %scale_33_reload_read, i6 34, i24 %scale_34_reload_read, i6 35, i24 %scale_35_reload_read, i6 36, i24 %scale_36_reload_read, i6 37, i24 %scale_37_reload_read, i6 38, i24 %scale_38_reload_read, i6 39, i24 %scale_39_reload_read, i6 40, i24 %scale_40_reload_read, i6 41, i24 %scale_41_reload_read, i6 42, i24 %scale_42_reload_read, i6 43, i24 %scale_43_reload_read, i6 44, i24 %scale_44_reload_read, i6 45, i24 %scale_45_reload_read, i6 46, i24 %scale_46_reload_read, i6 47, i24 %scale_47_reload_read, i6 48, i24 %scale_48_reload_read, i6 49, i24 %scale_49_reload_read, i6 50, i24 %scale_50_reload_read, i6 51, i24 %scale_51_reload_read, i6 52, i24 %scale_52_reload_read, i6 53, i24 %scale_53_reload_read, i6 54, i24 %scale_54_reload_read, i6 55, i24 %scale_55_reload_read, i6 56, i24 %scale_56_reload_read, i6 57, i24 %scale_57_reload_read, i6 58, i24 %scale_58_reload_read, i6 59, i24 %scale_59_reload_read, i6 60, i24 %scale_60_reload_read, i6 61, i24 %scale_61_reload_read, i6 62, i24 %scale_62_reload_read, i6 63, i24 %scale_63_reload_read, i24 0, i6 %trunc_ln92" [top.cpp:94]   --->   Operation 107 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln92)> <Delay = 0.97> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.74ns)   --->   "%switch_ln94 = switch i3 %trunc_ln92_1, void %arrayidx105.case.7, i3 0, void %arrayidx105.case.0, i3 1, void %arrayidx105.case.1, i3 2, void %arrayidx105.case.2, i3 3, void %arrayidx105.case.3, i3 4, void %arrayidx105.case.4, i3 5, void %arrayidx105.case.5, i3 6, void %arrayidx105.case.6" [top.cpp:94]   --->   Operation 108 'switch' 'switch_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.74>
ST_1 : Operation 109 [1/1] (0.48ns)   --->   "%store_ln92 = store i7 %add_ln92, i7 %j" [top.cpp:92]   --->   Operation 109 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.48>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body95" [top.cpp:92]   --->   Operation 110 'br' 'br_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:94]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:94]   --->   Operation 112 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:94]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:94]   --->   Operation 114 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 115 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:94]   --->   Operation 115 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:94]   --->   Operation 116 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:94]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 118 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:94]   --->   Operation 118 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln92_1" [top.cpp:94]   --->   Operation 119 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [top.cpp:93]   --->   Operation 120 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:92]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [top.cpp:92]   --->   Operation 122 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %lshr_ln1" [top.cpp:92]   --->   Operation 123 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i24 %tmp_1" [top.cpp:94]   --->   Operation 124 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i24 %tmp_2" [top.cpp:94]   --->   Operation 125 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (3.38ns)   --->   "%mul_ln94 = mul i48 %sext_ln94_1, i48 %sext_ln94" [top.cpp:94]   --->   Operation 126 'mul' 'mul_ln94' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln94, i32 47" [top.cpp:94]   --->   Operation 127 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln94, i32 14, i32 37" [top.cpp:94]   --->   Operation 128 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln94, i32 13" [top.cpp:94]   --->   Operation 129 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln94, i32 37" [top.cpp:94]   --->   Operation 130 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i1 %tmp_3" [top.cpp:94]   --->   Operation 131 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.10ns)   --->   "%add_ln94 = add i24 %trunc_ln5, i24 %zext_ln94" [top.cpp:94]   --->   Operation 132 'add' 'add_ln94' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln94, i32 23" [top.cpp:94]   --->   Operation 133 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%xor_ln94 = xor i1 %tmp_5, i1 1" [top.cpp:94]   --->   Operation 134 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %tmp_4, i1 %xor_ln94" [top.cpp:94]   --->   Operation 135 'and' 'and_ln94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln94, i32 38" [top.cpp:94]   --->   Operation 136 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i48.i32, i48 %mul_ln94, i32 39" [top.cpp:94]   --->   Operation 137 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.92ns)   --->   "%icmp_ln94 = icmp_eq  i9 %tmp_7, i9 511" [top.cpp:94]   --->   Operation 138 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i48.i32, i48 %mul_ln94, i32 38" [top.cpp:94]   --->   Operation 139 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.93ns)   --->   "%icmp_ln94_1 = icmp_eq  i10 %tmp_8, i10 1023" [top.cpp:94]   --->   Operation 140 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.93ns)   --->   "%icmp_ln94_2 = icmp_eq  i10 %tmp_8, i10 0" [top.cpp:94]   --->   Operation 141 'icmp' 'icmp_ln94_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_3)   --->   "%select_ln94 = select i1 %and_ln94, i1 %icmp_ln94_1, i1 %icmp_ln94_2" [top.cpp:94]   --->   Operation 142 'select' 'select_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_4)   --->   "%xor_ln94_1 = xor i1 %tmp_6, i1 1" [top.cpp:94]   --->   Operation 143 'xor' 'xor_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_4)   --->   "%and_ln94_1 = and i1 %icmp_ln94, i1 %xor_ln94_1" [top.cpp:94]   --->   Operation 144 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_4)   --->   "%select_ln94_1 = select i1 %and_ln94, i1 %and_ln94_1, i1 %icmp_ln94_1" [top.cpp:94]   --->   Operation 145 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%and_ln94_2 = and i1 %and_ln94, i1 %icmp_ln94_1" [top.cpp:94]   --->   Operation 146 'and' 'and_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_3)   --->   "%xor_ln94_2 = xor i1 %select_ln94, i1 1" [top.cpp:94]   --->   Operation 147 'xor' 'xor_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_3)   --->   "%or_ln94 = or i1 %tmp_5, i1 %xor_ln94_2" [top.cpp:94]   --->   Operation 148 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln94_3)   --->   "%xor_ln94_3 = xor i1 %tmp, i1 1" [top.cpp:94]   --->   Operation 149 'xor' 'xor_ln94_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_3 = and i1 %or_ln94, i1 %xor_ln94_3" [top.cpp:94]   --->   Operation 150 'and' 'and_ln94_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln94_4 = and i1 %tmp_5, i1 %select_ln94_1" [top.cpp:94]   --->   Operation 151 'and' 'and_ln94_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%or_ln94_2 = or i1 %and_ln94_2, i1 %and_ln94_4" [top.cpp:94]   --->   Operation 152 'or' 'or_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%xor_ln94_4 = xor i1 %or_ln94_2, i1 1" [top.cpp:94]   --->   Operation 153 'xor' 'xor_ln94_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%and_ln94_5 = and i1 %tmp, i1 %xor_ln94_4" [top.cpp:94]   --->   Operation 154 'and' 'and_ln94_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_3)   --->   "%select_ln94_2 = select i1 %and_ln94_3, i24 8388607, i24 8388608" [top.cpp:94]   --->   Operation 155 'select' 'select_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln94_1 = or i1 %and_ln94_3, i1 %and_ln94_5" [top.cpp:94]   --->   Operation 156 'or' 'or_ln94_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln94_3 = select i1 %or_ln94_1, i24 %select_ln94_2, i24 %add_ln94" [top.cpp:94]   --->   Operation 157 'select' 'select_ln94_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%rowC_addr = getelementptr i24 %rowC, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 158 'getelementptr' 'rowC_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%rowC_1_addr = getelementptr i24 %rowC_1, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 159 'getelementptr' 'rowC_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%rowC_2_addr = getelementptr i24 %rowC_2, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 160 'getelementptr' 'rowC_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%rowC_3_addr = getelementptr i24 %rowC_3, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 161 'getelementptr' 'rowC_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%rowC_4_addr = getelementptr i24 %rowC_4, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 162 'getelementptr' 'rowC_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%rowC_5_addr = getelementptr i24 %rowC_5, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 163 'getelementptr' 'rowC_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%rowC_6_addr = getelementptr i24 %rowC_6, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 164 'getelementptr' 'rowC_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%rowC_7_addr = getelementptr i24 %rowC_7, i64 0, i64 %zext_ln92" [top.cpp:94]   --->   Operation 165 'getelementptr' 'rowC_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_6_addr" [top.cpp:94]   --->   Operation 166 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 167 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 6)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_5_addr" [top.cpp:94]   --->   Operation 168 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 169 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 5)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_4_addr" [top.cpp:94]   --->   Operation 170 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 171 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 4)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_3_addr" [top.cpp:94]   --->   Operation 172 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 173 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 3)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_2_addr" [top.cpp:94]   --->   Operation 174 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 175 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_1_addr" [top.cpp:94]   --->   Operation 176 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 177 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 1)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_addr" [top.cpp:94]   --->   Operation 178 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 179 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 0)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln94 = store i24 %select_ln94_3, i3 %rowC_7_addr" [top.cpp:94]   --->   Operation 180 'store' 'store_ln94' <Predicate = (trunc_ln92_1 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx105.exit" [top.cpp:94]   --->   Operation 181 'br' 'br_ln94' <Predicate = (trunc_ln92_1 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln92', top.cpp:92) of constant 0 on local variable 'j', top.cpp:92 [156]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:92) on local variable 'j', top.cpp:92 [159]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln92', top.cpp:92) [160]  (0.897 ns)
	'store' operation 0 bit ('store_ln92', top.cpp:92) of variable 'add_ln92', top.cpp:92 on local variable 'j', top.cpp:92 [259]  (0.489 ns)

 <State 2>: 2.189ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load', top.cpp:94) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7' [181]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_1', top.cpp:94) [189]  (0.837 ns)

 <State 3>: 6.715ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln94', top.cpp:94) [193]  (3.387 ns)
	'add' operation 24 bit ('add_ln94', top.cpp:94) [199]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln94', top.cpp:94) [201]  (0.000 ns)
	'and' operation 1 bit ('and_ln94', top.cpp:94) [202]  (0.331 ns)
	'select' operation 1 bit ('select_ln94', top.cpp:94) [209]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln94_2', top.cpp:94) [214]  (0.000 ns)
	'or' operation 1 bit ('or_ln94', top.cpp:94) [215]  (0.000 ns)
	'and' operation 1 bit ('and_ln94_3', top.cpp:94) [217]  (0.331 ns)
	'or' operation 1 bit ('or_ln94_1', top.cpp:94) [223]  (0.331 ns)
	'select' operation 24 bit ('select_ln94_3', top.cpp:94) [224]  (0.435 ns)
	'store' operation 0 bit ('store_ln94', top.cpp:94) of variable 'select_ln94_3', top.cpp:94 on array 'rowC_6' [235]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
