// Seed: 2936044895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_2 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd80,
    parameter id_4 = 32'd18
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4
);
  output wire _id_4;
  inout wire _id_3;
  input wire _id_2;
  input wire _id_1;
  logic [!  id_3  +  id_4 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic id_6[id_2 : id_1];
  ;
endmodule
