#==============================================================================
# SYSBRG2 Setting
#==============================================================================
w 0x1801a010,0x0000001f
w 0x1801a004,0x00000031

#==========================================================================================
# CRT Configuration
#==========================================================================================
#--------Powen On Status-------------------------------------------------------
w 0x18000018,0x00000001	#use 27MHz crystal as SCPU & SB2 clock source
w 0x18000014,0x00000003	#Clock enable for KCPU & SB2

w 0x18000100,0x00000000	#SCPU PLL off(only set [1:0]=2b'00)
w 0x18000110,0x00000004	#ACPU PLL off
w 0x18000118,0x00000004	#VCPU PLL off
w 0x18000128,0x00000004	#Display SD1 PLL off
w 0x18000158,0x00000000	#DDR PLL off(only set [1]=2b'0)
w 0x1800016c,0x00000004	#BUS PLL off
w 0x18000180,0x00000004	#Display SD2 PLL off
w 0x180001b8,0x00000004	#DCSB PLL off
w 0x180001c4,0x00000004	#GPU PLL off
w 0x180001c4,0x00000004	#GPU PLL off

#w 0x1800000c,0x00000000	#Disable all clock
##w 0x18000010,0x00000000	#Disable all clock

##-----Boot Sequence After Power On----------------------------------------------
##-----SCPU PLL------------------------------------------------------------------
w 0x18000104,0x03e32801	#866.66MHz
#w 0x18000104,0x04813001	#1000.00MHz
#w 0x18000104,0x04f7b801	#1100.01MHz
#w 0x18000104,0x056e3c01	#1200.01MHz
w 0x18000108,0x00000003
w 0x18000100,0x4d200043	#PLLSCPU_RSTB=1, Release reset & PLLSCPU_POW=1, power on 

##-----ACPU PLL------------------------------------------------------------------
w 0x1800010c,0x0873e600	#576MHz
w 0x18000110,0x00000005	#PLLACPU_POW=1, Power on
w 0x18000110,0x00000007	#PLLACPU_RSTB=1, Release reset
n 1000
w 0x18000110,0x00000003	#PLLACPU_OEB=0, Output enable

##-----VCPU PLL------------------------------------------------------------------
w 0x18000114,0x08605300 #324MHz
w 0x18000118,0x00000005	#PLLVCPU_POW=1, Power on
w 0x18000118,0x00000007	#PLLVCPU_RSTB=1, Release reset
n 1000
w 0x18000118,0x00000003	#PLLVCPU_OEB=0, Output enable

##-----DDR PLL-------------------------------------------------------------------
w 0x18000158,0x8780ff01	#PLLDDR_RSTB=0, reset
w 0x18000150,0x4dda6156
w 0x18000154,0x21084210
w 0x1800015c,0x00000000
w 0x18000160,0x05cc4001	#666MHz(DDR-1333)
w 0x18000064,0x0076f198	#SSC setting
w 0x18000158,0x0780ff03	#DDRPLL_RST=1, release reset
w 0x18000158,0x0780ffff	#DDRPLL_CLK_OE=1, Output enable

##-----BUS PLL-------------------------------------------------------------------
w 0x18000164,0x00421b52	#486MHz
#w 0x18000168,0x00040028	#(*if modify, sync with ROM code)
w 0x1800016c,0x00000005	#PLLBUS_POW=1, Power on
w 0x1800016c,0x00000007	#PLLBUS_RSTB=1, Release reset
n 1000
w 0x1800016c,0x00000003	#PLLBUS_OEB=0, Output enable

##-----Display SD1 PLL(DDSA)-----------------------------------------------------
w 0x1800011c,0x0727d244	#432MHz
w 0x18000120,0x000006ff	#phase shifter
w 0x18000128,0x00000005	#PLLDDSA_POW=1, Power on
w 0x18000128,0x00000007	#PLLDDSA_RSTB=1, Release reset
w 0x18000124,0x00000005	#enable PSAUD1A, PSAUD2A
n 2000
w 0x18000128,0x00000003	#PLLDDSA_OEB=0, Output enable

##-----Display SD2 PLL(DDSB)-----------------------------------------------------
w 0x18000174,0x0727d244	#432MHz
w 0x18000178,0x000006ff	#phase shifter
w 0x18000180,0x00000005	#PLLDDSB_POW=1, Power on
w 0x18000180,0x00000007	#PLLDDSB_RSTB=1, Release reset
w 0x1800017c,0x00000005	#enable PSAUD1B, PSAUD2B
n 1000
w 0x18000180,0x00000003	#PLL_OEB=0, Output enable
w 0x18000184,0x0004007d	#M,N for 0.001 phase shift

##-----DCSB PLL -----------------------------------------------------------------
w 0x180001b0,0x002e1b52	#351MHz
#w 0x180001b4,0x00040028	#(*if modify, sync with ROM code)
w 0x180001b8,0x00000005	#PLL_POW=1, Power on
w 0x180001b8,0x00000007	#Release reset
n 1000
w 0x180001b8,0x00000003	#PLL_OEB=0, Output enable

##-----GCPU PLL------------------------------------------------------------------
w 0x180001c0,0x08605b00	#351MHz
w 0x180001c4,0x00000005	#PLL_POW=1, Power on
w 0x180001c4,0x00000007	#PLL_RSTB=1, Release reset
n 1000
w 0x180001c4,0x00000003	#PLL_OEB=0, Output enable

##//--------Clock select----------------------------------------------------------
w 0x18000030,0x00000000	#config SCPU/VCPU/ACPU/BUS Divider
w 0x1800004c,0x0000002a	#VE1 & VE2_core clock select

##//--------Module Clock & Resrt--------------------------------------------------
n 0x100
w 0x18000000,0xffffffff	#Release all reset
w 0x18000004,0xffffffff	#Release all reset
n 0x100
w 0x1800000c,0xffffffff	#Turn on all clock
w 0x18000010,0xffffffef	#Turn on all clock, except ACPU
n 0x100

#ISO block
w 0x18007060,0x00000000	#ETN no-bypass gphy ready mode
w 0x1800705c,0x00000003	#ETN power cut
w 0x18007074,0x05d87153	#Turn on PLL_ETN
w 0x1800708c,0x00001fbe	#Turn on ETN, I2C0, I2C6, UR0, IR, CEC/CBUS, VFD clock
w 0x18007088,0x00003f67	#Release reset for I2C0, I2C6, ETN, UR0, CEC/CBUS, IR, VFD
w 0x18007310,0x50500000	#ETN LED mux, ISO_GPIO13 mux
w 0x18007100,0x00002000	#ISO_GPIO13 output
w 0x18007104,0x00002000	#ISO_GPIO13 output high (USB2.0 power)
w 0x18007300,0x20000300 #Disable 5V pad pull low 
w 0x18007304,0x22032233 #Disable 5V pad pull low
w 0x18007308,0x00000a33 #Disable 5V pad pull low
w 0x1800039c,0x22222302 #Disable 5V pad pull low
w 0x18000378,0x23330300 #disable pad PU/PD
w 0x18007078,0x80000000 #enable DDR pad

w 0x1801a808,0x0000000f	#decrease the SPI speed
w 0x18000018,0x00000000	#use PLL as SCPU & SB2 clock source

#===============================================================================
# Enable HDMI
#===============================================================================
w 0x18000024,0x00018100	#for HDMI select
w 0x18000190,0x00000013
w 0x18000190,0x0000001b
w 0x18000194,0x0001c044	#27/27MHz
w 0x1800d044,0x5abc9014

#==============================================================================
# Enable Audio DAC
#==============================================================================
w 0x18006600,0xf9f39 #digial gain -2
w 0x18006608,0x3c0 	 #analog gain enable
w 0x18006604,0xffffa #enable audio dac

#==============================================================================
# DC Setting
#==============================================================================
w 0x18008004,0x094b2020
w 0x18008740,0x00000010
w 0x18008800,0x00179713
w 0x18008804,0x0307071b
w 0x18008808,0x02050408
w 0x1800880c,0x1c0270a3
w 0x18008810,0x02020a02
w 0x18008814,0x00100200
w 0x18008818,0x00200040
w 0x18008844,0x00060a51
w 0x18008848,0x00000010
w 0x18008820,0x00003fff
w 0x18008838,0x03000000
w 0x18008840,0x0a000000
w 0x18008840,0x0000c003
n 30000 #220uS
w 0x18008840,0x03000000
n 75000 #550us
w 0x18008840,0x0c000000
w 0x1800884c,0x00000030
w 0x18008850,0x00000000
w 0x18008840,0x00200000
w 0x18008944,0x00000229
w 0x18008954,0x00006001
w 0x18008904,0x00002880
w 0x18008908,0x00000001
w 0x1800890c,0x00008034
w 0x18008928,0x00940679
w 0x18008a40,0x00000000
w 0x18008a44,0x00000000
w 0x18008a48,0x00000000
w 0x18008a4c,0x00000000
w 0x18008a50,0x00000000
w 0x18008a54,0x00000000
w 0x18008a58,0x00000000
w 0x18008a5c,0x00000000
w 0x18008a60,0x00000000
w 0x18008a64,0x00000000
w 0x18008a68,0x00000000

# enable BISR(D$),MD
w 0x18007078,0x80000031

n 1000

# hack for r addr
m 0x00020000,0xffffffff,0
m 0x00020004,0xffffffff,0
m 0x00022000,0xffffffff,0
m 0x00022004,0xffffffff,0

n 1000

w 0x1801b100,0x00000020	#GPIO5 output
w 0x1801b110,0x00000020	#GPIO5 output high (USB3.0 power)

w 0x18008028,0x0e605014	#display priority

w 0x18007054,0x01000000 #for rom2 only,jump addr
w 0x18007058,0x01000000 #for rom2 only,load addr
#==============================================================================
# Disable SCPU coresight
#==============================================================================
w 0x1801D100,0x000c1f36


