// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module covariance_covariance_Pipeline_VITIS_LOOP_5_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0,
        data_address1,
        data_ce1,
        data_we1,
        data_d1,
        data_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
output   data_we1;
output  [31:0] data_d1;
input  [31:0] data_q1;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg data_we0;
reg[31:0] data_d0;
reg[9:0] data_address1;
reg data_ce1;
reg data_we1;
reg[31:0] data_d1;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state49_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_subdone;
reg   [0:0] icmp_ln5_reg_1174;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
reg   [5:0] j_1_reg_1159;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state33_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln5_fu_353_p2;
wire  signed [5:0] xor_ln8_fu_365_p2;
reg  signed [5:0] xor_ln8_reg_1178;
wire  signed [6:0] tmp_cast_fu_371_p3;
reg  signed [6:0] tmp_cast_reg_1186;
reg   [9:0] data_addr_6_reg_1193;
reg   [9:0] data_addr_7_reg_1198;
reg   [9:0] data_addr_14_reg_1203;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state34_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [9:0] data_addr_15_reg_1208;
reg   [31:0] data_load_6_reg_1213;
reg   [31:0] data_load_7_reg_1218;
wire   [30:0] add_ln9_5_fu_426_p2;
reg   [30:0] add_ln9_5_reg_1223;
wire   [9:0] zext_ln8_fu_432_p1;
reg   [9:0] zext_ln8_reg_1228;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state35_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] data_addr_18_reg_1235;
reg   [9:0] data_addr_19_reg_1240;
reg   [31:0] data_load_14_reg_1245;
reg   [31:0] data_load_15_reg_1250;
wire   [30:0] add_ln9_12_fu_466_p2;
reg   [30:0] add_ln9_12_reg_1255;
reg   [9:0] data_addr_22_reg_1260;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state36_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [9:0] data_addr_23_reg_1265;
reg   [31:0] data_load_18_reg_1270;
reg   [31:0] data_load_19_reg_1275;
wire   [30:0] add_ln9_17_fu_502_p2;
reg   [30:0] add_ln9_17_reg_1280;
wire   [8:0] zext_ln8_2_fu_508_p1;
reg   [8:0] zext_ln8_2_reg_1285;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state37_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire  signed [8:0] tmp_3_cast_fu_511_p3;
reg  signed [8:0] tmp_3_cast_reg_1290;
wire  signed [8:0] add_ln8_1_fu_518_p2;
reg  signed [8:0] add_ln8_1_reg_1295;
reg   [9:0] data_addr_24_reg_1300;
reg   [9:0] data_addr_25_reg_1305;
reg   [31:0] data_load_22_reg_1310;
reg   [31:0] data_load_23_reg_1315;
wire   [30:0] add_ln9_20_fu_550_p2;
reg   [30:0] add_ln9_20_reg_1320;
wire  signed [8:0] tmp_4_cast_fu_556_p3;
reg  signed [8:0] tmp_4_cast_reg_1325;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state38_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire  signed [8:0] add_ln8_2_fu_563_p2;
reg  signed [8:0] add_ln8_2_reg_1330;
reg   [9:0] data_addr_26_reg_1335;
reg   [9:0] data_addr_27_reg_1340;
reg   [31:0] data_load_24_reg_1345;
reg   [31:0] data_load_25_reg_1350;
wire   [30:0] add_ln9_23_fu_594_p2;
reg   [30:0] add_ln9_23_reg_1355;
reg   [9:0] data_addr_30_reg_1360;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state39_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [9:0] data_addr_30_reg_1360_pp0_iter1_reg;
reg   [9:0] data_addr_31_reg_1365;
reg   [9:0] data_addr_31_reg_1365_pp0_iter1_reg;
reg   [31:0] data_load_26_reg_1370;
reg   [31:0] data_load_27_reg_1375;
wire   [30:0] add_ln9_24_fu_624_p2;
reg   [30:0] add_ln9_24_reg_1380;
reg   [9:0] data_addr_reg_1385;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state40_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [9:0] data_addr_1_reg_1390;
reg   [31:0] data_load_30_reg_1395;
reg   [31:0] data_load_31_reg_1400;
wire   [30:0] add_ln9_27_fu_646_p2;
reg   [30:0] add_ln9_27_reg_1405;
reg   [9:0] data_addr_2_reg_1410;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state41_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [9:0] data_addr_3_reg_1415;
reg   [31:0] data_load_reg_1420;
reg   [31:0] data_load_1_reg_1425;
wire   [30:0] add_ln9_1_fu_672_p2;
reg   [30:0] add_ln9_1_reg_1430;
wire  signed [7:0] tmp_1_cast_fu_681_p3;
reg  signed [7:0] tmp_1_cast_reg_1435;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state42_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [9:0] data_addr_4_reg_1441;
wire  signed [7:0] add_ln8_fu_693_p2;
reg  signed [7:0] add_ln8_reg_1446;
reg   [9:0] data_addr_5_reg_1452;
reg   [31:0] data_load_2_reg_1457;
reg   [31:0] data_load_3_reg_1462;
wire   [30:0] add_ln9_2_fu_712_p2;
reg   [30:0] add_ln9_2_reg_1467;
reg   [9:0] data_addr_8_reg_1472;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state43_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [9:0] data_addr_9_reg_1477;
reg   [31:0] data_load_4_reg_1482;
reg   [31:0] data_load_5_reg_1487;
wire   [30:0] add_ln9_7_fu_749_p2;
reg   [30:0] add_ln9_7_reg_1492;
reg   [9:0] data_addr_10_reg_1497;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state44_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [9:0] data_addr_11_reg_1502;
reg   [31:0] data_load_8_reg_1507;
reg   [31:0] data_load_9_reg_1512;
wire   [30:0] add_ln9_8_fu_771_p2;
reg   [30:0] add_ln9_8_reg_1517;
reg   [9:0] data_addr_12_reg_1522;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state45_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
reg   [9:0] data_addr_13_reg_1527;
reg   [31:0] data_load_10_reg_1532;
reg   [31:0] data_load_11_reg_1537;
wire   [30:0] add_ln9_9_fu_801_p2;
reg   [30:0] add_ln9_9_reg_1542;
reg   [9:0] data_addr_16_reg_1547;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state46_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
reg   [9:0] data_addr_17_reg_1552;
reg   [31:0] data_load_12_reg_1557;
reg   [31:0] data_load_13_reg_1562;
wire   [30:0] add_ln9_14_fu_852_p2;
reg   [30:0] add_ln9_14_reg_1567;
reg   [9:0] data_addr_20_reg_1572;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state47_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [9:0] data_addr_21_reg_1577;
reg   [31:0] data_load_16_reg_1582;
reg   [31:0] data_load_17_reg_1587;
wire   [30:0] add_ln9_18_fu_894_p2;
reg   [30:0] add_ln9_18_reg_1592;
reg   [9:0] data_addr_28_reg_1597;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state48_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
reg   [9:0] data_addr_29_reg_1602;
reg   [31:0] data_load_20_reg_1607;
reg   [31:0] data_load_21_reg_1612;
wire   [30:0] add_ln9_21_fu_929_p2;
reg   [30:0] add_ln9_21_reg_1617;
reg   [31:0] data_load_28_reg_1622;
wire    ap_block_pp0_stage16_11001;
reg   [31:0] data_load_29_reg_1627;
wire   [30:0] add_ln9_30_fu_967_p2;
reg   [30:0] add_ln9_30_reg_1632;
wire   [31:0] sub_ln11_2_fu_1002_p2;
reg   [31:0] sub_ln11_2_reg_1637;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [31:0] sub_ln11_3_fu_1007_p2;
reg   [31:0] sub_ln11_3_reg_1642;
wire   [31:0] sub_ln11_4_fu_1012_p2;
reg   [31:0] sub_ln11_4_reg_1647;
wire   [31:0] sub_ln11_5_fu_1017_p2;
reg   [31:0] sub_ln11_5_reg_1652;
wire   [31:0] sub_ln11_6_fu_1022_p2;
reg   [31:0] sub_ln11_6_reg_1657;
wire   [31:0] sub_ln11_7_fu_1027_p2;
reg   [31:0] sub_ln11_7_reg_1662;
wire   [31:0] sub_ln11_8_fu_1032_p2;
reg   [31:0] sub_ln11_8_reg_1667;
wire   [31:0] sub_ln11_9_fu_1037_p2;
reg   [31:0] sub_ln11_9_reg_1672;
wire   [31:0] sub_ln11_10_fu_1042_p2;
reg   [31:0] sub_ln11_10_reg_1677;
wire   [31:0] sub_ln11_11_fu_1047_p2;
reg   [31:0] sub_ln11_11_reg_1682;
wire   [31:0] sub_ln11_12_fu_1052_p2;
reg   [31:0] sub_ln11_12_reg_1687;
wire   [31:0] sub_ln11_13_fu_1057_p2;
reg   [31:0] sub_ln11_13_reg_1692;
wire   [31:0] sub_ln11_14_fu_1062_p2;
reg   [31:0] sub_ln11_14_reg_1697;
wire   [31:0] sub_ln11_15_fu_1067_p2;
reg   [31:0] sub_ln11_15_reg_1702;
wire   [31:0] sub_ln11_16_fu_1072_p2;
reg   [31:0] sub_ln11_16_reg_1707;
wire   [31:0] sub_ln11_17_fu_1077_p2;
reg   [31:0] sub_ln11_17_reg_1712;
wire   [31:0] sub_ln11_18_fu_1082_p2;
reg   [31:0] sub_ln11_18_reg_1717;
wire   [31:0] sub_ln11_19_fu_1087_p2;
reg   [31:0] sub_ln11_19_reg_1722;
wire   [31:0] sub_ln11_20_fu_1092_p2;
reg   [31:0] sub_ln11_20_reg_1727;
wire   [31:0] sub_ln11_21_fu_1097_p2;
reg   [31:0] sub_ln11_21_reg_1732;
wire   [31:0] sub_ln11_22_fu_1102_p2;
reg   [31:0] sub_ln11_22_reg_1737;
wire   [31:0] sub_ln11_23_fu_1107_p2;
reg   [31:0] sub_ln11_23_reg_1742;
wire   [31:0] sub_ln11_24_fu_1112_p2;
reg   [31:0] sub_ln11_24_reg_1747;
wire   [31:0] sub_ln11_25_fu_1117_p2;
reg   [31:0] sub_ln11_25_reg_1752;
wire   [31:0] sub_ln11_26_fu_1122_p2;
reg   [31:0] sub_ln11_26_reg_1757;
wire   [31:0] sub_ln11_27_fu_1127_p2;
reg   [31:0] sub_ln11_27_reg_1762;
wire   [31:0] sub_ln11_28_fu_1132_p2;
reg   [31:0] sub_ln11_28_reg_1767;
wire   [31:0] sub_ln11_29_fu_1137_p2;
reg   [31:0] sub_ln11_29_reg_1772;
wire   [31:0] sub_ln11_30_fu_1142_p2;
reg   [31:0] sub_ln11_30_reg_1777;
wire   [31:0] sub_ln11_31_fu_1147_p2;
reg   [31:0] sub_ln11_31_reg_1782;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln8_8_fu_383_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln8_9_fu_392_p1;
wire   [63:0] zext_ln8_16_fu_405_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln8_17_fu_413_p1;
wire   [63:0] zext_ln8_20_fu_442_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln8_21_fu_453_p1;
wire   [63:0] zext_ln8_24_fu_479_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln8_25_fu_489_p1;
wire   [63:0] zext_ln8_26_fu_528_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln8_27_fu_537_p1;
wire   [63:0] zext_ln8_28_fu_572_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln8_29_fu_581_p1;
wire   [63:0] zext_ln8_32_fu_603_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln8_33_fu_611_p1;
wire   [63:0] j_cast_fu_630_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln8_3_fu_634_p1;
wire   [63:0] zext_ln8_4_fu_652_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln8_5_fu_659_p1;
wire   [63:0] zext_ln8_6_fu_688_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln8_7_fu_699_p1;
wire   [63:0] zext_ln8_10_fu_718_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln8_11_fu_722_p1;
wire   [63:0] zext_ln8_12_fu_755_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln8_13_fu_759_p1;
wire   [63:0] zext_ln8_14_fu_780_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln8_15_fu_788_p1;
wire   [63:0] zext_ln8_18_fu_814_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln8_19_fu_824_p1;
wire   [63:0] zext_ln8_22_fu_865_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln8_23_fu_875_p1;
wire   [63:0] zext_ln8_30_fu_902_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln8_31_fu_910_p1;
reg   [5:0] j_fu_76;
wire   [5:0] add_ln5_fu_359_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_1;
wire   [31:0] sub_ln11_fu_990_p2;
wire    ap_block_pp0_stage17;
wire   [31:0] sub_ln11_1_fu_996_p2;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage16;
wire  signed [7:0] sext_ln8_1_fu_379_p1;
wire  signed [7:0] sext_ln8_2_fu_388_p1;
wire  signed [8:0] sext_ln8_5_fu_402_p1;
wire  signed [8:0] sext_ln8_6_fu_410_p1;
wire   [30:0] trunc_ln8_6_fu_418_p1;
wire   [30:0] trunc_ln8_7_fu_422_p1;
wire   [9:0] tmp_8_cast_fu_435_p3;
wire   [9:0] add_ln8_4_fu_447_p2;
wire   [30:0] trunc_ln8_14_fu_458_p1;
wire   [30:0] trunc_ln8_15_fu_462_p1;
wire   [9:0] tmp_10_cast_fu_472_p3;
wire   [9:0] add_ln8_6_fu_484_p2;
wire   [30:0] trunc_ln8_18_fu_494_p1;
wire   [30:0] trunc_ln8_19_fu_498_p1;
wire  signed [9:0] sext_ln8_7_fu_524_p1;
wire  signed [9:0] sext_ln8_8_fu_533_p1;
wire   [30:0] trunc_ln8_22_fu_542_p1;
wire   [30:0] trunc_ln8_23_fu_546_p1;
wire  signed [9:0] sext_ln8_9_fu_568_p1;
wire  signed [9:0] sext_ln8_10_fu_577_p1;
wire   [30:0] trunc_ln8_24_fu_586_p1;
wire   [30:0] trunc_ln8_25_fu_590_p1;
wire  signed [9:0] sext_ln8_13_fu_600_p1;
wire  signed [9:0] sext_ln8_14_fu_608_p1;
wire   [30:0] trunc_ln8_26_fu_616_p1;
wire   [30:0] trunc_ln8_27_fu_620_p1;
wire   [30:0] trunc_ln8_30_fu_638_p1;
wire   [30:0] trunc_ln8_31_fu_642_p1;
wire  signed [6:0] sext_ln8_fu_656_p1;
wire   [30:0] trunc_ln8_1_fu_668_p1;
wire   [30:0] trunc_ln8_fu_664_p1;
wire   [7:0] zext_ln8_1_fu_678_p1;
wire   [30:0] trunc_ln8_2_fu_704_p1;
wire   [30:0] trunc_ln8_3_fu_708_p1;
wire   [30:0] trunc_ln8_4_fu_726_p1;
wire   [30:0] trunc_ln8_5_fu_730_p1;
wire   [30:0] add_ln9_4_fu_738_p2;
wire   [30:0] add_ln9_6_fu_744_p2;
wire   [30:0] add_ln9_3_fu_734_p2;
wire   [30:0] trunc_ln8_8_fu_763_p1;
wire   [30:0] trunc_ln8_9_fu_767_p1;
wire  signed [8:0] sext_ln8_3_fu_777_p1;
wire  signed [8:0] sext_ln8_4_fu_785_p1;
wire   [30:0] trunc_ln8_10_fu_793_p1;
wire   [30:0] trunc_ln8_11_fu_797_p1;
wire   [9:0] tmp_7_cast_fu_807_p3;
wire   [9:0] add_ln8_3_fu_819_p2;
wire   [30:0] trunc_ln8_12_fu_829_p1;
wire   [30:0] trunc_ln8_13_fu_833_p1;
wire   [30:0] add_ln9_11_fu_841_p2;
wire   [30:0] add_ln9_13_fu_847_p2;
wire   [30:0] add_ln9_10_fu_837_p2;
wire   [9:0] tmp_9_cast_fu_858_p3;
wire   [9:0] add_ln8_5_fu_870_p2;
wire   [30:0] trunc_ln8_16_fu_880_p1;
wire   [30:0] trunc_ln8_17_fu_884_p1;
wire   [30:0] add_ln9_16_fu_888_p2;
wire  signed [9:0] sext_ln8_11_fu_899_p1;
wire  signed [9:0] sext_ln8_12_fu_907_p1;
wire   [30:0] trunc_ln8_20_fu_915_p1;
wire   [30:0] trunc_ln8_21_fu_919_p1;
wire   [30:0] add_ln9_19_fu_923_p2;
wire   [30:0] trunc_ln8_28_fu_934_p1;
wire   [30:0] trunc_ln8_29_fu_938_p1;
wire   [30:0] add_ln9_26_fu_950_p2;
wire   [30:0] add_ln9_28_fu_956_p2;
wire   [30:0] add_ln9_25_fu_946_p2;
wire   [30:0] add_ln9_29_fu_961_p2;
wire   [30:0] add_ln9_22_fu_942_p2;
wire   [30:0] add_ln9_15_fu_973_p2;
wire   [30:0] add_ln9_fu_977_p2;
wire   [31:0] m_fu_982_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [31:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

covariance_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln5_fu_353_p2 == 1'd0))) begin
            j_fu_76 <= add_ln5_fu_359_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_76 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln8_1_reg_1295 <= add_ln8_1_fu_518_p2;
        add_ln9_20_reg_1320 <= add_ln9_20_fu_550_p2;
        data_addr_24_reg_1300[5 : 0] <= zext_ln8_26_fu_528_p1[5 : 0];
        data_addr_25_reg_1305 <= zext_ln8_27_fu_537_p1;
        tmp_3_cast_reg_1290[5 : 0] <= tmp_3_cast_fu_511_p3[5 : 0];
        zext_ln8_2_reg_1285[5 : 0] <= zext_ln8_2_fu_508_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln8_2_reg_1330 <= add_ln8_2_fu_563_p2;
        add_ln9_23_reg_1355 <= add_ln9_23_fu_594_p2;
        data_addr_26_reg_1335[5 : 0] <= zext_ln8_28_fu_572_p1[5 : 0];
        data_addr_27_reg_1340 <= zext_ln8_29_fu_581_p1;
        tmp_4_cast_reg_1325[5 : 0] <= tmp_4_cast_fu_556_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln8_reg_1446 <= add_ln8_fu_693_p2;
        add_ln9_2_reg_1467 <= add_ln9_2_fu_712_p2;
        data_addr_4_reg_1441[5 : 0] <= zext_ln8_6_fu_688_p1[5 : 0];
        data_addr_5_reg_1452[7 : 0] <= zext_ln8_7_fu_699_p1[7 : 0];
        tmp_1_cast_reg_1435[5 : 0] <= tmp_1_cast_fu_681_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln9_12_reg_1255 <= add_ln9_12_fu_466_p2;
        data_addr_18_reg_1235[5 : 0] <= zext_ln8_20_fu_442_p1[5 : 0];
        data_addr_19_reg_1240 <= zext_ln8_21_fu_453_p1;
        zext_ln8_reg_1228[5 : 0] <= zext_ln8_fu_432_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln9_14_reg_1567 <= add_ln9_14_fu_852_p2;
        data_addr_16_reg_1547[5 : 0] <= zext_ln8_18_fu_814_p1[5 : 0];
        data_addr_17_reg_1552 <= zext_ln8_19_fu_824_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln9_17_reg_1280 <= add_ln9_17_fu_502_p2;
        data_addr_22_reg_1260[5 : 0] <= zext_ln8_24_fu_479_p1[5 : 0];
        data_addr_23_reg_1265 <= zext_ln8_25_fu_489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln9_18_reg_1592 <= add_ln9_18_fu_894_p2;
        data_addr_20_reg_1572[5 : 0] <= zext_ln8_22_fu_865_p1[5 : 0];
        data_addr_21_reg_1577 <= zext_ln8_23_fu_875_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln9_1_reg_1430 <= add_ln9_1_fu_672_p2;
        data_addr_2_reg_1410[5 : 0] <= zext_ln8_4_fu_652_p1[5 : 0];
        data_addr_3_reg_1415[6 : 0] <= zext_ln8_5_fu_659_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln9_21_reg_1617 <= add_ln9_21_fu_929_p2;
        data_addr_28_reg_1597[5 : 0] <= zext_ln8_30_fu_902_p1[5 : 0];
        data_addr_29_reg_1602 <= zext_ln8_31_fu_910_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln9_24_reg_1380 <= add_ln9_24_fu_624_p2;
        data_addr_30_reg_1360[5 : 0] <= zext_ln8_32_fu_603_p1[5 : 0];
        data_addr_31_reg_1365 <= zext_ln8_33_fu_611_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln9_27_reg_1405 <= add_ln9_27_fu_646_p2;
        data_addr_1_reg_1390[5 : 0] <= zext_ln8_3_fu_634_p1[5 : 0];
        data_addr_reg_1385[5 : 0] <= j_cast_fu_630_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln9_30_reg_1632 <= add_ln9_30_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln9_5_reg_1223 <= add_ln9_5_fu_426_p2;
        data_addr_14_reg_1203[5 : 0] <= zext_ln8_16_fu_405_p1[5 : 0];
        data_addr_15_reg_1208[8 : 0] <= zext_ln8_17_fu_413_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln9_7_reg_1492 <= add_ln9_7_fu_749_p2;
        data_addr_8_reg_1472[5 : 0] <= zext_ln8_10_fu_718_p1[5 : 0];
        data_addr_9_reg_1477[8 : 0] <= zext_ln8_11_fu_722_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln9_8_reg_1517 <= add_ln9_8_fu_771_p2;
        data_addr_10_reg_1497[5 : 0] <= zext_ln8_12_fu_755_p1[5 : 0];
        data_addr_11_reg_1502[8 : 0] <= zext_ln8_13_fu_759_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln9_9_reg_1542 <= add_ln9_9_fu_801_p2;
        data_addr_12_reg_1522[5 : 0] <= zext_ln8_14_fu_780_p1[5 : 0];
        data_addr_13_reg_1527[8 : 0] <= zext_ln8_15_fu_788_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_addr_30_reg_1360_pp0_iter1_reg[5 : 0] <= data_addr_30_reg_1360[5 : 0];
        data_addr_31_reg_1365_pp0_iter1_reg <= data_addr_31_reg_1365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln5_fu_353_p2 == 1'd0))) begin
        data_addr_6_reg_1193[5 : 0] <= zext_ln8_8_fu_383_p1[5 : 0];
        data_addr_7_reg_1198[7 : 0] <= zext_ln8_9_fu_392_p1[7 : 0];
        tmp_cast_reg_1186[5 : 0] <= tmp_cast_fu_371_p3[5 : 0];
        xor_ln8_reg_1178 <= xor_ln8_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_load_10_reg_1532 <= data_q1;
        data_load_11_reg_1537 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_load_12_reg_1557 <= data_q1;
        data_load_13_reg_1562 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_load_14_reg_1245 <= data_q1;
        data_load_15_reg_1250 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_load_16_reg_1582 <= data_q1;
        data_load_17_reg_1587 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_load_18_reg_1270 <= data_q1;
        data_load_19_reg_1275 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_load_1_reg_1425 <= data_q0;
        data_load_reg_1420 <= data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_load_20_reg_1607 <= data_q1;
        data_load_21_reg_1612 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_load_22_reg_1310 <= data_q1;
        data_load_23_reg_1315 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_load_24_reg_1345 <= data_q1;
        data_load_25_reg_1350 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_load_26_reg_1370 <= data_q1;
        data_load_27_reg_1375 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_load_28_reg_1622 <= data_q1;
        data_load_29_reg_1627 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_load_2_reg_1457 <= data_q1;
        data_load_3_reg_1462 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_load_30_reg_1395 <= data_q1;
        data_load_31_reg_1400 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_load_4_reg_1482 <= data_q1;
        data_load_5_reg_1487 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_load_6_reg_1213 <= data_q1;
        data_load_7_reg_1218 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_load_8_reg_1507 <= data_q1;
        data_load_9_reg_1512 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln5_reg_1174 <= icmp_ln5_fu_353_p2;
        j_1_reg_1159 <= ap_sig_allocacmp_j_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        sub_ln11_10_reg_1677 <= sub_ln11_10_fu_1042_p2;
        sub_ln11_11_reg_1682 <= sub_ln11_11_fu_1047_p2;
        sub_ln11_12_reg_1687 <= sub_ln11_12_fu_1052_p2;
        sub_ln11_13_reg_1692 <= sub_ln11_13_fu_1057_p2;
        sub_ln11_14_reg_1697 <= sub_ln11_14_fu_1062_p2;
        sub_ln11_15_reg_1702 <= sub_ln11_15_fu_1067_p2;
        sub_ln11_16_reg_1707 <= sub_ln11_16_fu_1072_p2;
        sub_ln11_17_reg_1712 <= sub_ln11_17_fu_1077_p2;
        sub_ln11_18_reg_1717 <= sub_ln11_18_fu_1082_p2;
        sub_ln11_19_reg_1722 <= sub_ln11_19_fu_1087_p2;
        sub_ln11_20_reg_1727 <= sub_ln11_20_fu_1092_p2;
        sub_ln11_21_reg_1732 <= sub_ln11_21_fu_1097_p2;
        sub_ln11_22_reg_1737 <= sub_ln11_22_fu_1102_p2;
        sub_ln11_23_reg_1742 <= sub_ln11_23_fu_1107_p2;
        sub_ln11_24_reg_1747 <= sub_ln11_24_fu_1112_p2;
        sub_ln11_25_reg_1752 <= sub_ln11_25_fu_1117_p2;
        sub_ln11_26_reg_1757 <= sub_ln11_26_fu_1122_p2;
        sub_ln11_27_reg_1762 <= sub_ln11_27_fu_1127_p2;
        sub_ln11_28_reg_1767 <= sub_ln11_28_fu_1132_p2;
        sub_ln11_29_reg_1772 <= sub_ln11_29_fu_1137_p2;
        sub_ln11_2_reg_1637 <= sub_ln11_2_fu_1002_p2;
        sub_ln11_30_reg_1777 <= sub_ln11_30_fu_1142_p2;
        sub_ln11_31_reg_1782 <= sub_ln11_31_fu_1147_p2;
        sub_ln11_3_reg_1642 <= sub_ln11_3_fu_1007_p2;
        sub_ln11_4_reg_1647 <= sub_ln11_4_fu_1012_p2;
        sub_ln11_5_reg_1652 <= sub_ln11_5_fu_1017_p2;
        sub_ln11_6_reg_1657 <= sub_ln11_6_fu_1022_p2;
        sub_ln11_7_reg_1662 <= sub_ln11_7_fu_1027_p2;
        sub_ln11_8_reg_1667 <= sub_ln11_8_fu_1032_p2;
        sub_ln11_9_reg_1672 <= sub_ln11_9_fu_1037_p2;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_1174 == 1'd1) & (1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_address0 = data_addr_31_reg_1365_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_address0 = data_addr_29_reg_1602;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_address0 = data_addr_27_reg_1340;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_address0 = data_addr_25_reg_1305;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_address0 = data_addr_23_reg_1265;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_address0 = data_addr_21_reg_1577;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_address0 = data_addr_19_reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_address0 = data_addr_17_reg_1552;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_address0 = data_addr_15_reg_1208;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_address0 = data_addr_13_reg_1527;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_address0 = data_addr_11_reg_1502;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_address0 = data_addr_9_reg_1477;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_address0 = data_addr_7_reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_address0 = data_addr_5_reg_1452;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_address0 = data_addr_3_reg_1415;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_address0 = data_addr_1_reg_1390;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_address0 = zext_ln8_31_fu_910_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_address0 = zext_ln8_23_fu_875_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_address0 = zext_ln8_19_fu_824_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_address0 = zext_ln8_15_fu_788_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_address0 = zext_ln8_13_fu_759_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_address0 = zext_ln8_11_fu_722_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_address0 = zext_ln8_7_fu_699_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_address0 = zext_ln8_5_fu_659_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_address0 = zext_ln8_3_fu_634_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_address0 = zext_ln8_33_fu_611_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_address0 = zext_ln8_29_fu_581_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_address0 = zext_ln8_27_fu_537_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_address0 = zext_ln8_25_fu_489_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_address0 = zext_ln8_21_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_address0 = zext_ln8_17_fu_413_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_address0 = zext_ln8_9_fu_392_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_address1 = data_addr_30_reg_1360_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_address1 = data_addr_28_reg_1597;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_address1 = data_addr_26_reg_1335;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_address1 = data_addr_24_reg_1300;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_address1 = data_addr_22_reg_1260;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_address1 = data_addr_20_reg_1572;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_address1 = data_addr_18_reg_1235;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_address1 = data_addr_16_reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_address1 = data_addr_14_reg_1203;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_address1 = data_addr_12_reg_1522;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_address1 = data_addr_10_reg_1497;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_address1 = data_addr_8_reg_1472;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_address1 = data_addr_6_reg_1193;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_address1 = data_addr_4_reg_1441;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_address1 = data_addr_2_reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_address1 = data_addr_reg_1385;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_address1 = zext_ln8_30_fu_902_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_address1 = zext_ln8_22_fu_865_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_address1 = zext_ln8_18_fu_814_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_address1 = zext_ln8_14_fu_780_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_address1 = zext_ln8_12_fu_755_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_address1 = zext_ln8_10_fu_718_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_address1 = zext_ln8_6_fu_688_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_address1 = zext_ln8_4_fu_652_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_address1 = j_cast_fu_630_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_address1 = zext_ln8_32_fu_603_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_address1 = zext_ln8_28_fu_572_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_address1 = zext_ln8_26_fu_528_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_address1 = zext_ln8_24_fu_479_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_address1 = zext_ln8_20_fu_442_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_address1 = zext_ln8_16_fu_405_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_address1 = zext_ln8_8_fu_383_p1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_d0 = sub_ln11_31_reg_1782;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_d0 = sub_ln11_29_reg_1772;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_d0 = sub_ln11_27_reg_1762;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_d0 = sub_ln11_25_reg_1752;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_d0 = sub_ln11_23_reg_1742;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_d0 = sub_ln11_21_reg_1732;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_d0 = sub_ln11_19_reg_1722;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_d0 = sub_ln11_17_reg_1712;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_d0 = sub_ln11_15_reg_1702;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_d0 = sub_ln11_13_reg_1692;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_d0 = sub_ln11_11_reg_1682;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_d0 = sub_ln11_9_reg_1672;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_d0 = sub_ln11_7_reg_1662;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_d0 = sub_ln11_5_reg_1652;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_d0 = sub_ln11_3_reg_1642;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_d0 = sub_ln11_1_fu_996_p2;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_d1 = sub_ln11_30_reg_1777;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_d1 = sub_ln11_28_reg_1767;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_d1 = sub_ln11_26_reg_1757;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_d1 = sub_ln11_24_reg_1747;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_d1 = sub_ln11_22_reg_1737;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_d1 = sub_ln11_20_reg_1727;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_d1 = sub_ln11_18_reg_1717;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_d1 = sub_ln11_16_reg_1707;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_d1 = sub_ln11_14_reg_1697;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_d1 = sub_ln11_12_reg_1687;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_d1 = sub_ln11_10_reg_1677;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_d1 = sub_ln11_8_reg_1667;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_d1 = sub_ln11_6_reg_1657;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_d1 = sub_ln11_4_reg_1647;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_d1 = sub_ln11_2_reg_1637;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_d1 = sub_ln11_fu_990_p2;
    end else begin
        data_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln5_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        data_we1 = 1'b1;
    end else begin
        data_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln5_fu_359_p2 = (ap_sig_allocacmp_j_1 + 6'd1);

assign add_ln8_1_fu_518_p2 = ($signed(zext_ln8_2_fu_508_p1) + $signed(9'd288));

assign add_ln8_2_fu_563_p2 = ($signed(zext_ln8_2_reg_1285) + $signed(9'd352));

assign add_ln8_3_fu_819_p2 = ($signed(zext_ln8_reg_1228) + $signed(10'd544));

assign add_ln8_4_fu_447_p2 = ($signed(zext_ln8_fu_432_p1) + $signed(10'd608));

assign add_ln8_5_fu_870_p2 = ($signed(zext_ln8_reg_1228) + $signed(10'd672));

assign add_ln8_6_fu_484_p2 = ($signed(zext_ln8_reg_1228) + $signed(10'd736));

assign add_ln8_fu_693_p2 = ($signed(zext_ln8_1_fu_678_p1) + $signed(8'd160));

assign add_ln9_10_fu_837_p2 = (add_ln9_9_reg_1542 + add_ln9_8_reg_1517);

assign add_ln9_11_fu_841_p2 = (trunc_ln8_12_fu_829_p1 + trunc_ln8_13_fu_833_p1);

assign add_ln9_12_fu_466_p2 = (trunc_ln8_14_fu_458_p1 + trunc_ln8_15_fu_462_p1);

assign add_ln9_13_fu_847_p2 = (add_ln9_12_reg_1255 + add_ln9_11_fu_841_p2);

assign add_ln9_14_fu_852_p2 = (add_ln9_13_fu_847_p2 + add_ln9_10_fu_837_p2);

assign add_ln9_15_fu_973_p2 = (add_ln9_14_reg_1567 + add_ln9_7_reg_1492);

assign add_ln9_16_fu_888_p2 = (trunc_ln8_16_fu_880_p1 + trunc_ln8_17_fu_884_p1);

assign add_ln9_17_fu_502_p2 = (trunc_ln8_18_fu_494_p1 + trunc_ln8_19_fu_498_p1);

assign add_ln9_18_fu_894_p2 = (add_ln9_17_reg_1280 + add_ln9_16_fu_888_p2);

assign add_ln9_19_fu_923_p2 = (trunc_ln8_20_fu_915_p1 + trunc_ln8_21_fu_919_p1);

assign add_ln9_1_fu_672_p2 = (trunc_ln8_1_fu_668_p1 + trunc_ln8_fu_664_p1);

assign add_ln9_20_fu_550_p2 = (trunc_ln8_22_fu_542_p1 + trunc_ln8_23_fu_546_p1);

assign add_ln9_21_fu_929_p2 = (add_ln9_20_reg_1320 + add_ln9_19_fu_923_p2);

assign add_ln9_22_fu_942_p2 = (add_ln9_21_reg_1617 + add_ln9_18_reg_1592);

assign add_ln9_23_fu_594_p2 = (trunc_ln8_24_fu_586_p1 + trunc_ln8_25_fu_590_p1);

assign add_ln9_24_fu_624_p2 = (trunc_ln8_26_fu_616_p1 + trunc_ln8_27_fu_620_p1);

assign add_ln9_25_fu_946_p2 = (add_ln9_24_reg_1380 + add_ln9_23_reg_1355);

assign add_ln9_26_fu_950_p2 = (trunc_ln8_28_fu_934_p1 + trunc_ln8_29_fu_938_p1);

assign add_ln9_27_fu_646_p2 = (trunc_ln8_30_fu_638_p1 + trunc_ln8_31_fu_642_p1);

assign add_ln9_28_fu_956_p2 = (add_ln9_27_reg_1405 + add_ln9_26_fu_950_p2);

assign add_ln9_29_fu_961_p2 = (add_ln9_28_fu_956_p2 + add_ln9_25_fu_946_p2);

assign add_ln9_2_fu_712_p2 = (trunc_ln8_2_fu_704_p1 + trunc_ln8_3_fu_708_p1);

assign add_ln9_30_fu_967_p2 = (add_ln9_29_fu_961_p2 + add_ln9_22_fu_942_p2);

assign add_ln9_3_fu_734_p2 = (add_ln9_2_reg_1467 + add_ln9_1_reg_1430);

assign add_ln9_4_fu_738_p2 = (trunc_ln8_4_fu_726_p1 + trunc_ln8_5_fu_730_p1);

assign add_ln9_5_fu_426_p2 = (trunc_ln8_6_fu_418_p1 + trunc_ln8_7_fu_422_p1);

assign add_ln9_6_fu_744_p2 = (add_ln9_5_reg_1223 + add_ln9_4_fu_738_p2);

assign add_ln9_7_fu_749_p2 = (add_ln9_6_fu_744_p2 + add_ln9_3_fu_734_p2);

assign add_ln9_8_fu_771_p2 = (trunc_ln8_8_fu_763_p1 + trunc_ln8_9_fu_767_p1);

assign add_ln9_9_fu_801_p2 = (trunc_ln8_10_fu_793_p1 + trunc_ln8_11_fu_797_p1);

assign add_ln9_fu_977_p2 = (add_ln9_30_reg_1632 + add_ln9_15_fu_973_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign icmp_ln5_fu_353_p2 = ((ap_sig_allocacmp_j_1 == 6'd32) ? 1'b1 : 1'b0);

assign j_cast_fu_630_p1 = j_1_reg_1159;

assign m_fu_982_p3 = {{add_ln9_fu_977_p2}, {1'd0}};

assign sext_ln8_10_fu_577_p1 = add_ln8_2_fu_563_p2;

assign sext_ln8_11_fu_899_p1 = tmp_1_cast_reg_1435;

assign sext_ln8_12_fu_907_p1 = add_ln8_reg_1446;

assign sext_ln8_13_fu_600_p1 = tmp_cast_reg_1186;

assign sext_ln8_14_fu_608_p1 = xor_ln8_reg_1178;

assign sext_ln8_1_fu_379_p1 = tmp_cast_fu_371_p3;

assign sext_ln8_2_fu_388_p1 = xor_ln8_fu_365_p2;

assign sext_ln8_3_fu_777_p1 = tmp_1_cast_reg_1435;

assign sext_ln8_4_fu_785_p1 = add_ln8_reg_1446;

assign sext_ln8_5_fu_402_p1 = tmp_cast_reg_1186;

assign sext_ln8_6_fu_410_p1 = xor_ln8_reg_1178;

assign sext_ln8_7_fu_524_p1 = tmp_3_cast_fu_511_p3;

assign sext_ln8_8_fu_533_p1 = add_ln8_1_fu_518_p2;

assign sext_ln8_9_fu_568_p1 = tmp_4_cast_fu_556_p3;

assign sext_ln8_fu_656_p1 = xor_ln8_reg_1178;

assign sub_ln11_10_fu_1042_p2 = (data_load_10_reg_1532 - m_fu_982_p3);

assign sub_ln11_11_fu_1047_p2 = (data_load_11_reg_1537 - m_fu_982_p3);

assign sub_ln11_12_fu_1052_p2 = (data_load_12_reg_1557 - m_fu_982_p3);

assign sub_ln11_13_fu_1057_p2 = (data_load_13_reg_1562 - m_fu_982_p3);

assign sub_ln11_14_fu_1062_p2 = (data_load_14_reg_1245 - m_fu_982_p3);

assign sub_ln11_15_fu_1067_p2 = (data_load_15_reg_1250 - m_fu_982_p3);

assign sub_ln11_16_fu_1072_p2 = (data_load_16_reg_1582 - m_fu_982_p3);

assign sub_ln11_17_fu_1077_p2 = (data_load_17_reg_1587 - m_fu_982_p3);

assign sub_ln11_18_fu_1082_p2 = (data_load_18_reg_1270 - m_fu_982_p3);

assign sub_ln11_19_fu_1087_p2 = (data_load_19_reg_1275 - m_fu_982_p3);

assign sub_ln11_1_fu_996_p2 = (data_load_1_reg_1425 - m_fu_982_p3);

assign sub_ln11_20_fu_1092_p2 = (data_load_20_reg_1607 - m_fu_982_p3);

assign sub_ln11_21_fu_1097_p2 = (data_load_21_reg_1612 - m_fu_982_p3);

assign sub_ln11_22_fu_1102_p2 = (data_load_22_reg_1310 - m_fu_982_p3);

assign sub_ln11_23_fu_1107_p2 = (data_load_23_reg_1315 - m_fu_982_p3);

assign sub_ln11_24_fu_1112_p2 = (data_load_24_reg_1345 - m_fu_982_p3);

assign sub_ln11_25_fu_1117_p2 = (data_load_25_reg_1350 - m_fu_982_p3);

assign sub_ln11_26_fu_1122_p2 = (data_load_26_reg_1370 - m_fu_982_p3);

assign sub_ln11_27_fu_1127_p2 = (data_load_27_reg_1375 - m_fu_982_p3);

assign sub_ln11_28_fu_1132_p2 = (data_load_28_reg_1622 - m_fu_982_p3);

assign sub_ln11_29_fu_1137_p2 = (data_load_29_reg_1627 - m_fu_982_p3);

assign sub_ln11_2_fu_1002_p2 = (data_load_2_reg_1457 - m_fu_982_p3);

assign sub_ln11_30_fu_1142_p2 = (data_load_30_reg_1395 - m_fu_982_p3);

assign sub_ln11_31_fu_1147_p2 = (data_load_31_reg_1400 - m_fu_982_p3);

assign sub_ln11_3_fu_1007_p2 = (data_load_3_reg_1462 - m_fu_982_p3);

assign sub_ln11_4_fu_1012_p2 = (data_load_4_reg_1482 - m_fu_982_p3);

assign sub_ln11_5_fu_1017_p2 = (data_load_5_reg_1487 - m_fu_982_p3);

assign sub_ln11_6_fu_1022_p2 = (data_load_6_reg_1213 - m_fu_982_p3);

assign sub_ln11_7_fu_1027_p2 = (data_load_7_reg_1218 - m_fu_982_p3);

assign sub_ln11_8_fu_1032_p2 = (data_load_8_reg_1507 - m_fu_982_p3);

assign sub_ln11_9_fu_1037_p2 = (data_load_9_reg_1512 - m_fu_982_p3);

assign sub_ln11_fu_990_p2 = (data_load_reg_1420 - m_fu_982_p3);

assign tmp_10_cast_fu_472_p3 = {{4'd11}, {j_1_reg_1159}};

assign tmp_1_cast_fu_681_p3 = {{2'd2}, {j_1_reg_1159}};

assign tmp_3_cast_fu_511_p3 = {{3'd4}, {j_1_reg_1159}};

assign tmp_4_cast_fu_556_p3 = {{3'd5}, {j_1_reg_1159}};

assign tmp_7_cast_fu_807_p3 = {{4'd8}, {j_1_reg_1159}};

assign tmp_8_cast_fu_435_p3 = {{4'd9}, {j_1_reg_1159}};

assign tmp_9_cast_fu_858_p3 = {{4'd10}, {j_1_reg_1159}};

assign tmp_cast_fu_371_p3 = {{1'd1}, {ap_sig_allocacmp_j_1}};

assign trunc_ln8_10_fu_793_p1 = data_q1[30:0];

assign trunc_ln8_11_fu_797_p1 = data_q0[30:0];

assign trunc_ln8_12_fu_829_p1 = data_q1[30:0];

assign trunc_ln8_13_fu_833_p1 = data_q0[30:0];

assign trunc_ln8_14_fu_458_p1 = data_q1[30:0];

assign trunc_ln8_15_fu_462_p1 = data_q0[30:0];

assign trunc_ln8_16_fu_880_p1 = data_q1[30:0];

assign trunc_ln8_17_fu_884_p1 = data_q0[30:0];

assign trunc_ln8_18_fu_494_p1 = data_q1[30:0];

assign trunc_ln8_19_fu_498_p1 = data_q0[30:0];

assign trunc_ln8_1_fu_668_p1 = data_q0[30:0];

assign trunc_ln8_20_fu_915_p1 = data_q1[30:0];

assign trunc_ln8_21_fu_919_p1 = data_q0[30:0];

assign trunc_ln8_22_fu_542_p1 = data_q1[30:0];

assign trunc_ln8_23_fu_546_p1 = data_q0[30:0];

assign trunc_ln8_24_fu_586_p1 = data_q1[30:0];

assign trunc_ln8_25_fu_590_p1 = data_q0[30:0];

assign trunc_ln8_26_fu_616_p1 = data_q1[30:0];

assign trunc_ln8_27_fu_620_p1 = data_q0[30:0];

assign trunc_ln8_28_fu_934_p1 = data_q1[30:0];

assign trunc_ln8_29_fu_938_p1 = data_q0[30:0];

assign trunc_ln8_2_fu_704_p1 = data_q1[30:0];

assign trunc_ln8_30_fu_638_p1 = data_q1[30:0];

assign trunc_ln8_31_fu_642_p1 = data_q0[30:0];

assign trunc_ln8_3_fu_708_p1 = data_q0[30:0];

assign trunc_ln8_4_fu_726_p1 = data_q1[30:0];

assign trunc_ln8_5_fu_730_p1 = data_q0[30:0];

assign trunc_ln8_6_fu_418_p1 = data_q1[30:0];

assign trunc_ln8_7_fu_422_p1 = data_q0[30:0];

assign trunc_ln8_8_fu_763_p1 = data_q1[30:0];

assign trunc_ln8_9_fu_767_p1 = data_q0[30:0];

assign trunc_ln8_fu_664_p1 = data_q1[30:0];

assign xor_ln8_fu_365_p2 = (ap_sig_allocacmp_j_1 ^ 6'd32);

assign zext_ln8_10_fu_718_p1 = $unsigned(tmp_3_cast_reg_1290);

assign zext_ln8_11_fu_722_p1 = $unsigned(add_ln8_1_reg_1295);

assign zext_ln8_12_fu_755_p1 = $unsigned(tmp_4_cast_reg_1325);

assign zext_ln8_13_fu_759_p1 = $unsigned(add_ln8_2_reg_1330);

assign zext_ln8_14_fu_780_p1 = $unsigned(sext_ln8_3_fu_777_p1);

assign zext_ln8_15_fu_788_p1 = $unsigned(sext_ln8_4_fu_785_p1);

assign zext_ln8_16_fu_405_p1 = $unsigned(sext_ln8_5_fu_402_p1);

assign zext_ln8_17_fu_413_p1 = $unsigned(sext_ln8_6_fu_410_p1);

assign zext_ln8_18_fu_814_p1 = tmp_7_cast_fu_807_p3;

assign zext_ln8_19_fu_824_p1 = add_ln8_3_fu_819_p2;

assign zext_ln8_1_fu_678_p1 = j_1_reg_1159;

assign zext_ln8_20_fu_442_p1 = tmp_8_cast_fu_435_p3;

assign zext_ln8_21_fu_453_p1 = add_ln8_4_fu_447_p2;

assign zext_ln8_22_fu_865_p1 = tmp_9_cast_fu_858_p3;

assign zext_ln8_23_fu_875_p1 = add_ln8_5_fu_870_p2;

assign zext_ln8_24_fu_479_p1 = tmp_10_cast_fu_472_p3;

assign zext_ln8_25_fu_489_p1 = add_ln8_6_fu_484_p2;

assign zext_ln8_26_fu_528_p1 = $unsigned(sext_ln8_7_fu_524_p1);

assign zext_ln8_27_fu_537_p1 = $unsigned(sext_ln8_8_fu_533_p1);

assign zext_ln8_28_fu_572_p1 = $unsigned(sext_ln8_9_fu_568_p1);

assign zext_ln8_29_fu_581_p1 = $unsigned(sext_ln8_10_fu_577_p1);

assign zext_ln8_2_fu_508_p1 = j_1_reg_1159;

assign zext_ln8_30_fu_902_p1 = $unsigned(sext_ln8_11_fu_899_p1);

assign zext_ln8_31_fu_910_p1 = $unsigned(sext_ln8_12_fu_907_p1);

assign zext_ln8_32_fu_603_p1 = $unsigned(sext_ln8_13_fu_600_p1);

assign zext_ln8_33_fu_611_p1 = $unsigned(sext_ln8_14_fu_608_p1);

assign zext_ln8_3_fu_634_p1 = $unsigned(xor_ln8_reg_1178);

assign zext_ln8_4_fu_652_p1 = $unsigned(tmp_cast_reg_1186);

assign zext_ln8_5_fu_659_p1 = $unsigned(sext_ln8_fu_656_p1);

assign zext_ln8_6_fu_688_p1 = $unsigned(tmp_1_cast_fu_681_p3);

assign zext_ln8_7_fu_699_p1 = $unsigned(add_ln8_fu_693_p2);

assign zext_ln8_8_fu_383_p1 = $unsigned(sext_ln8_1_fu_379_p1);

assign zext_ln8_9_fu_392_p1 = $unsigned(sext_ln8_2_fu_388_p1);

assign zext_ln8_fu_432_p1 = j_1_reg_1159;

always @ (posedge ap_clk) begin
    tmp_cast_reg_1186[6] <= 1'b1;
    data_addr_6_reg_1193[9:6] <= 4'b0011;
    data_addr_7_reg_1198[9:8] <= 2'b00;
    data_addr_14_reg_1203[9:6] <= 4'b0111;
    data_addr_15_reg_1208[9] <= 1'b0;
    zext_ln8_reg_1228[9:6] <= 4'b0000;
    data_addr_18_reg_1235[9:6] <= 4'b1001;
    data_addr_22_reg_1260[9:6] <= 4'b1011;
    zext_ln8_2_reg_1285[8:6] <= 3'b000;
    tmp_3_cast_reg_1290[8:6] <= 3'b100;
    data_addr_24_reg_1300[9:6] <= 4'b1100;
    tmp_4_cast_reg_1325[8:6] <= 3'b101;
    data_addr_26_reg_1335[9:6] <= 4'b1101;
    data_addr_30_reg_1360[9:6] <= 4'b1111;
    data_addr_30_reg_1360_pp0_iter1_reg[9:6] <= 4'b1111;
    data_addr_reg_1385[9:6] <= 4'b0000;
    data_addr_1_reg_1390[9:6] <= 4'b0000;
    data_addr_2_reg_1410[9:6] <= 4'b0001;
    data_addr_3_reg_1415[9:7] <= 3'b000;
    tmp_1_cast_reg_1435[7:6] <= 2'b10;
    data_addr_4_reg_1441[9:6] <= 4'b0010;
    data_addr_5_reg_1452[9:8] <= 2'b00;
    data_addr_8_reg_1472[9:6] <= 4'b0100;
    data_addr_9_reg_1477[9] <= 1'b0;
    data_addr_10_reg_1497[9:6] <= 4'b0101;
    data_addr_11_reg_1502[9] <= 1'b0;
    data_addr_12_reg_1522[9:6] <= 4'b0110;
    data_addr_13_reg_1527[9] <= 1'b0;
    data_addr_16_reg_1547[9:6] <= 4'b1000;
    data_addr_20_reg_1572[9:6] <= 4'b1010;
    data_addr_28_reg_1597[9:6] <= 4'b1110;
end

endmodule //covariance_covariance_Pipeline_VITIS_LOOP_5_1
