//Verilog block level netlist file for netlist_BS_AMP
//Generated by UMN for ALIGN project 


module top (  ); 
IBS_norm_slvt I13 ( .net010(/), .net08(VDD), .net014(gnd!), .VDD(net010), .gnd!(net014), ./(net08) ); 
IBS_norm_hvt I22 ( .net046(/), .net042(VDD), .net018(gnd!), .VDD(net018), .gnd!(net042), ./(net046) ); 
IBS_norm_hvt I3 ( .net015(/), .net05(VDD), .net031(gnd!), .VDD(net015), .gnd!(net031), ./(net05) ); 
Amp_diff_norm_hvt I30 ( .net018(/), .net030(VDD), .net028(gnd!), .hON(hON), .hOP(hOP), .VDD(net018), .gnd!(net028), ./(net030) ); 
IBS_norm_rvt I34 ( .net021(/), .net038(VDD), .net022(gnd!), .VDD(net021), .gnd!(net022), ./(net038) ); 
Amp_diff_norm_rvt I37 ( .net022(/), .net019(VDD), .net020(gnd!), .rON(net019), .rOP(net020), .VDD(net022), .gnd!(rON), ./(rOP) ); 
Amp_diff_norm_slvt I43 ( .net034(/), .net062(VDD), .net063(gnd!), .sON(net034), .sOP(net062), .VDD(net063), .gnd!(sON), ./(sOP) ); 
IBS_norm_lvt I44 ( .net065(/), .net059(VDD), .net035(gnd!), .VDD(net035), .gnd!(net059), ./(net065) ); 
IBS_norm_slvt I47 ( .net033(/), .net061(VDD), .net034(gnd!), .VDD(net033), .gnd!(net034), ./(net061) ); 
Amp_diff_norm_lvt I51 ( .net035(/), .net066(VDD), .net029(gnd!), .lON(lON), .lOP(lOP), .VDD(net029), .gnd!(net035), ./(net066) ); 
IBS_norm_rvt I6 ( .net013(/), .net06(VDD), .net032(gnd!), .VDD(net013), .gnd!(net032), ./(net06) ); 
IBS_norm_lvt I9 ( .net011(/), .net07(VDD), .net012(gnd!), .VDD(net011), .gnd!(net012), ./(net07) ); 
res RR1 ( .VDD(VDD), .net05(net05) ); 
res RR2 ( .VDD(VDD), .net06(net06) ); 
res RR3 ( .VDD(VDD), .net07(net07) ); 
res RR4 ( .VDD(VDD), .net08(net08) ); 
res RR5 ( .net031(gnd!), .gnd!(net031) ); 
res RR6 ( .net032(gnd!), .gnd!(net032) ); 
res RR7 ( .net012(gnd!), .gnd!(net012) ); 
res RR8 ( .net014(gnd!), .gnd!(net014) ); 

endmodule

module IBS_norm_slvt ( net033, net061, net034, VDD, gnd!, / ); 
inout net033, net061, net034, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(IBSn_OUT), .G(net7), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN1 ( .D(net7), .S(VSS) ); 
DiodeConnected_PMOS_5_1x1 MP1 ( .D(IBS_IN), .S(VDD) ); 
CMC_PMOS_10_1x4 MP2_MP0 ( .D1(IBSp_OUT), .G(IBS_IN), .D2(net7), .S(VDD) ); 

endmodule

module IBS_norm_hvt ( net015, net05, net031, VDD, gnd!, / ); 
inout net015, net05, net031, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(IBSn_OUT), .G(net7), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN1 ( .D(net7), .S(VSS) ); 
DiodeConnected_PMOS_5_1x1 MP1 ( .D(IBS_IN), .S(VDD) ); 
CMC_PMOS_10_1x4 MP2_MP0 ( .D1(IBSp_OUT), .G(IBS_IN), .D2(net7), .S(VDD) ); 

endmodule

module Amp_diff_norm_hvt ( net018, net030, net028, hON, hOP, VDD, gnd!, / ); 
inout net018, net030, net028, hON, hOP, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(net39), .G(IBSn), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN3 ( .D(IBSn), .S(VSS) ); 
res RR0 ( .ON(ON), .VDD(VDD) ); 
res RR9 ( .OP(OP), .VDD(VDD) ); 
DP_NMOS_75_3x10 MN1_MN2 ( .D1(ON), .G1(IP), .S(net39), .D2(OP), .G2(IN) ); 

endmodule

module IBS_norm_rvt ( net013, net06, net032, VDD, gnd!, / ); 
inout net013, net06, net032, VDD, gnd!, /;

DiodeConnected_NMOS_5_1x1 MN1 ( .D(net7), .S(VSS) ); 
Switch_NMOS_10_1x1 MN2 ( .D(IBSn_OUT), .G(net7), .S(VSS) ); 
DiodeConnected_PMOS_5_1x1 MP1 ( .D(IBS_IN), .S(VDD) ); 
CMC_PMOS_10_1x4 MP2_MP0 ( .D1(IBSp_OUT), .G(IBS_IN), .D2(net7), .S(VDD) ); 

endmodule

module Amp_diff_norm_rvt ( net022, net019, net020, rON, rOP, VDD, gnd!, / ); 
inout net022, net019, net020, rON, rOP, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(net39), .G(IBSn), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN3 ( .D(IBSn), .S(VSS) ); 
res RR0 ( .ON(ON), .VDD(VDD) ); 
res RR9 ( .OP(OP), .VDD(VDD) ); 
DP_NMOS_75_3x10 MN1_MN2 ( .D1(ON), .G1(IP), .S(net39), .D2(OP), .G2(IN) ); 

endmodule

module Amp_diff_norm_slvt ( net034, net062, net063, sON, sOP, VDD, gnd!, / ); 
inout net034, net062, net063, sON, sOP, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(net39), .G(IBSn), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN3 ( .D(IBSn), .S(VSS) ); 
res RR0 ( .ON(ON), .VDD(VDD) ); 
res RR9 ( .OP(OP), .VDD(VDD) ); 
DP_NMOS_75_3x10 MN1_MN2 ( .D1(ON), .G1(IP), .S(net39), .D2(OP), .G2(IN) ); 

endmodule

module IBS_norm_lvt ( net011, net07, net012, VDD, gnd!, / ); 
inout net011, net07, net012, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(IBSn_OUT), .G(net7), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN1 ( .D(net7), .S(VSS) ); 
DiodeConnected_PMOS_5_1x1 MP1 ( .D(IBS_IN), .S(VDD) ); 
CMC_PMOS_10_1x4 MP2_MP0 ( .D1(IBSp_OUT), .G(IBS_IN), .D2(net7), .S(VDD) ); 

endmodule

module Amp_diff_norm_lvt ( net035, net066, net029, lON, lOP, VDD, gnd!, / ); 
inout net035, net066, net029, lON, lOP, VDD, gnd!, /;

Switch_NMOS_10_1x1 MN0 ( .D(net39), .G(IBSn), .S(VSS) ); 
DiodeConnected_NMOS_5_1x1 MN3 ( .D(IBSn), .S(VSS) ); 
res RR0 ( .ON(ON), .VDD(VDD) ); 
res RR9 ( .OP(OP), .VDD(VDD) ); 
DP_NMOS_75_3x10 MN1_MN2 ( .D1(ON), .G1(IP), .S(net39), .D2(OP), .G2(IN) ); 

endmodule


// End HDL models
// Global nets module
`celldefine
module cds_globals;

supply0 VDD;
supply1 VSS;

endmodule
`endcelldefine