Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ffc4ca0781584222b88257bdc1792280 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L axi_bram_ctrl_v4_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot perceptron_tb_behav xil_defaultlib.perceptron_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'S_AXI_araddr' [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'S_AXI_awaddr' [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x_tready' is not permitted [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v:93]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'a_tdata' is not permitted [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
