-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln45_fu_74_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_730 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_142_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_reg_742 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_4_fu_258_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_4_reg_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_34_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_34_reg_772 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_5_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_5_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_783 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_5_fu_374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_5_reg_790 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_35_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_35_reg_796 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_807 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_6_fu_490_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_6_reg_814 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_36_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_36_reg_820 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_25_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_106_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_88_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_fu_138_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_148_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_28_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_7_fu_222_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_14_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_204_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_4_fu_254_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_264_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_35_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_338_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_17_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_5_fu_320_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_5_fu_370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_380_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_34_fu_342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_42_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_5_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_454_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_20_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_6_fu_436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_6_fu_486_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_496_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_49_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_6_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_12_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_552_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_13_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_12_fu_558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_13_fu_566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_4_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_15_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_14_fu_594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_16_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_15_fu_600_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_16_fu_608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_5_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_18_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_17_fu_636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_19_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_18_fu_642_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_19_fu_650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_6_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_21_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_20_fu_678_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_22_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_21_fu_684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_22_fu_692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_0_0_fu_573_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_1_0_fu_615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_2_0_fu_657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_3_0_fu_699_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln46_4_reg_766 <= add_ln46_4_fu_258_p2;
                add_ln46_5_reg_790 <= add_ln46_5_fu_374_p2;
                add_ln46_6_reg_814 <= add_ln46_6_fu_490_p2;
                add_ln46_reg_742 <= add_ln46_fu_142_p2;
                empty_34_reg_772 <= empty_34_fu_300_p2;
                empty_35_reg_796 <= empty_35_fu_416_p2;
                empty_36_reg_820 <= empty_36_fu_532_p2;
                empty_reg_748 <= empty_fu_184_p2;
                icmp_ln45_4_reg_754 <= icmp_ln45_4_fu_190_p2;
                icmp_ln45_5_reg_778 <= icmp_ln45_5_fu_306_p2;
                icmp_ln45_6_reg_802 <= icmp_ln45_6_fu_422_p2;
                icmp_ln45_reg_730 <= icmp_ln45_fu_74_p2;
                tmp_27_reg_759 <= data_1_val(15 downto 15);
                tmp_32_reg_783 <= data_2_val(15 downto 15);
                tmp_38_reg_807 <= data_3_val(15 downto 15);
                tmp_reg_735 <= data_0_val(15 downto 15);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln46_4_fu_258_p2 <= std_logic_vector(unsigned(trunc_ln46_4_fu_204_p4) + unsigned(zext_ln46_4_fu_254_p1));
    add_ln46_5_fu_374_p2 <= std_logic_vector(unsigned(trunc_ln46_5_fu_320_p4) + unsigned(zext_ln46_5_fu_370_p1));
    add_ln46_6_fu_490_p2 <= std_logic_vector(unsigned(trunc_ln46_6_fu_436_p4) + unsigned(zext_ln46_6_fu_486_p1));
    add_ln46_fu_142_p2 <= std_logic_vector(unsigned(trunc_ln_fu_88_p4) + unsigned(zext_ln46_fu_138_p1));
    and_ln46_10_fu_294_p2 <= (tmp_31_fu_280_p3 or not_tmp_35_fu_288_p2);
    and_ln46_11_fu_480_p2 <= (tmp_39_fu_446_p3 and or_ln46_20_fu_474_p2);
    and_ln46_12_fu_410_p2 <= (tmp_37_fu_396_p3 or not_tmp_42_fu_404_p2);
    and_ln46_14_fu_526_p2 <= (tmp_43_fu_512_p3 or not_tmp_49_fu_520_p2);
    and_ln46_7_fu_248_p2 <= (tmp_28_fu_214_p3 and or_ln46_14_fu_242_p2);
    and_ln46_8_fu_178_p2 <= (tmp_26_fu_164_p3 or not_tmp_28_fu_172_p2);
    and_ln46_9_fu_364_p2 <= (tmp_33_fu_330_p3 and or_ln46_17_fu_358_p2);
    and_ln46_fu_132_p2 <= (tmp_23_fu_98_p3 and or_ln46_fu_126_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= res_0_0_fu_573_p3;
    ap_return_1 <= res_1_0_fu_615_p3;
    ap_return_2 <= res_2_0_fu_657_p3;
    ap_return_3 <= res_3_0_fu_699_p3;
    empty_34_fu_300_p2 <= (icmp_ln46_4_fu_274_p2 and and_ln46_10_fu_294_p2);
    empty_35_fu_416_p2 <= (icmp_ln46_5_fu_390_p2 and and_ln46_12_fu_410_p2);
    empty_36_fu_532_p2 <= (icmp_ln46_6_fu_506_p2 and and_ln46_14_fu_526_p2);
    empty_fu_184_p2 <= (icmp_ln46_fu_158_p2 and and_ln46_8_fu_178_p2);
    icmp_ln45_4_fu_190_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_5_fu_306_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_6_fu_422_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_74_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln46_4_fu_274_p2 <= "1" when (tmp_22_fu_264_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_5_fu_390_p2 <= "1" when (tmp_36_fu_380_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_6_fu_506_p2 <= "1" when (tmp_42_fu_496_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_fu_158_p2 <= "1" when (tmp_s_fu_148_p4 = ap_const_lv6_0) else "0";
    not_tmp_28_fu_172_p2 <= (tmp_24_fu_110_p3 xor ap_const_lv1_1);
    not_tmp_35_fu_288_p2 <= (tmp_29_fu_226_p3 xor ap_const_lv1_1);
    not_tmp_42_fu_404_p2 <= (tmp_34_fu_342_p3 xor ap_const_lv1_1);
    not_tmp_49_fu_520_p2 <= (tmp_40_fu_458_p3 xor ap_const_lv1_1);
    or_ln46_12_fu_538_p2 <= (tmp_reg_735 or empty_reg_748);
    or_ln46_13_fu_547_p2 <= (xor_ln46_fu_542_p2 or tmp_reg_735);
    or_ln46_14_fu_242_p2 <= (trunc_ln46_7_fu_222_p1 or tmp_30_fu_234_p3);
    or_ln46_15_fu_580_p2 <= (tmp_27_reg_759 or empty_34_reg_772);
    or_ln46_16_fu_589_p2 <= (xor_ln46_4_fu_584_p2 or tmp_27_reg_759);
    or_ln46_17_fu_358_p2 <= (trunc_ln46_8_fu_338_p1 or tmp_35_fu_350_p3);
    or_ln46_18_fu_622_p2 <= (tmp_32_reg_783 or empty_35_reg_796);
    or_ln46_19_fu_631_p2 <= (xor_ln46_5_fu_626_p2 or tmp_32_reg_783);
    or_ln46_20_fu_474_p2 <= (trunc_ln46_9_fu_454_p1 or tmp_41_fu_466_p3);
    or_ln46_21_fu_664_p2 <= (tmp_38_reg_807 or empty_36_reg_820);
    or_ln46_22_fu_673_p2 <= (xor_ln46_6_fu_668_p2 or tmp_38_reg_807);
    or_ln46_fu_126_p2 <= (trunc_ln46_fu_106_p1 or tmp_25_fu_118_p3);
    res_0_0_fu_573_p3 <= 
        select_ln46_13_fu_566_p3 when (icmp_ln45_reg_730(0) = '1') else 
        ap_const_lv8_0;
    res_1_0_fu_615_p3 <= 
        select_ln46_16_fu_608_p3 when (icmp_ln45_4_reg_754(0) = '1') else 
        ap_const_lv8_0;
    res_2_0_fu_657_p3 <= 
        select_ln46_19_fu_650_p3 when (icmp_ln45_5_reg_778(0) = '1') else 
        ap_const_lv8_0;
    res_3_0_fu_699_p3 <= 
        select_ln46_22_fu_692_p3 when (icmp_ln45_6_reg_802(0) = '1') else 
        ap_const_lv8_0;
    select_ln46_12_fu_558_p3 <= 
        select_ln46_fu_552_p3 when (or_ln46_12_fu_538_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_13_fu_566_p3 <= 
        select_ln46_12_fu_558_p3 when (or_ln46_13_fu_547_p2(0) = '1') else 
        add_ln46_reg_742;
    select_ln46_14_fu_594_p3 <= 
        ap_const_lv8_0 when (tmp_27_reg_759(0) = '1') else 
        add_ln46_4_reg_766;
    select_ln46_15_fu_600_p3 <= 
        select_ln46_14_fu_594_p3 when (or_ln46_15_fu_580_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_16_fu_608_p3 <= 
        select_ln46_15_fu_600_p3 when (or_ln46_16_fu_589_p2(0) = '1') else 
        add_ln46_4_reg_766;
    select_ln46_17_fu_636_p3 <= 
        ap_const_lv8_0 when (tmp_32_reg_783(0) = '1') else 
        add_ln46_5_reg_790;
    select_ln46_18_fu_642_p3 <= 
        select_ln46_17_fu_636_p3 when (or_ln46_18_fu_622_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_19_fu_650_p3 <= 
        select_ln46_18_fu_642_p3 when (or_ln46_19_fu_631_p2(0) = '1') else 
        add_ln46_5_reg_790;
    select_ln46_20_fu_678_p3 <= 
        ap_const_lv8_0 when (tmp_38_reg_807(0) = '1') else 
        add_ln46_6_reg_814;
    select_ln46_21_fu_684_p3 <= 
        select_ln46_20_fu_678_p3 when (or_ln46_21_fu_664_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_22_fu_692_p3 <= 
        select_ln46_21_fu_684_p3 when (or_ln46_22_fu_673_p2(0) = '1') else 
        add_ln46_6_reg_814;
    select_ln46_fu_552_p3 <= 
        ap_const_lv8_0 when (tmp_reg_735(0) = '1') else 
        add_ln46_reg_742;
    tmp_22_fu_264_p4 <= data_1_val(15 downto 10);
    tmp_23_fu_98_p3 <= data_0_val(1 downto 1);
    tmp_24_fu_110_p3 <= data_0_val(9 downto 9);
    tmp_25_fu_118_p3 <= data_0_val(2 downto 2);
    tmp_26_fu_164_p3 <= add_ln46_fu_142_p2(7 downto 7);
    tmp_28_fu_214_p3 <= data_1_val(1 downto 1);
    tmp_29_fu_226_p3 <= data_1_val(9 downto 9);
    tmp_30_fu_234_p3 <= data_1_val(2 downto 2);
    tmp_31_fu_280_p3 <= add_ln46_4_fu_258_p2(7 downto 7);
    tmp_33_fu_330_p3 <= data_2_val(1 downto 1);
    tmp_34_fu_342_p3 <= data_2_val(9 downto 9);
    tmp_35_fu_350_p3 <= data_2_val(2 downto 2);
    tmp_36_fu_380_p4 <= data_2_val(15 downto 10);
    tmp_37_fu_396_p3 <= add_ln46_5_fu_374_p2(7 downto 7);
    tmp_39_fu_446_p3 <= data_3_val(1 downto 1);
    tmp_40_fu_458_p3 <= data_3_val(9 downto 9);
    tmp_41_fu_466_p3 <= data_3_val(2 downto 2);
    tmp_42_fu_496_p4 <= data_3_val(15 downto 10);
    tmp_43_fu_512_p3 <= add_ln46_6_fu_490_p2(7 downto 7);
    tmp_s_fu_148_p4 <= data_0_val(15 downto 10);
    trunc_ln46_4_fu_204_p4 <= data_1_val(9 downto 2);
    trunc_ln46_5_fu_320_p4 <= data_2_val(9 downto 2);
    trunc_ln46_6_fu_436_p4 <= data_3_val(9 downto 2);
    trunc_ln46_7_fu_222_p1 <= data_1_val(1 - 1 downto 0);
    trunc_ln46_8_fu_338_p1 <= data_2_val(1 - 1 downto 0);
    trunc_ln46_9_fu_454_p1 <= data_3_val(1 - 1 downto 0);
    trunc_ln46_fu_106_p1 <= data_0_val(1 - 1 downto 0);
    trunc_ln_fu_88_p4 <= data_0_val(9 downto 2);
    xor_ln46_4_fu_584_p2 <= (empty_34_reg_772 xor ap_const_lv1_1);
    xor_ln46_5_fu_626_p2 <= (empty_35_reg_796 xor ap_const_lv1_1);
    xor_ln46_6_fu_668_p2 <= (empty_36_reg_820 xor ap_const_lv1_1);
    xor_ln46_fu_542_p2 <= (empty_reg_748 xor ap_const_lv1_1);
    zext_ln46_4_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_7_fu_248_p2),8));
    zext_ln46_5_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_9_fu_364_p2),8));
    zext_ln46_6_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_11_fu_480_p2),8));
    zext_ln46_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_fu_132_p2),8));
end behav;
