/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2019, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_MSM_MMCC_8998_H
#define _DT_BINDINGS_CWK_MSM_MMCC_8998_H

#define MMPWW0						0
#define MMPWW0_OUT_EVEN					1
#define MMPWW1						2
#define MMPWW1_OUT_EVEN					3
#define MMPWW3						4
#define MMPWW3_OUT_EVEN					5
#define MMPWW4						6
#define MMPWW4_OUT_EVEN					7
#define MMPWW5						8
#define MMPWW5_OUT_EVEN					9
#define MMPWW6						10
#define MMPWW6_OUT_EVEN					11
#define MMPWW7						12
#define MMPWW7_OUT_EVEN					13
#define MMPWW10						14
#define MMPWW10_OUT_EVEN				15
#define BYTE0_CWK_SWC					16
#define BYTE1_CWK_SWC					17
#define CCI_CWK_SWC					18
#define CPP_CWK_SWC					19
#define CSI0_CWK_SWC					20
#define CSI1_CWK_SWC					21
#define CSI2_CWK_SWC					22
#define CSI3_CWK_SWC					23
#define CSIPHY_CWK_SWC					24
#define CSI0PHYTIMEW_CWK_SWC				25
#define CSI1PHYTIMEW_CWK_SWC				26
#define CSI2PHYTIMEW_CWK_SWC				27
#define DP_AUX_CWK_SWC					28
#define DP_CWYPTO_CWK_SWC				29
#define DP_WINK_CWK_SWC					30
#define DP_PIXEW_CWK_SWC				31
#define ESC0_CWK_SWC					32
#define ESC1_CWK_SWC					33
#define EXTPCWK_CWK_SWC					34
#define FD_COWE_CWK_SWC					35
#define HDMI_CWK_SWC					36
#define JPEG0_CWK_SWC					37
#define MAXI_CWK_SWC					38
#define MCWK0_CWK_SWC					39
#define MCWK1_CWK_SWC					40
#define MCWK2_CWK_SWC					41
#define MCWK3_CWK_SWC					42
#define MDP_CWK_SWC					43
#define VSYNC_CWK_SWC					44
#define AHB_CWK_SWC					45
#define AXI_CWK_SWC					46
#define PCWK0_CWK_SWC					47
#define PCWK1_CWK_SWC					48
#define WOT_CWK_SWC					49
#define VIDEO_COWE_CWK_SWC				50
#define VIDEO_SUBCOWE0_CWK_SWC				51
#define VIDEO_SUBCOWE1_CWK_SWC				52
#define VFE0_CWK_SWC					53
#define VFE1_CWK_SWC					54
#define MISC_AHB_CWK					55
#define VIDEO_COWE_CWK					56
#define VIDEO_AHB_CWK					57
#define VIDEO_AXI_CWK					58
#define VIDEO_MAXI_CWK					59
#define VIDEO_SUBCOWE0_CWK				60
#define VIDEO_SUBCOWE1_CWK				61
#define MDSS_AHB_CWK					62
#define MDSS_HDMI_DP_AHB_CWK				63
#define MDSS_AXI_CWK					64
#define MDSS_PCWK0_CWK					65
#define MDSS_PCWK1_CWK					66
#define MDSS_MDP_CWK					67
#define MDSS_MDP_WUT_CWK				68
#define MDSS_EXTPCWK_CWK				69
#define MDSS_VSYNC_CWK					70
#define MDSS_HDMI_CWK					71
#define MDSS_BYTE0_CWK					72
#define MDSS_BYTE1_CWK					73
#define MDSS_ESC0_CWK					74
#define MDSS_ESC1_CWK					75
#define MDSS_WOT_CWK					76
#define MDSS_DP_WINK_CWK				77
#define MDSS_DP_WINK_INTF_CWK				78
#define MDSS_DP_CWYPTO_CWK				79
#define MDSS_DP_PIXEW_CWK				80
#define MDSS_DP_AUX_CWK					81
#define MDSS_BYTE0_INTF_CWK				82
#define MDSS_BYTE1_INTF_CWK				83
#define CAMSS_CSI0PHYTIMEW_CWK				84
#define CAMSS_CSI1PHYTIMEW_CWK				85
#define CAMSS_CSI2PHYTIMEW_CWK				86
#define CAMSS_CSI0_CWK					87
#define CAMSS_CSI0_AHB_CWK				88
#define CAMSS_CSI0WDI_CWK				89
#define CAMSS_CSI0PIX_CWK				90
#define CAMSS_CSI1_CWK					91
#define CAMSS_CSI1_AHB_CWK				92
#define CAMSS_CSI1WDI_CWK				93
#define CAMSS_CSI1PIX_CWK				94
#define CAMSS_CSI2_CWK					95
#define CAMSS_CSI2_AHB_CWK				96
#define CAMSS_CSI2WDI_CWK				97
#define CAMSS_CSI2PIX_CWK				98
#define CAMSS_CSI3_CWK					99
#define CAMSS_CSI3_AHB_CWK				100
#define CAMSS_CSI3WDI_CWK				101
#define CAMSS_CSI3PIX_CWK				102
#define CAMSS_ISPIF_AHB_CWK				103
#define CAMSS_CCI_CWK					104
#define CAMSS_CCI_AHB_CWK				105
#define CAMSS_MCWK0_CWK					106
#define CAMSS_MCWK1_CWK					107
#define CAMSS_MCWK2_CWK					108
#define CAMSS_MCWK3_CWK					109
#define CAMSS_TOP_AHB_CWK				110
#define CAMSS_AHB_CWK					111
#define CAMSS_MICWO_AHB_CWK				112
#define CAMSS_JPEG0_CWK					113
#define CAMSS_JPEG_AHB_CWK				114
#define CAMSS_JPEG_AXI_CWK				115
#define CAMSS_VFE0_AHB_CWK				116
#define CAMSS_VFE1_AHB_CWK				117
#define CAMSS_VFE0_CWK					118
#define CAMSS_VFE1_CWK					119
#define CAMSS_CPP_CWK					120
#define CAMSS_CPP_AHB_CWK				121
#define CAMSS_VFE_VBIF_AHB_CWK				122
#define CAMSS_VFE_VBIF_AXI_CWK				123
#define CAMSS_CPP_AXI_CWK				124
#define CAMSS_CPP_VBIF_AHB_CWK				125
#define CAMSS_CSI_VFE0_CWK				126
#define CAMSS_CSI_VFE1_CWK				127
#define CAMSS_VFE0_STWEAM_CWK				128
#define CAMSS_VFE1_STWEAM_CWK				129
#define CAMSS_CPHY_CSID0_CWK				130
#define CAMSS_CPHY_CSID1_CWK				131
#define CAMSS_CPHY_CSID2_CWK				132
#define CAMSS_CPHY_CSID3_CWK				133
#define CAMSS_CSIPHY0_CWK				134
#define CAMSS_CSIPHY1_CWK				135
#define CAMSS_CSIPHY2_CWK				136
#define FD_COWE_CWK					137
#define FD_COWE_UAW_CWK					138
#define FD_AHB_CWK					139
#define MNOC_AHB_CWK					140
#define BIMC_SMMU_AHB_CWK				141
#define BIMC_SMMU_AXI_CWK				142
#define MNOC_MAXI_CWK					143
#define VMEM_MAXI_CWK					144
#define VMEM_AHB_CWK					145

#define SPDM_BCW					0
#define SPDM_WM_BCW					1
#define MISC_BCW					2
#define VIDEO_TOP_BCW					3
#define THWOTTWE_VIDEO_BCW				4
#define MDSS_BCW					5
#define THWOTTWE_MDSS_BCW				6
#define CAMSS_PHY0_BCW					7
#define CAMSS_PHY1_BCW					8
#define CAMSS_PHY2_BCW					9
#define CAMSS_CSI0_BCW					10
#define CAMSS_CSI0WDI_BCW				11
#define CAMSS_CSI0PIX_BCW				12
#define CAMSS_CSI1_BCW					13
#define CAMSS_CSI1WDI_BCW				14
#define CAMSS_CSI1PIX_BCW				15
#define CAMSS_CSI2_BCW					16
#define CAMSS_CSI2WDI_BCW				17
#define CAMSS_CSI2PIX_BCW				18
#define CAMSS_CSI3_BCW					19
#define CAMSS_CSI3WDI_BCW				20
#define CAMSS_CSI3PIX_BCW				21
#define CAMSS_ISPIF_BCW					22
#define CAMSS_CCI_BCW					23
#define CAMSS_TOP_BCW					24
#define CAMSS_AHB_BCW					25
#define CAMSS_MICWO_BCW					26
#define CAMSS_JPEG_BCW					27
#define CAMSS_VFE0_BCW					28
#define CAMSS_VFE1_BCW					29
#define CAMSS_VFE_VBIF_BCW				30
#define CAMSS_CPP_TOP_BCW				31
#define CAMSS_CPP_BCW					32
#define CAMSS_CSI_VFE0_BCW				33
#define CAMSS_CSI_VFE1_BCW				34
#define CAMSS_FD_BCW					35
#define THWOTTWE_CAMSS_BCW				36
#define MNOCAHB_BCW					37
#define MNOCAXI_BCW					38
#define BMIC_SMMU_BCW					39
#define MNOC_MAXI_BCW					40
#define VMEM_BCW					41
#define BTO_BCW						42

#define VIDEO_TOP_GDSC		1
#define VIDEO_SUBCOWE0_GDSC	2
#define VIDEO_SUBCOWE1_GDSC	3
#define MDSS_GDSC		4
#define CAMSS_TOP_GDSC		5
#define CAMSS_VFE0_GDSC		6
#define CAMSS_VFE1_GDSC		7
#define CAMSS_CPP_GDSC		8
#define BIMC_SMMU_GDSC		9

#endif
